var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[26.764, 17.8566, 10.6624, 28.3607, 1.16959], "total":[40556, 48433, 346, 4], "name":"Kernel System", "max_resources":[227120, 454240, 1220, 342], "children":[{"name":"Board interface", "type":"resource", "data":[24256, 20822, 143, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[1384, 3415, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 5 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"sqa", "compute_units":1, "type":"function", "total_percent":[11.3892, 6.56745, 5.3267, 15.8197, 1.16959], "total_kernel_resources":[14916, 24196, 193, 4], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'count\' (Ising-kernel.cl:43)\\n - \'index\' (Ising-kernel.cl:53)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":43}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":53}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Ising-kernel.cl:16 (lspin)", "type":"resource", "data":[33, 384, 4, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":16}]], "details":[{"type":"table", "Private memory":"Good but replicated", "Requested size":"2048 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"2", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 4096 bytes, replicated 2 times total, stall-free, 8 reads and 3 writes. "}, {"type":"text", "text":"Replicated 2 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}]}, {"name":"Ising-kernel.cl:18 (lcouplings)", "type":"resource", "data":[0, 0, 64, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":18}]], "details":[{"type":"table", "Local memory":"Optimal", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Additional information":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"name":"Private Variable: \\n - \'i\' (Ising-kernel.cl:25)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":25}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'i\' (Ising-kernel.cl:34)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":34}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'j\' (Ising-kernel.cl:23)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":23}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'j\' (Ising-kernel.cl:88)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'lfield\' (Ising-kernel.cl:14)", "type":"resource", "data":[28, 144, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":14}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"4 registers of width 32 and depth 1"}]}, {"name":"Private Variable: \\n - \'localJ\' (Ising-kernel.cl:15)", "type":"resource", "data":[7, 206, 3, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":15}]], "details":[{"type":"text", "text":"Type: Shift Register (4 or fewer tap points)"}, {"type":"text", "text":"1 register of width 8 and depth 1"}, {"type":"text", "text":"2 registers of width 32 and depth 128"}, {"type":"text", "text":"1 register of width 32 and depth 129"}]}, {"name":"Private Variable: \\n - \'m\' (Ising-kernel.cl:62)", "type":"resource", "data":[7, 36, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":62}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"sqa.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"Ising-kernel.cl:20", "type":"resource", "data":[0, 32, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":20}]]}]}, {"name":"Feedback", "type":"resource", "data":[5, 2, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 2, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:20", "type":"resource", "data":[323, 583, 6, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":20}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[323, 583, 6, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"sqa.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[23, 55, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"Ising-kernel.cl:23", "type":"resource", "data":[22, 55, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":23}]]}, {"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[103, 50, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:23", "type":"resource", "data":[42, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":23}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":2, "data":[9, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"sqa.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[508, 761, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[508, 761, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 145, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"Ising-kernel.cl:88", "type":"resource", "data":[55, 130.333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":88}]]}, {"name":"Ising-kernel.cl:90", "type":"resource", "data":[15, 14.6667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":90}]]}, {"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[585, 175, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:88", "type":"resource", "data":[41.6667, 0.666667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":88}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"8-bit Integer Add", "type":"resource", "count":2, "data":[6, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[1.33333, 0.666667, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:90", "type":"resource", "data":[4.33333, 0.333333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":90}]], "children":[{"name":"8-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.666667, 0.333333, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:91", "type":"resource", "data":[1667, 8676, 64, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":4, "data":[1464, 8512, 64, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"sqa.B11", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[3, 8, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 8, 0, 0]}]}]}, {"name":"sqa.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[292, 576, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[292, 576, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[74, 223, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"Ising-kernel.cl:23", "type":"resource", "data":[34, 109, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":23}]]}, {"name":"Ising-kernel.cl:25", "type":"resource", "data":[34.3333, 109.667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":25}]]}, {"name":"Ising-kernel.cl:26", "type":"resource", "data":[4.66667, 4.33333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]]}, {"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[404, 124, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:25", "type":"resource", "data":[46, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":25}]], "children":[{"name":"2-bit Integer Add", "type":"resource", "count":2, "data":[2, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Or", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:26", "type":"resource", "data":[723, 1440, 26, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "children":[{"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[588, 1392, 26, 0], "details":[{"type":"text", "text":"Load uses a Semi-streaming LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sqa.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 128, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"Ising-kernel.cl:31", "type":"resource", "data":[0, 128, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":31}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:31", "type":"resource", "data":[410, 1270, 9, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":31}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[410, 1270, 9, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"sqa.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 166, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 166, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 152, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"Ising-kernel.cl:34", "type":"resource", "data":[55, 135, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":34}]]}, {"name":"Ising-kernel.cl:35", "type":"resource", "data":[15, 17, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":35}]]}, {"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[264, 92, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:34", "type":"resource", "data":[45.6667, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":34}]], "children":[{"name":"15-bit Integer Add", "type":"resource", "count":2, "data":[10.6667, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":6, "data":[0.666667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[1.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:35", "type":"resource", "data":[358.333, 355, 13, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":35}]], "children":[{"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[5.33333, 0, 0, 0]}, {"name":"And", "type":"resource", "count":3, "data":[0.333333, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[0.666667, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on Ising-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"sqa.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 35, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"Ising-kernel.cl:77", "type":"resource", "data":[0, 32, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":77}]]}, {"name":"No Source Line", "type":"resource", "data":[2, 3, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[24, 28, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:77", "type":"resource", "data":[183, 119, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":77}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[183, 119, 0, 0]}], "replace_name":"true"}]}]}, {"name":"sqa.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[112, 124, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[112, 124, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[93, 358, 3, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"Ising-kernel.cl:15", "type":"resource", "data":[14.5833, 48.8333, 0.583333, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":15}]]}, {"name":"Ising-kernel.cl:43", "type":"resource", "data":[15, 27, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":43}]]}, {"name":"Ising-kernel.cl:49", "type":"resource", "data":[14.5833, 48.8333, 0.583333, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":49}]]}, {"name":"Ising-kernel.cl:54", "type":"resource", "data":[14.5833, 104.833, 1.58333, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":54}]]}, {"name":"Ising-kernel.cl:59", "type":"resource", "data":[9.25, 27.5, 0.25, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":59}]]}, {"name":"Ising-kernel.cl:76", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":76}]]}, {"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[245, 87, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"Ising-kernel.cl:15", "type":"resource", "data":[6.66667, 0.333333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":15}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":1, "data":[2.25, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}, {"name":"Xor", "type":"resource", "count":1, "data":[0.75, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:43", "type":"resource", "data":[17, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":43}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":2, "data":[17, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:49", "type":"resource", "data":[6.66667, 0.333333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":49}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":1, "data":[2.25, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}, {"name":"Xor", "type":"resource", "count":1, "data":[0.75, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:54", "type":"resource", "data":[32.6667, 41.3333, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":54}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":1, "data":[2.25, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on Ising-kernel.cl:18."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Xor", "type":"resource", "count":1, "data":[0.75, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:59", "type":"resource", "data":[3, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":59}]], "children":[{"name":"8-bit Integer Subtract", "type":"resource", "count":1, "data":[2.25, 0, 0, 0]}, {"name":"Xor", "type":"resource", "count":1, "data":[0.75, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:76", "type":"resource", "data":[55, 1, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":76}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":1, "data":[11, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}], "replace_name":"true"}]}]}, {"name":"sqa.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1587, 2557, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1587, 2557, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[172, 538, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"Ising-kernel.cl:15", "type":"resource", "data":[12.3333, 51.6667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":15}]]}, {"name":"Ising-kernel.cl:40", "type":"resource", "data":[10.6667, 48, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":40}]]}, {"name":"Ising-kernel.cl:43", "type":"resource", "data":[50, 119, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":43}]]}, {"name":"Ising-kernel.cl:49", "type":"resource", "data":[12.3333, 51.6667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":49}]]}, {"name":"Ising-kernel.cl:54", "type":"resource", "data":[20.3333, 87.6667, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":54}]]}, {"name":"Ising-kernel.cl:59", "type":"resource", "data":[4, 18, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":59}]]}, {"name":"Ising-kernel.cl:62", "type":"resource", "data":[22, 50, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":62}]]}, {"name":"Ising-kernel.cl:67", "type":"resource", "data":[10.6667, 48, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":67}]]}, {"name":"Ising-kernel.cl:69", "type":"resource", "data":[10.6667, 48, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":69}]]}, {"name":"Ising-kernel.cl:76", "type":"resource", "data":[9, 8, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":76}]]}, {"name":"No Source Line", "type":"resource", "data":[10, 8, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 50, 1, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[193, 35, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"And", "type":"resource", "count":4, "data":[2, 2, 0, 0]}, {"name":"Case Statement", "type":"resource", "count":1, "data":[64, 32, 0, 0]}, {"name":"Or", "type":"resource", "count":4, "data":[1, 1, 0, 0]}, {"name":"Select", "type":"resource", "count":6, "data":[126, 0, 0, 0]}]}, {"name":"Ising-kernel.cl:40", "type":"resource", "data":[161.333, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":40}]], "children":[{"name":"Select", "type":"resource", "count":19, "data":[161.333, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:53", "type":"resource", "data":[11, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":53}]], "children":[{"name":"And", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:62", "type":"resource", "data":[116, 2, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":62}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":2, "data":[4, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[66, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[46, 2, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:63", "type":"resource", "data":[103, 2, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":63}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:64", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":64}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:66", "type":"resource", "data":[11, 1, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":66}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:67", "type":"resource", "data":[223.333, 16, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":67}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Select", "type":"resource", "count":21, "data":[190.333, 16, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:69", "type":"resource", "data":[315.333, 57, 0, 2], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Select", "type":"resource", "count":21, "data":[190.333, 16, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:70", "type":"resource", "data":[44, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":70}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:71", "type":"resource", "data":[11, 0, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":71}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:72", "type":"resource", "data":[58, 41, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":72}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:73", "type":"resource", "data":[58, 41, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":73}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 0, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:74", "type":"resource", "data":[26, 41, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":74}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:75", "type":"resource", "data":[452, 354, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":75}]], "children":[{"name":"Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[452, 354, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:76", "type":"resource", "data":[1, 1, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":76}]], "children":[{"name":"And", "type":"resource", "count":5, "data":[1, 1, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:77", "type":"resource", "data":[1754, 1311, 0, 1], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":77}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Floating-point Subtract", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[452, 354, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:78", "type":"resource", "data":[726, 594, 0, 1], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":78}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[452, 354, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:79", "type":"resource", "data":[105, 8, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":79}]], "children":[{"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}], "replace_name":"true"}, {"name":"Ising-kernel.cl:80", "type":"resource", "data":[67, 24, 0, 0], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":80}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on Ising-kernel.cl:16."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[227120,454240,1220,342],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[24256,20822,143,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[1384,3415,10,0],"details":[{"text":"Global interconnect for 5 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"sqa","total_kernel_resources":[14916,24196,193,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":14}]],"type":"function","total_percent":[11.3892,6.56745,5.3267,15.8197,1.16959],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[2144,2087,4,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Coalesced Private Variables: \\n - \'count\' (Ising-kernel.cl:43)\\n - \'index\' (Ising-kernel.cl:53)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Ising-kernel.cl:16 (lspin)","type":"resource","data":[33,384,4,0],"details":[{"Private memory":"Good but replicated","Total replication":2,"Number of banks":1,"Bank depth":"512 words","Additional information":[{"text":"Requested size 2048 bytes, implemented size 4096 bytes, replicated 2 times total, stall-free, 8 reads and 3 writes. ","type":"text"},{"text":"Replicated 2 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"}],"Implemented size":"4096 bytes","Bank width":"32 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"2048 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"Ising-kernel.cl:18 (lcouplings)","type":"resource","data":[0,0,64,0],"details":[{"Total replication":1,"Number of banks":1,"Bank depth":"16384 words","Additional information":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ","Local memory":"Optimal","Implemented size":"65536 bytes","Bank width":"32 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"65536 bytes","type":"table"}]},{"name":"Private Variable: \\n - \'i\' (Ising-kernel.cl:25)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'i\' (Ising-kernel.cl:34)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'j\' (Ising-kernel.cl:23)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'j\' (Ising-kernel.cl:88)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'lfield\' (Ising-kernel.cl:14)","type":"resource","data":[28,144,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \\n - \'localJ\' (Ising-kernel.cl:15)","type":"resource","data":[7,206,3,0],"details":[{"text":"Type: Shift Register (4 or fewer tap points)","type":"text"},{"text":"1 register of width 8 and depth 1","type":"text"},{"text":"2 registers of width 32 and depth 128","type":"text"},{"text":"1 register of width 32 and depth 129","type":"text"}]},{"name":"Private Variable: \\n - \'m\' (Ising-kernel.cl:62)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:20","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":20}]],"children":[{"count":1,"name":"State","data":[0,32,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":20}]],"type":"resource"},{"count":1,"name":"Load","data":[323,583,6,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":20}]],"type":"resource"}],"type":"resource","data":[323,615,6,0]},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:23","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":23}]],"replace_name":"true","type":"resource","data":[42,0,0,0],"children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":23}]],"type":"resource"},{"count":2,"name":"8-bit Integer Add","data":[9,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":23}]],"type":"resource"}]},{"name":"No Source Line","children":[{"count":6,"name":"State","data":[2586,4187,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":4,"name":"And","data":[2,2,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Case Statement","data":[64,32,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":4,"name":"Or","data":[1,1,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":6,"name":"Select","data":[126,0,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}],"type":"resource","data":[2779,4222,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:88","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"},{"count":2,"name":"8-bit Integer Add","data":[6,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"},{"count":6,"name":"And","data":[1.33333,0.666667,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"}],"data":[41.6667,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:90","children":[{"count":1,"name":"8-bit Integer Add","data":[3,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"type":"resource"},{"count":3,"name":"And","data":[0.666667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"type":"resource"}],"data":[4.33333,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:91","children":[{"count":3,"name":"32-bit Integer Add","data":[99,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"type":"resource"},{"count":4,"name":"Load","data":[104,164,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"type":"resource"},{"count":4,"name":"Store","data":[1464,8512,64,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"type":"resource"}],"data":[1667,8676,64,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:25","children":[{"count":2,"name":"2-bit Integer Add","data":[2,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"type":"resource"},{"count":1,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"type":"resource"}],"data":[46,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:26","children":[{"count":1,"name":"2-bit Integer Add","data":[1,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"},{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"},{"count":2,"name":"Load","data":[588,1392,26,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"},{"count":2,"name":"Store","data":[68,48,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"}],"data":[723,1440,26,0],"type":"resource"},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:31","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":31}]],"children":[{"count":1,"name":"State","data":[0,128,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":31}]],"type":"resource"},{"count":1,"name":"Load","data":[410,1270,9,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":31}]],"type":"resource"}],"type":"resource","data":[410,1398,9,0]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:34","children":[{"count":2,"name":"15-bit Integer Add","data":[10.6667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"}],"data":[45.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:35","children":[{"count":1,"name":"15-bit Integer Add","data":[5.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"}],"data":[358.333,355,13,0],"type":"resource"},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:77","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"children":[{"count":1,"name":"State","data":[0,32,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"Floating-point Multiply","data":[457,359,0,1],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":1,"name":"Floating-point Subtract","data":[995,717,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":1,"name":"Integer to Floating-point Conversion","data":[452,354,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"}],"type":"resource","data":[1937,1462,0,1]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:15","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[3.66667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"type":"resource"}],"data":[6.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":43}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:43","children":[{"count":2,"name":"16-bit Integer Add","data":[17,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":43}]],"type":"resource"}],"data":[17,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:49","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[3.66667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"type":"resource"}],"data":[6.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:54","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[3.66667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"},{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"}],"data":[32.6667,41.3333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":59}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:59","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":59}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":59}]],"type":"resource"}],"data":[3,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:76","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"type":"resource"},{"count":6,"name":"And","data":[12,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"type":"resource"}],"data":[56,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":40}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:40","children":[{"count":19,"name":"Select","data":[161.333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":40}]],"type":"resource"}],"data":[161.333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":53}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:53","children":[{"count":1,"name":"And","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":53}]],"type":"resource"}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:62","children":[{"count":2,"name":"3-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"type":"resource"},{"count":3,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[46,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"type":"resource"}],"data":[116,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":63}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:63","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":63}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[70,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":63}]],"type":"resource"}],"data":[103,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":64}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:64","children":[{"count":1,"name":"32-bit Integer Subtract","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":64}]],"type":"resource"}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":66}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:66","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":66}]],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":67}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:67","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":67}]],"type":"resource"},{"count":21,"name":"Select","data":[190.333,16,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":67}]],"type":"resource"}],"data":[223.333,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:69","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"},{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"},{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"},{"count":21,"name":"Select","data":[190.333,16,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"}],"data":[315.333,57,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":70}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:70","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":70}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":70}]],"type":"resource"}],"data":[44,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":71}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:71","children":[{"count":1,"name":"Integer Compare","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":71}]],"type":"resource"}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":72}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:72","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":72}]],"type":"resource"},{"count":1,"name":"Select","data":[32,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":72}]],"type":"resource"}],"data":[58,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":73}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:73","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":73}]],"type":"resource"},{"count":1,"name":"Select","data":[32,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":73}]],"type":"resource"}],"data":[58,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":74}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:74","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":74}]],"type":"resource"}],"data":[26,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":75}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:75","children":[{"count":1,"name":"Integer to Floating-point Conversion","data":[452,354,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":75}]],"type":"resource"}],"data":[452,354,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":78}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:78","children":[{"count":1,"name":"Floating-point Multiply","data":[274,240,0,1],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":78}]],"type":"resource"},{"count":1,"name":"Integer to Floating-point Conversion","data":[452,354,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":78}]],"type":"resource"}],"data":[726,594,0,1],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":79}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:79","children":[{"count":1,"name":"Floating-point Compare","data":[105,8,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":79}]],"type":"resource"}],"data":[105,8,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":80}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:80","children":[{"count":1,"name":"32-bit Integer Subtract","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":80}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":80}]],"type":"resource"}],"data":[67,24,0,0],"type":"resource"}],"data":[14915.99877,24195.999966,193,4],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[40555.99877,48432.999966,346,4],"total_percent":[26.764,17.8566,10.6624,28.3607,1.16959],"total":[40556,48433,346,4],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"sqa", "children":[{"type":"bb", "id":3, "name":"sqa.B0", "children":[{"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":20}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"Jtrans", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":38, "name":"end", "details":[{"type":"table", "Start Cycle":"4", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"4"}]}, {"type":"bb", "id":4, "name":"sqa.B1", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"sqa.B2", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Semi-streaming", "Stall-free":"No", "Start Cycle":"7", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Semi-streaming", "Stall-free":"No", "Start Cycle":"7", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"40"}]}, {"type":"inst", "id":40, "name":"loop end", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":6, "name":"sqa.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"sqa.B4", "children":[{"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":31}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"randomLog", "Start Cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":42, "name":"end", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":8, "name":"sqa.B5", "children":[{"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":35}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"couplings", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":35}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lcouplings", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"44"}]}, {"type":"inst", "id":44, "name":"loop end", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":9, "name":"sqa.B6", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":10, "name":"sqa.B7", "children":[{"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lcouplings", "Start Cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":46, "name":"end", "details":[{"type":"table", "Start Cycle":"9", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":11, "name":"sqa.B8", "children":[{"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":74}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"30", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":72}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":80}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"57", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"48"}]}, {"type":"inst", "id":48, "name":"loop end", "details":[{"type":"table", "Start Cycle":"61", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"61", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":12, "name":"sqa.B9", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":13, "name":"sqa.B10", "children":[{"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"SPIN_OUT", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"SPIN_OUT", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"SPIN_OUT", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"SPIN_OUT", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"loop end", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":14, "name":"sqa.B11", "details":[{"type":"table", "Latency":"1"}]}, {"type":"memtype", "id":51, "name":"Local Memory", "children":[{"type":"memsys", "id":52, "name":"lspin", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":16}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"2", "Additional Information":[{"type":"text", "text":"Replicated 2 times to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":66, "name":"lcouplings", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":18}]], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":70, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":52, "to":24}, {"from":52, "to":29}, {"from":52, "to":25}, {"from":52, "to":31}, {"from":52, "to":26}, {"from":52, "to":32}, {"from":19, "to":52}, {"from":52, "to":27}, {"from":52, "to":30}, {"from":18, "to":52}, {"from":28, "to":52}, {"from":66, "to":23}, {"from":22, "to":66}, {"from":15, "to":38}, {"from":6, "to":4}, {"from":38, "to":4}, {"from":40, "to":39}, {"from":4, "to":39}, {"from":16, "to":40}, {"from":17, "to":40}, {"from":18, "to":40}, {"from":19, "to":40}, {"from":40, "to":6}, {"from":6, "to":41}, {"from":20, "to":42}, {"from":44, "to":43}, {"from":42, "to":43}, {"from":21, "to":44}, {"from":22, "to":44}, {"from":44, "to":9}, {"from":12, "to":45}, {"from":9, "to":45}, {"from":23, "to":46}, {"from":48, "to":47}, {"from":46, "to":47}, {"from":28, "to":48}, {"from":48, "to":12}, {"from":50, "to":49}, {"from":12, "to":49}, {"from":29, "to":50}, {"from":30, "to":50}, {"from":31, "to":50}, {"from":32, "to":50}, {"from":33, "to":50}, {"from":34, "to":50}, {"from":35, "to":50}, {"from":36, "to":50}, {"from":50, "to":14}, {"from":37, "to":15}, {"from":39, "to":16}, {"from":39, "to":17}, {"from":16, "to":18}, {"from":17, "to":19}, {"from":41, "to":20}, {"from":43, "to":21}, {"from":21, "to":22}, {"from":45, "to":23}, {"from":47, "to":24}, {"from":47, "to":25}, {"from":47, "to":26}, {"from":47, "to":27}, {"from":24, "to":28}, {"from":26, "to":28}, {"from":27, "to":28}, {"from":25, "to":28}, {"from":49, "to":29}, {"from":49, "to":30}, {"from":49, "to":31}, {"from":49, "to":32}, {"from":29, "to":33}, {"from":30, "to":33}, {"from":31, "to":33}, {"from":32, "to":33}, {"from":29, "to":34}, {"from":30, "to":34}, {"from":31, "to":34}, {"from":32, "to":34}, {"from":29, "to":35}, {"from":30, "to":35}, {"from":31, "to":35}, {"from":32, "to":35}, {"from":29, "to":36}, {"from":30, "to":36}, {"from":31, "to":36}, {"from":32, "to":36}, {"from":70, "to":16}, {"from":34, "to":70}, {"from":70, "to":15}, {"from":70, "to":17}, {"from":33, "to":70}, {"from":70, "to":21}, {"from":36, "to":70}, {"from":35, "to":70}, {"from":70, "to":20}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"sqa", "children":[{"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":35}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lcouplings", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lcouplings", "Start Cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":74}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"30", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":72}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":80}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"lspin", "Start Cycle":"57", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"lspin", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":51, "name":"Local Memory", "children":[{"type":"memsys", "id":52, "name":"lspin", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":16}]], "children":[{"type":"bank", "id":53, "name":"Bank 0", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":16}]], "children":[{"type":"port", "id":54, "name":"R"}, {"type":"port", "id":56, "name":"R"}, {"type":"port", "id":58, "name":"R"}, {"type":"port", "id":60, "name":"RW"}, {"type":"port", "id":62, "name":"R"}, {"type":"port", "id":63, "name":"W"}, {"type":"port", "id":65, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"7", "Number of read ports per bank":"4", "Number of write ports per bank":"2", "Number of shared ports per bank":"1", "Total replication":"2"}]}], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"2", "Additional Information":[{"type":"text", "text":"Replicated 2 times to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":66, "name":"lcouplings", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":18}]], "children":[{"type":"bank", "id":67, "name":"Bank 0", "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":18}]], "children":[{"type":"port", "id":68, "name":"R"}, {"type":"port", "id":69, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"1"}]}], "details":[{"type":"table", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"16384 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}, {"type":"arb", "id":55, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":57, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":59, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":61, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}, {"type":"arb", "id":64, "name":"SHARE", "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}]}]}], "links":[{"from":55, "to":24}, {"from":55, "to":29}, {"from":54, "to":55}, {"from":57, "to":25}, {"from":57, "to":31}, {"from":56, "to":57}, {"from":59, "to":26}, {"from":59, "to":32}, {"from":58, "to":59}, {"from":19, "to":61}, {"from":61, "to":27}, {"from":61, "to":60}, {"from":60, "to":61}, {"from":62, "to":30}, {"from":18, "to":64}, {"from":28, "to":64}, {"from":64, "to":63}, {"from":19, "to":65}, {"from":68, "to":23}, {"from":22, "to":69}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: sqa", "data":["", "", ""], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":11}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"sqa.B1", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":23}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":23}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to variable inner loop trip count.", "links":[{"view":"Verification statistics"}]}], "children":[{"name":"2X Partially unrolled sqa.B2", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":25}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":25}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"26"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"26"}]}]}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":30}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"sqa.B5", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":34}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":34}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":35}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"35"}]}]}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":39}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"sqa.B7", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":43}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":43}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to variable inner loop trip count.", "links":[{"view":"Verification statistics"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":45}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":48}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":58}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"sqa.B8", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":62}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":62}]], "children":[]}]}, {"name":"sqa.B10", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":88}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":88}], [{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":90}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"91"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"91"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"91"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":"91"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":90}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"sqa", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":11}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"sqa", "data":[14916, 24196, 193, 4], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":11}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1384, 3415, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[24256, 20822, 143, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[40556, 48433, 346, 4], "data_percent":[17.8566, 10.6624, 28.3607, 1.16959]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[227120, 454240, 1220, 342]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Semi-streaming LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]]}, {"name":"Load uses a Semi-streaming LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "line":26}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["Ising_kernel"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CGTFD9D5F27C7, osk:c5gt"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc Ising-kernel.cl -o Ising-kernel.aocx -board=c5gt -report -v -profile"]},{"name":"Reports Generated At", "data":["Sun Mar 22 21:14:50 2020"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "name":"Ising-kernel.cl", "has_active_debug_locs":true, "absName":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl", "content":"#define N 128\012#define bitmask 0x7f\012#define bitshift 7\012#define M 4\012\012__kernel void sqa(__global int *restrict couplings,\012				  __global float *restrict randomLog,\012				  __global float *restrict Jtrans,\012				  __global int *restrict SPIN_IN, \012				  __global int *restrict SPIN_OUT)\012{\012	__private unsigned int LOOPCNT = (N+M-1)*(N);\012	__private float lrandom[M];\012	__private int lfield[M];\012	__private int localJ[M][N+1];\012	__private int lspin[M][N];\012	__private float lJtrans;\012	__local int lcouplings[N*N];\012\012	lJtrans = Jtrans[0];\012\012	// copy global memory data to the internal memory;\012	for (int j = 0; j < N; j++)\012		# pragma unroll 2\012		for (int i = 0; i < M; i++)\012			lspin[i][j] = SPIN_IN[(i<<bitshift)+j];\012	\012	// copy random\012	#pragma unroll\012	for (int i = 0; i < M; i++)\012		lrandom[i] = randomLog[i];\012\012	// copy couplings\012	for (int i = 0; i < N*N; i++)\012		lcouplings[i] = couplings[i];\012\012	// initialization\012	#pragma unroll\012	for (int i = 0; i < M; i++)\012		lfield[i] = 0;\012\012	#pragma ivdep\012	for (int count = 0; count < LOOPCNT; count++) {\012		#pragma unroll\012		for (int i = N; i > 0; i--) {\012			// shifting interaction coefficients\012			#pragma unroll\012			for (int j = 0; j < M; j++)\012				localJ[j][i] = localJ[j][i-1]; \012		}\012\012		// copying interaction coefficient data\012		int index = (int)((count >> bitshift) << bitshift) + (count & bitmask); \012		localJ[0][0] = lcouplings[index];\012\012		// copying interaction coefficient to the next Trotter slice\012		#pragma unroll\012		for (int m = 0; m < M-1; m++)\012			localJ[m+1][0] = localJ[m][N];\012\012		#pragma ivdep\012		for (int m = 0; m < M; m++) {\012			if (count >= (m<<bitshift) && count < ((N+m)<<bitshift)) { \012				int klocal = (int)(((count - (m<<bitshift)) >> bitshift)); \012				int j = ( count & bitmask );\012				if (j == klocal)\012					lfield[m] += localJ[m][0];\012				else\012					lfield[m] += localJ[m][0]*lspin[m][j]; \012				unsigned int up = (m!=0) ? m-1 : M-1;\012				unsigned int down = (m!=M-1) ? m+1 : 0;\012				int u = lspin[up][klocal];\012				int d = lspin[down][klocal];\012				int cur = lspin[m][klocal];\012				float tmp1 = lfield[m];\012				if ( ((count+1) & bitmask) == 0 ) {\012					float tmp2 = tmp1-lJtrans*M*(u + d);\012					float diff = cur * tmp2; \012					if ( diff < lrandom[m] )\012						lspin[m][klocal] = -cur;\012					lfield[m] = 0;\012				}\012			} \012		}\012	}\012\012	// copy spin values from the internal memory to the global memory\012	for (int j = 0; j < N; j++)\012		# pragma unroll\012		for (int i = 0; i < M; i++)\012			SPIN_OUT[(i<<bitshift)+j] = lspin[i][j];\012}\012"}];