{"Source Block": ["oh/elink/hdl/erx_io.v@84:111@HdlStmProcess", "       rx_pointer[6:0] <= 7'b0001000; //anticipate burst\n     else if(rx_frame)\n       rx_pointer[6:0] <= {rx_pointer[5:0],1'b0};//middle of frame\n      \n   //convert to 112 bit packet\n   always @ (posedge rx_lclk)\n     if(rx_frame)   \n       begin\n\t  if(rx_pointer[0])\n\t    rx_sample[15:0]    <= rx_word[15:0];\n\t  if(rx_pointer[1])\n\t    rx_sample[31:16]   <= rx_word[15:0];\n\t  if(rx_pointer[2])\n\t    rx_sample[47:32]   <= rx_word[15:0];\n\t  if(rx_pointer[3])\n\t    rx_sample[63:48]   <= rx_word[15:0];\n\t  if(rx_pointer[4])\n\t    rx_sample[79:64]   <= rx_word[15:0];\n\t  if(rx_pointer[5])\n\t    rx_sample[95:80]   <= rx_word[15:0];\n\t  if(rx_pointer[6])\n\t    rx_sample[111:96]  <= rx_word[15:0];\t  \n       end\n   \n   //#####################  \n   //#DATA VALID SIGNAL \n   //####################\n   always @ (posedge rx_lclk)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[89, "   always @ (posedge rx_lclk)\n"], [90, "     if(rx_frame)   \n"], [92, "\t  if(rx_pointer[0])\n"], [93, "\t    rx_sample[15:0]    <= rx_word[15:0];\n"], [94, "\t  if(rx_pointer[1])\n"], [95, "\t    rx_sample[31:16]   <= rx_word[15:0];\n"], [96, "\t  if(rx_pointer[2])\n"], [97, "\t    rx_sample[47:32]   <= rx_word[15:0];\n"], [98, "\t  if(rx_pointer[3])\n"], [99, "\t    rx_sample[63:48]   <= rx_word[15:0];\n"], [100, "\t  if(rx_pointer[4])\n"], [101, "\t    rx_sample[79:64]   <= rx_word[15:0];\n"], [102, "\t  if(rx_pointer[5])\n"], [103, "\t    rx_sample[95:80]   <= rx_word[15:0];\n"], [104, "\t  if(rx_pointer[6])\n"], [105, "\t    rx_sample[111:96]  <= rx_word[15:0];\t  \n"]], "Add": [[90, "     if (~rx_frame_sync[1]) begin\n"], [90, "\trx_pointer <= 3'b0; //new frame\n"], [90, "\taccess <= 1'b0;\n"], [90, "     end\n"], [90, "     else if (rx_pointer != 3'd6 && (rx_frame_sync != 2'b00))\n"], [105, "\trx_pointer <= rx_pointer + 1; //anticipate burst\n"], [105, "\taccess <= 1'b0;\n"], [105, "     end\n"], [105, "     else begin\n"], [105, "\trx_pointer <= 3'd3;//middle of frame\n"], [105, "\taccess <= 1'b1;\n"], [105, "     end\n"], [105, "   always @ (posedge rx_lclk)\n"], [105, "     case (rx_frame_sync[1:0])\n"], [105, "       2'b01 : begin\n"], [105, "\t  rx_sample[111:8] <= rx_sample[103:0];\n"], [105, "\t  rx_sample[7:0] <= rx_word_sync[7:0];\n"], [105, "       end\n"], [105, "       2'b10 : begin\n"], [105, "\t  rx_sample[111:8] <= rx_sample[103:0];\n"], [105, "\t  rx_sample[7:0] <= rx_word_sync[15:8];\n"], [106, "       2'b11 : begin\n"], [106, "\t  rx_sample[111:16] <= rx_sample[95:0];\n"], [106, "\t  rx_sample[15:0] <= rx_word_sync[15:0];\n"], [106, "       end\n"], [106, "       default :\n"], [106, "\t rx_sample <= rx_sample;\n"], [106, "     endcase // case (rx_frame_sync[1:0])\n"]]}}