{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670144050772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670144050773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 04 05:54:10 2022 " "Processing started: Sun Dec 04 05:54:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670144050773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144050773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144050773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670144051280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_fetch-arquitetura " "Found design unit 1: in_fetch-arquitetura" {  } { { "in_fetch.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/in_fetch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061069 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_fetch " "Found entity 1: in_fetch" {  } { { "in_fetch.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/in_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb-arquitetura " "Found design unit 1: wb-arquitetura" {  } { { "wb.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/wb.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061073 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "wb.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/wb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleULA-comportamento " "Found design unit 1: unidadeControleULA-comportamento" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061077 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleULA " "Found entity 1: unidadeControleULA" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061080 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_bit_inicial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_bit_inicial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_bit_inicial-comportamento " "Found design unit 1: ULA_bit_inicial-comportamento" {  } { { "ULA_bit_inicial.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_inicial.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_bit_inicial " "Found entity 1: ULA_bit_inicial" {  } { { "ULA_bit_inicial.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_inicial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_bit_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_bit_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_bit_final-comportamento " "Found design unit 1: ULA_bit_final-comportamento" {  } { { "ULA_bit_final.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_final.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_bit_final " "Found entity 1: ULA_bit_final" {  } { { "ULA_bit_final.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_1_bit-comportamento " "Found design unit 1: ULA_1_bit-comportamento" {  } { { "ULA_1_bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_1_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061087 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_1_bit " "Found entity 1: ULA_1_bit" {  } { { "ULA_1_bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquitetura " "Found design unit 1: ULA-arquitetura" {  } { { "ULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061094 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto-comportamento " "Found design unit 1: somadorCompleto-comportamento" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/somadorCompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061095 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto " "Found entity 1: somadorCompleto" {  } { { "somadorCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/somadorCompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061097 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-comportamento " "Found design unit 1: shifter-comportamento" {  } { { "shifter.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061100 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061102 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061104 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061106 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1bit-comportamento " "Found design unit 1: muxGenerico4x1_1bit-comportamento" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico4x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061109 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1bit " "Found entity 1: muxGenerico4x1_1bit" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061110 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico2x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061112 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061114 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-arquitetura " "Found design unit 1: MIPS-arquitetura" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061117 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-arquitetura " "Found design unit 1: mem-arquitetura" {  } { { "mem.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/mem.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061119 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/LUI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061121 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDisplay-comportamento " "Found design unit 1: logicaDisplay-comportamento" {  } { { "logicaDisplay.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/logicaDisplay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061124 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDisplay " "Found entity 1: logicaDisplay" {  } { { "logicaDisplay.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/logicaDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id-arquitetura " "Found design unit 1: id-arquitetura" {  } { { "id.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/id.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061128 ""} { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/id.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex-arquitetura " "Found design unit 1: ex-arquitetura" {  } { { "ex.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/estendeSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061133 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061135 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061135 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7Seg-comportamento " "Found design unit 1: display7Seg-comportamento" {  } { { "display7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/display7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061138 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcodeula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcodeula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOpCodeULA-comportamento " "Found design unit 1: decoderOpCodeULA-comportamento" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/decoderOpCodeULA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061141 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOpCodeULA " "Found entity 1: decoderOpCodeULA" {  } { { "decoderOpCodeULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/decoderOpCodeULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunctula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunctula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFunctULA-comportamento " "Found design unit 1: decoderFunctULA-comportamento" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/decoderFunctULA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061144 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFunctULA " "Found entity 1: decoderFunctULA" {  } { { "decoderFunctULA.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/decoderFunctULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061147 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ciclounicocompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ciclounicocompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CicloUnicoCompleto-arquitetura " "Found design unit 1: CicloUnicoCompleto-arquitetura" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/CicloUnicoCompleto.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061150 ""} { "Info" "ISGN_ENTITY_NAME" "1 CicloUnicoCompleto " "Found entity 1: CicloUnicoCompleto" {  } { { "CicloUnicoCompleto.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/CicloUnicoCompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061153 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144061153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144061153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670144061289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "MIPS.vhd" "\\gravar:detectorSub0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_fetch in_fetch:INSTRUCTION_FETCH " "Elaborating entity \"in_fetch\" for hierarchy \"in_fetch:INSTRUCTION_FETCH\"" {  } { { "MIPS.vhd" "INSTRUCTION_FETCH" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico in_fetch:INSTRUCTION_FETCH\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"in_fetch:INSTRUCTION_FETCH\|registradorGenerico:PC\"" {  } { { "in_fetch.vhd" "PC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/in_fetch.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante in_fetch:INSTRUCTION_FETCH\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"in_fetch:INSTRUCTION_FETCH\|somaConstante:incrementaPC\"" {  } { { "in_fetch.vhd" "incrementaPC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/in_fetch.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS in_fetch:INSTRUCTION_FETCH\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"in_fetch:INSTRUCTION_FETCH\|ROMMIPS:ROM\"" {  } { { "in_fetch.vhd" "ROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/in_fetch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061419 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670144061422 "|MIPS|in_fetch:INSTRUCTION_FETCH|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 in_fetch:INSTRUCTION_FETCH\|muxGenerico2x1:MUX_PC_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"in_fetch:INSTRUCTION_FETCH\|muxGenerico2x1:MUX_PC_BEQ\"" {  } { { "in_fetch.vhd" "MUX_PC_BEQ" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/in_fetch.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_IF_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_IF_ID\"" {  } { { "MIPS.vhd" "REG_IF_ID" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id id:INSTRUCTION_DECODE " "Elaborating entity \"id\" for hierarchy \"id:INSTRUCTION_DECODE\"" {  } { { "MIPS.vhd" "INSTRUCTION_DECODE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES " "Elaborating entity \"bancoReg\" for hierarchy \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\"" {  } { { "id.vhd" "BANCO_REGISTRADORES" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/id.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle id:INSTRUCTION_DECODE\|unidadeControle:UNIDADE_CONTROLE " "Elaborating entity \"unidadeControle\" for hierarchy \"id:INSTRUCTION_DECODE\|unidadeControle:UNIDADE_CONTROLE\"" {  } { { "id.vhd" "UNIDADE_CONTROLE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/id.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico id:INSTRUCTION_DECODE\|estendeSinalGenerico:EXTENSOR_SINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"id:INSTRUCTION_DECODE\|estendeSinalGenerico:EXTENSOR_SINAL\"" {  } { { "id.vhd" "EXTENSOR_SINAL" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/id.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI id:INSTRUCTION_DECODE\|LUI:UNIDADE_LUI " "Elaborating entity \"LUI\" for hierarchy \"id:INSTRUCTION_DECODE\|LUI:UNIDADE_LUI\"" {  } { { "id.vhd" "UNIDADE_LUI" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/id.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_ID_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_ID_EX\"" {  } { { "MIPS.vhd" "REG_ID_EX" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex ex:EXECUTE " "Elaborating entity \"ex\" for hierarchy \"ex:EXECUTE\"" {  } { { "MIPS.vhd" "EXECUTE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ex:EXECUTE\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ex:EXECUTE\|ULA:ULA\"" {  } { { "ex.vhd" "ULA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_bit_final ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0 " "Elaborating entity \"ULA_bit_final\" for hierarchy \"ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\"" {  } { { "ULA.vhd" "BIT0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico2x1_1bit:MUX2_1 " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico2x1_1bit:MUX2_1\"" {  } { { "ULA_bit_final.vhd" "MUX2_1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_final.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\|somadorCompleto:SOMADOR " "Elaborating entity \"somadorCompleto\" for hierarchy \"ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\|somadorCompleto:SOMADOR\"" {  } { { "ULA_bit_final.vhd" "SOMADOR" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_final.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1bit ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico4x1_1bit:MUX4_1 " "Elaborating entity \"muxGenerico4x1_1bit\" for hierarchy \"ex:EXECUTE\|ULA:ULA\|ULA_bit_final:BIT0\|muxGenerico4x1_1bit:MUX4_1\"" {  } { { "ULA_bit_final.vhd" "MUX4_1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA_bit_final.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1_bit ex:EXECUTE\|ULA:ULA\|ULA_1_bit:BIT1 " "Elaborating entity \"ULA_1_bit\" for hierarchy \"ex:EXECUTE\|ULA:ULA\|ULA_1_bit:BIT1\"" {  } { { "ULA.vhd" "BIT1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_bit_inicial ex:EXECUTE\|ULA:ULA\|ULA_bit_inicial:BIT31 " "Elaborating entity \"ULA_bit_inicial\" for hierarchy \"ex:EXECUTE\|ULA:ULA\|ULA_bit_inicial:BIT31\"" {  } { { "ULA.vhd" "BIT31" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ULA.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleULA ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA " "Elaborating entity \"unidadeControleULA\" for hierarchy \"ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\"" {  } { { "ex.vhd" "UNIDADE_CONTROLE_ULA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOpCodeULA ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderOpCodeULA:DECODER_OPCODE " "Elaborating entity \"decoderOpCodeULA\" for hierarchy \"ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderOpCodeULA:DECODER_OPCODE\"" {  } { { "unidadeControleULA.vhd" "DECODER_OPCODE" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControleULA.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFunctULA ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderFunctULA:DECODER_FUNCT " "Elaborating entity \"decoderFunctULA\" for hierarchy \"ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\|decoderFunctULA:DECODER_FUNCT\"" {  } { { "unidadeControleULA.vhd" "DECODER_FUNCT" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControleULA.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\|muxGenerico2x1:MUX2_1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"ex:EXECUTE\|unidadeControleULA:UNIDADE_CONTROLE_ULA\|muxGenerico2x1:MUX2_1\"" {  } { { "unidadeControleULA.vhd" "MUX2_1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/unidadeControleULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ex:EXECUTE\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"ex:EXECUTE\|shifter:SHIFTER\"" {  } { { "ex.vhd" "SHIFTER" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico ex:EXECUTE\|somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"ex:EXECUTE\|somadorGenerico:SOMADOR\"" {  } { { "ex.vhd" "SOMADOR" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ex:EXECUTE\|muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ex:EXECUTE\|muxGenerico4x1:MUX_RT_RD\"" {  } { { "ex.vhd" "MUX_RT_RD" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ex.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_EX_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_EX_MEM\"" {  } { { "MIPS.vhd" "REG_EX_MEM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:MEMORY_ACCESS " "Elaborating entity \"mem\" for hierarchy \"mem:MEMORY_ACCESS\"" {  } { { "MIPS.vhd" "MEMORY_ACCESS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS mem:MEMORY_ACCESS\|RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\"" {  } { { "mem.vhd" "RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/mem.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_MEM_WB " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_MEM_WB\"" {  } { { "MIPS.vhd" "REG_MEM_WB" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb wb:WRITE_BACK " "Elaborating entity \"wb\" for hierarchy \"wb:WRITE_BACK\"" {  } { { "MIPS.vhd" "WRITE_BACK" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 wb:WRITE_BACK\|muxGenerico4x1:MUX_ULA_RAM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"wb:WRITE_BACK\|muxGenerico4x1:MUX_ULA_RAM\"" {  } { { "wb.vhd" "MUX_ULA_RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/wb.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDisplay logicaDisplay:DISPLAY " "Elaborating entity \"logicaDisplay\" for hierarchy \"logicaDisplay:DISPLAY\"" {  } { { "MIPS.vhd" "DISPLAY" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Seg logicaDisplay:DISPLAY\|display7Seg:DISPLAY0 " "Elaborating entity \"display7Seg\" for hierarchy \"logicaDisplay:DISPLAY\|display7Seg:DISPLAY0\"" {  } { { "logicaDisplay.vhd" "DISPLAY0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/logicaDisplay.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logicaDisplay:DISPLAY\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logicaDisplay:DISPLAY\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG\"" {  } { { "display7Seg.vhd" "DECODER7SEG" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/display7Seg.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144061537 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_0 " "Inferred RAM node \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670144062136 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_1 " "Inferred RAM node \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670144062137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|memRAM " "RAM logic \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670144062138 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "in_fetch:INSTRUCTION_FETCH\|ROMMIPS:ROM\|memROM " "RAM logic \"in_fetch:INSTRUCTION_FETCH\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670144062138 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670144062138 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"mem:MEMORY_ACCESS\|RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670144062150 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670144062150 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670144063086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670144063086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670144063086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144063233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063233 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670144063233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svm1 " "Found entity 1: altsyncram_svm1" {  } { { "db/altsyncram_svm1.tdf" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/db/altsyncram_svm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670144063306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144063306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144063360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"id:INSTRUCTION_DECODE\|bancoReg:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670144063361 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670144063361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670144065119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670144067541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670144068031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670144068031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/projeto2/entrega_final/pipeline_AB/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670144068426 "|MIPS|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670144068426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3910 " "Implemented 3910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670144068440 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670144068440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3779 " "Implemented 3779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670144068440 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670144068440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670144068440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670144068468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 04 05:54:28 2022 " "Processing ended: Sun Dec 04 05:54:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670144068468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670144068468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670144068468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670144068468 ""}
