{
  "name": "ostd::arch::iommu::registers::init",
  "span": "ostd/src/arch/x86/iommu/registers/mod.rs:331:1: 331:85",
  "mir": "fn ostd::arch::iommu::registers::init(_1: &io::io_mem::allocator::IoMemAllocatorBuilder) -> core::result::Result<(), arch::iommu::IommuError> {\n    let mut _0: core::result::Result<(), arch::iommu::IommuError>;\n    let mut _2: core::ops::ControlFlow<core::result::Result<core::convert::Infallible, arch::iommu::IommuError>, arch::iommu::registers::IommuRegisters>;\n    let mut _3: core::result::Result<arch::iommu::registers::IommuRegisters, arch::iommu::IommuError>;\n    let mut _4: core::option::Option<arch::iommu::registers::IommuRegisters>;\n    let mut _5: arch::iommu::IommuError;\n    let mut _6: isize;\n    let  _7: core::result::Result<core::convert::Infallible, arch::iommu::IommuError>;\n    let  _8: arch::iommu::registers::IommuRegisters;\n    let  _9: &sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let mut _10: &spin::once::Once<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>;\n    let mut _11: {closure@ostd/src/arch/x86/iommu/registers/mod.rs:333:26: 333:28};\n    debug io_mem_builder => _1;\n    debug iommu_regs => _8;\n    debug residual => _7;\n    debug val => _8;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = arch::iommu::registers::IommuRegisters::new(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = arch::iommu::IommuError::NoIommu;\n        _3 = core::option::Option::<arch::iommu::registers::IommuRegisters>::ok_or::<arch::iommu::IommuError>(move _4, move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _2 = <core::result::Result<arch::iommu::registers::IommuRegisters, arch::iommu::IommuError> as core::ops::Try>::branch(move _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        _6 = discriminant(_2);\n        switchInt(move _6) -> [0: bb5, 1: bb6, otherwise: bb4];\n    }\n    bb4: {\n        unreachable;\n    }\n    bb5: {\n        _8 = move ((_2 as variant#0).0: arch::iommu::registers::IommuRegisters);\n        StorageDead(_2);\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = {alloc227: &spin::once::Once<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>};\n        StorageLive(_11);\n        _11 = {closure@ostd/src/arch/x86/iommu/registers/mod.rs:333:26: 333:28}(_8);\n        _9 = spin::once::Once::<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>::call_once::<{closure@ostd/src/arch/x86/iommu/registers/mod.rs:333:26: 333:28}>(move _10, move _11) -> [return: bb8, unwind unreachable];\n    }\n    bb6: {\n        _7 = move ((_2 as variant#1).0: core::result::Result<core::convert::Infallible, arch::iommu::IommuError>);\n        _0 = <core::result::Result<(), arch::iommu::IommuError> as core::ops::FromResidual<core::result::Result<core::convert::Infallible, arch::iommu::IommuError>>>::from_residual(_7) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_2);\n        goto -> bb9;\n    }\n    bb8: {\n        StorageDead(_11);\n        StorageDead(_10);\n        StorageDead(_9);\n        _0 = core::result::Result::Ok(());\n        goto -> bb9;\n    }\n    bb9: {\n        return;\n    }\n}\n"
}