// Seed: 2704327684
module module_0 (
    output tri id_0
);
  assign id_0 = 1;
  tri1 id_2, id_3, id_4;
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7,
    input wand id_8,
    input tri0 id_9,
    output wire id_10
);
  logic id_12;
  parameter id_13 = 1'b0;
  logic [-1 : 1] id_14;
  wire id_15;
  logic id_16;
  assign id_14 = id_0;
  parameter id_17 = id_13 || 1;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
