--------------- Build Started: 09/22/2019 11:24:44 Project: PSOC4_ForwardVoltageTSEP, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Lars\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Lars\Documents\PSoC Creator\Workspace01\PSOC4_ForwardVoltageTSEP.cydsn\PSOC4_ForwardVoltageTSEP.cyprj" -d CY8C4245AXI-483 -s "C:\Users\Lars\Documents\PSoC Creator\Workspace01\PSOC4_ForwardVoltageTSEP.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (SPIS_SCBCLK's accuracy range '36 MHz +/- 2%, (35.28 MHz - 36.72 MHz)' is not within the specified tolerance range '48 MHz -2% +1000%, (47.04 MHz - 528 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SCB_P4_v4_0\PSoC4\SCB_P4_v4_0.cysch (Instance:SCBCLK)
 * C:\Users\Lars\Documents\PSoC Creator\Workspace01\PSOC4_ForwardVoltageTSEP.cydsn\PSOC4_ForwardVoltageTSEP.cydwr (SPIS_SCBCLK)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 09/22/2019 11:24:58 ---------------
