blk_mem_gen_0.vhd,vhdl,xil_defaultlib,../../../../qdma_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
