
            Lattice Mapping Report File for Design Module 'memROM'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     Practica8DSD_impl1.ngd -o Practica8DSD_impl1_map.ncd -pr
     Practica8DSD_impl1.prf -mp Practica8DSD_impl1.mrp -lpf C:/Users/asdf1/Docum
     ents/DigitalDesign/Practica8DSD/impl1/Practica8DSD_impl1_synplify.lpf -lpf
     C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/Practica8DSD.lpf -c 0
     -gui -msgset
     C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  10/24/18  02:28:56

Design Summary
--------------

   Number of registers:     67 out of  7209 (1%)
      PFU registers:           67 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        69 out of  3432 (2%)
      SLICEs as Logic/ROM:     69 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         19 out of  3432 (1%)
   Number of LUT4s:        136 out of  6864 (2%)
      Number used as logic LUTs:         98
      Number used as distributed RAM:     0
      Number used as ripple logic:       38
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 115 (22%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net Clock_0: 40 loads, 40 rising, 0 falling (Driver: OSCInst0 )

                                    Page 1




Design:  memROM                                        Date:  10/24/18  02:28:56

Design Summary (cont)
---------------------
   Number of Clock Enables:  2
     Net Enable_pad_RNIH3BG: 16 loads, 16 LSLICEs
     Net lowClk.un2_muxcount_i: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net Reset_c merged into GSR:  28
   Number of LSRs:  2
     Net lowClk.un2_count_i: 8 loads, 8 LSLICEs
     Net lowClk.un2_muxcount_i: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net Address_c[1]: 28 loads
     Net Address_c[0]: 27 loads
     Net Address_c[2]: 21 loads
     Net Address_c[4]: 21 loads
     Net reed_c: 18 loads
     Net Enable_pad_RNIH3BG: 16 loads
     Net Address_c[3]: 15 loads
     Net mux_c[3]: 11 loads
     Net mux_c[0]: 10 loads
     Net disp4_2_i_0_a2[0]: 9 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'Reset_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Clock               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[5]             | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  memROM                                        Date:  10/24/18  02:28:56

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| Data[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Data[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Address[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Address[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Address[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Address[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Address[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reed                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Enable              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal GND undriven or does not drive anything - clipped.
Signal un4_muxcount_s_9_0_S1 undriven or does not drive anything - clipped.
Signal un4_muxcount_s_9_0_COUT undriven or does not drive anything - clipped.
Signal un5_count_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un5_count_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un5_count_s_23_0_S1 undriven or does not drive anything - clipped.
Signal un5_count_s_23_0_COUT undriven or does not drive anything - clipped.
Signal un4_muxcount_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un4_muxcount_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE

                                    Page 3




Design:  memROM                                        Date:  10/24/18  02:28:56

OSC Summary (cont)
------------------
  OSC Output:                              PIN,NODE Clock_0
  OSC Nominal Frequency (MHz):                      53.20

ASIC Components
---------------

Instance Name: OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'Reset_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'Reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        



























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
