--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o top.twr
-v 30 -l 30 top_routed.ncd top.pcf

Design file:              top_routed.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39085 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.893ns.
--------------------------------------------------------------------------------
Slack:                  23.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_0_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.790ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_0 to cpu/ExecUnit/GPRFile/RegFile_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   cpu/IR[2]
                                                       cpu/IR_0
    SLICE_X12Y21.A4      net (fanout=18)       2.309   cpu/IR[0]
    SLICE_X12Y21.A       Tilo                  0.254   cpu/ExecUnit/alu_src2[3]
                                                       cpu/ExecUnit/GPRFile/mux25_41
    SLICE_X12Y28.D2      net (fanout=4)        1.228   cpu/ExecUnit/mux25_4
    SLICE_X12Y28.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<3>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y23.A1      net (fanout=2)        1.816   cpu/ExecUnit/addres[4]
    SLICE_X12Y23.A       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_1[3]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int222
    SLICE_X12Y25.BX      net (fanout=1)        0.833   cpu/ExecUnit/alu_res[4]
    SLICE_X12Y25.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_0[2]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (1.601ns logic, 6.189ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  23.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_8 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_8 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   cpu/IR[7]
                                                       cpu/IR_8
    SLICE_X12Y39.D5      net (fanout=21)       1.663   cpu/IR[8]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (2.096ns logic, 5.568ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  23.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.639ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.590 - 0.653)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_0 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   cpu/IR[2]
                                                       cpu/IR_0
    SLICE_X12Y21.A4      net (fanout=18)       2.309   cpu/IR[0]
    SLICE_X12Y21.A       Tilo                  0.254   cpu/ExecUnit/alu_src2[3]
                                                       cpu/ExecUnit/GPRFile/mux25_41
    SLICE_X12Y28.D2      net (fanout=4)        1.228   cpu/ExecUnit/mux25_4
    SLICE_X12Y28.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<3>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (2.080ns logic, 5.559ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  23.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_8 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_8 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   cpu/IR[7]
                                                       cpu/IR_8
    SLICE_X12Y39.D5      net (fanout=21)       1.663   cpu/IR[8]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.893ns logic, 5.722ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  23.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_8 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_8 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   cpu/IR[7]
                                                       cpu/IR_8
    SLICE_X12Y39.D5      net (fanout=21)       1.663   cpu/IR[8]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (1.894ns logic, 5.719ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  23.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.588ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.590 - 0.653)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_0 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   cpu/IR[2]
                                                       cpu/IR_0
    SLICE_X12Y21.A4      net (fanout=18)       2.309   cpu/IR[0]
    SLICE_X12Y21.A       Tilo                  0.254   cpu/ExecUnit/alu_src2[3]
                                                       cpu/ExecUnit/GPRFile/mux25_41
    SLICE_X12Y28.D2      net (fanout=4)        1.228   cpu/ExecUnit/mux25_4
    SLICE_X12Y28.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<3>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (1.878ns logic, 5.710ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  23.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.D6      net (fanout=28)       1.577   cpu/IR[10]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (2.096ns logic, 5.482ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  23.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_8 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_8 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   cpu/IR[7]
                                                       cpu/IR_8
    SLICE_X12Y39.D5      net (fanout=21)       1.663   cpu/IR[8]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (1.691ns logic, 5.873ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  23.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.D6      net (fanout=28)       1.577   cpu/IR[10]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (1.893ns logic, 5.636ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  23.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.D6      net (fanout=28)       1.577   cpu/IR[10]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (1.894ns logic, 5.633ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  23.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.D6      net (fanout=28)       1.577   cpu/IR[10]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (1.691ns logic, 5.787ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  23.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_8 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_15 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_8 to cpu/ExecUnit/GPRFile/RegFile_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   cpu/IR[7]
                                                       cpu/IR_8
    SLICE_X12Y39.D5      net (fanout=21)       1.663   cpu/IR[8]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X10Y37.A5      net (fanout=2)        1.133   cpu/ExecUnit/addres[15]
    SLICE_X10Y37.A       Tilo                  0.235   cpu/ExecUnit/GPRFile/RegFile_0[15]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int142
    SLICE_X12Y38.DX      net (fanout=1)        0.900   cpu/ExecUnit/alu_res[15]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (1.884ns logic, 5.588ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  23.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/current_state_2_2 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_0_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.464ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.678 - 0.755)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/current_state_2_2 to cpu/ExecUnit/GPRFile/RegFile_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   cpu/current_state_2_4
                                                       cpu/current_state_2_2
    SLICE_X9Y27.C5       net (fanout=8)        0.969   cpu/current_state_2_2
    SLICE_X9Y27.C        Tilo                  0.259   cpu/current_state_1_4
                                                       cpu/Mram__n0221111
    SLICE_X11Y31.C4      net (fanout=18)       0.801   cpu/_n0221[2]
    SLICE_X11Y31.C       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<0>
    SLICE_X12Y28.A4      net (fanout=1)        1.015   cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]
    SLICE_X12Y28.COUT    Topcya                0.474   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]_rt
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y23.A1      net (fanout=2)        1.816   cpu/ExecUnit/addres[4]
    SLICE_X12Y23.A       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_1[3]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int222
    SLICE_X12Y25.BX      net (fanout=1)        0.833   cpu/ExecUnit/alu_res[4]
    SLICE_X12Y25.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_0[2]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (2.027ns logic, 5.437ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  23.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.461ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.CX      net (fanout=28)       1.734   cpu/IR[10]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (1.822ns logic, 5.639ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  23.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_15 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.447ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.590 - 0.653)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_0 to cpu/ExecUnit/GPRFile/RegFile_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   cpu/IR[2]
                                                       cpu/IR_0
    SLICE_X12Y21.A4      net (fanout=18)       2.309   cpu/IR[0]
    SLICE_X12Y21.A       Tilo                  0.254   cpu/ExecUnit/alu_src2[3]
                                                       cpu/ExecUnit/GPRFile/mux25_41
    SLICE_X12Y28.D2      net (fanout=4)        1.228   cpu/ExecUnit/mux25_4
    SLICE_X12Y28.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<3>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X10Y37.A5      net (fanout=2)        1.133   cpu/ExecUnit/addres[15]
    SLICE_X10Y37.A       Tilo                  0.235   cpu/ExecUnit/GPRFile/RegFile_0[15]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int142
    SLICE_X12Y38.DX      net (fanout=1)        0.900   cpu/ExecUnit/alu_res[15]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (1.868ns logic, 5.579ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  23.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_8 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_15 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_8 to cpu/ExecUnit/GPRFile/RegFile_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   cpu/IR[7]
                                                       cpu/IR_8
    SLICE_X12Y39.D5      net (fanout=21)       1.663   cpu/IR[8]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X10Y37.A5      net (fanout=2)        1.133   cpu/ExecUnit/addres[15]
    SLICE_X10Y37.A       Tilo                  0.235   cpu/ExecUnit/GPRFile/RegFile_0[15]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int142
    SLICE_X12Y38.DX      net (fanout=1)        0.900   cpu/ExecUnit/alu_res[15]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.423ns (1.681ns logic, 5.742ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  23.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.412ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.CX      net (fanout=28)       1.734   cpu/IR[10]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (1.619ns logic, 5.793ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  23.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.410ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.CX      net (fanout=28)       1.734   cpu/IR[10]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (1.620ns logic, 5.790ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  23.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/ExecUnit/GPRFile/RegFile_0_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_0_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.678 - 0.747)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/ExecUnit/GPRFile/RegFile_0_0 to cpu/ExecUnit/GPRFile/RegFile_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   cpu/ExecUnit/GPRFile/RegFile_0[1]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_0
    SLICE_X11Y31.A2      net (fanout=2)        1.162   cpu/ExecUnit/GPRFile/RegFile_0[0]
    SLICE_X11Y31.A       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/GPRFile/mux16_41
    SLICE_X11Y31.C2      net (fanout=2)        0.537   cpu/ExecUnit/mux16_4
    SLICE_X11Y31.C       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<0>
    SLICE_X12Y28.A4      net (fanout=1)        1.015   cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]
    SLICE_X12Y28.COUT    Topcya                0.474   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]_rt
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y23.A1      net (fanout=2)        1.816   cpu/ExecUnit/addres[4]
    SLICE_X12Y23.A       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_1[3]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int222
    SLICE_X12Y25.BX      net (fanout=1)        0.833   cpu/ExecUnit/alu_res[4]
    SLICE_X12Y25.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_0[2]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (2.027ns logic, 5.366ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  23.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_15 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.386ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.D6      net (fanout=28)       1.577   cpu/IR[10]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X10Y37.A5      net (fanout=2)        1.133   cpu/ExecUnit/addres[15]
    SLICE_X10Y37.A       Tilo                  0.235   cpu/ExecUnit/GPRFile/RegFile_0[15]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int142
    SLICE_X12Y38.DX      net (fanout=1)        0.900   cpu/ExecUnit/alu_res[15]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (1.884ns logic, 5.502ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  23.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.361ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.CX      net (fanout=28)       1.734   cpu/IR[10]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (1.417ns logic, 5.944ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  23.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_14_2 (FF)
  Destination:          cpu/AddrUnit/MAR/ValueOut_18 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.402ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_14_2 to cpu/AddrUnit/MAR/ValueOut_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   cpu/IR_14_4
                                                       cpu/IR_14_2
    SLICE_X10Y27.D1      net (fanout=4)        1.292   cpu/IR_14_2
    SLICE_X10Y27.D       Tilo                  0.235   cpu/addr_mux1sel
                                                       cpu/Mmux_addr_mux1sel11
    SLICE_X8Y31.B1       net (fanout=23)       1.729   cpu/addr_mux1sel
    SLICE_X8Y31.COUT     Topcyb                0.483   cpu/AddrUnit/pc_out[1]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_lut<10>
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<12>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[12]
    SLICE_X8Y32.COUT     Tbyp                  0.093   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[16]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<16>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[16]
    SLICE_X8Y33.BMUX     Tcinb                 0.310   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[20]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<20>
    SLICE_X9Y35.B4       net (fanout=1)        0.591   cpu/AddrUnit/AddrAdder1/data1[31]_data2[31]_add_4_OUT[18]
    SLICE_X9Y35.B        Tilo                  0.259   cpu/AddrUnit/pc_out[20]
                                                       cpu/AddrUnit/AddrAdder1/Mmux_sum_int101
    SLICE_X9Y36.BX       net (fanout=1)        1.728   cpu/AddrUnit/adder_out[18]
    SLICE_X9Y36.CLK      Tdick                 0.114   addr_bus[20]
                                                       cpu/AddrUnit/MAR/ValueOut_18
    -------------------------------------------------  ---------------------------
    Total                                      7.402ns (1.924ns logic, 5.478ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  23.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_15 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.D6      net (fanout=28)       1.577   cpu/IR[10]
    SLICE_X12Y39.CMUX    Topdc                 0.456   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_41
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.DX      net (fanout=3)        2.043   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Tdxcy                 0.109   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X10Y37.A5      net (fanout=2)        1.133   cpu/ExecUnit/addres[15]
    SLICE_X10Y37.A       Tilo                  0.235   cpu/ExecUnit/GPRFile/RegFile_0[15]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int142
    SLICE_X12Y38.DX      net (fanout=1)        0.900   cpu/ExecUnit/alu_res[15]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (1.681ns logic, 5.656ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  23.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_15_2 (FF)
  Destination:          cpu/AddrUnit/MAR/ValueOut_18 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.713 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_15_2 to cpu/AddrUnit/MAR/ValueOut_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.BQ       Tcko                  0.430   cpu/IR_15_4
                                                       cpu/IR_15_2
    SLICE_X10Y28.D2      net (fanout=7)        1.562   cpu/IR_15_2
    SLICE_X10Y28.CMUX    Topdc                 0.402   cpu/ExecUnit/alu_src2[9]
                                                       cpu/AddrUnit/AddrAdder1/data2<24>1_1_F
                                                       cpu/AddrUnit/AddrAdder1/data2<24>1_1
    SLICE_X8Y31.A1       net (fanout=14)       1.254   cpu/AddrUnit/AddrAdder1/data2<24>1
    SLICE_X8Y31.COUT     Topcya                0.474   cpu/AddrUnit/pc_out[1]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_lut<9>
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<12>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[12]
    SLICE_X8Y32.COUT     Tbyp                  0.093   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[16]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<16>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[16]
    SLICE_X8Y33.BMUX     Tcinb                 0.310   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[20]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<20>
    SLICE_X9Y35.B4       net (fanout=1)        0.591   cpu/AddrUnit/AddrAdder1/data1[31]_data2[31]_add_4_OUT[18]
    SLICE_X9Y35.B        Tilo                  0.259   cpu/AddrUnit/pc_out[20]
                                                       cpu/AddrUnit/AddrAdder1/Mmux_sum_int101
    SLICE_X9Y36.BX       net (fanout=1)        1.728   cpu/AddrUnit/adder_out[18]
    SLICE_X9Y36.CLK      Tdick                 0.114   addr_bus[20]
                                                       cpu/AddrUnit/MAR/ValueOut_18
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (2.082ns logic, 5.273ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  23.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/current_state_2_2 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.313ns (Levels of Logic = 8)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/current_state_2_2 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   cpu/current_state_2_4
                                                       cpu/current_state_2_2
    SLICE_X9Y27.C5       net (fanout=8)        0.969   cpu/current_state_2_2
    SLICE_X9Y27.C        Tilo                  0.259   cpu/current_state_1_4
                                                       cpu/Mram__n0221111
    SLICE_X11Y31.C4      net (fanout=18)       0.801   cpu/_n0221[2]
    SLICE_X11Y31.C       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<0>
    SLICE_X12Y28.A4      net (fanout=1)        1.015   cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]
    SLICE_X12Y28.COUT    Topcya                0.474   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]_rt
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.313ns (2.506ns logic, 4.807ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  23.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/ExecUnit/GPRFile/RegFile_0_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_0_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.282ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.678 - 0.747)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/ExecUnit/GPRFile/RegFile_0_0 to cpu/ExecUnit/GPRFile/RegFile_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   cpu/ExecUnit/GPRFile/RegFile_0[1]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_0
    SLICE_X10Y31.B2      net (fanout=2)        0.958   cpu/ExecUnit/GPRFile/RegFile_0[0]
    SLICE_X10Y31.B       Tilo                  0.235   cpu/IR[7]
                                                       cpu/ExecUnit/GPRFile/mux_2_f7
    SLICE_X11Y31.C1      net (fanout=3)        0.654   cpu/ExecUnit/reg_out1[0]
    SLICE_X11Y31.C       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<0>
    SLICE_X12Y28.A4      net (fanout=1)        1.015   cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]
    SLICE_X12Y28.COUT    Topcya                0.474   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]_rt
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.AMUX    Tcina                 0.220   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y23.A1      net (fanout=2)        1.816   cpu/ExecUnit/addres[4]
    SLICE_X12Y23.A       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_1[3]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int222
    SLICE_X12Y25.BX      net (fanout=1)        0.833   cpu/ExecUnit/alu_res[4]
    SLICE_X12Y25.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_0[2]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.282ns (2.003ns logic, 5.279ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  23.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_15 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/ExecUnit/GPRFile/RegFile_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.476   cpu/IR[10]
                                                       cpu/IR_10
    SLICE_X12Y39.CX      net (fanout=28)       1.734   cpu/IR[10]
    SLICE_X12Y39.CMUX    Tcxc                  0.182   cpu/ExecUnit/alu_src2[15]
                                                       cpu/ExecUnit/GPRFile/mux2_2_f7
    SLICE_X12Y30.D6      net (fanout=3)        1.889   cpu/ExecUnit/reg_out1[11]
    SLICE_X12Y30.COUT    Topcyd                0.312   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<11>
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.DMUX    Tcind                 0.320   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X10Y37.A5      net (fanout=2)        1.133   cpu/ExecUnit/addres[15]
    SLICE_X10Y37.A       Tilo                  0.235   cpu/ExecUnit/GPRFile/RegFile_0[15]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int142
    SLICE_X12Y38.DX      net (fanout=1)        0.900   cpu/ExecUnit/alu_res[15]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_15
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (1.610ns logic, 5.659ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  23.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/current_state_2_2 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_13 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.262ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/current_state_2_2 to cpu/ExecUnit/GPRFile/RegFile_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   cpu/current_state_2_4
                                                       cpu/current_state_2_2
    SLICE_X9Y27.C5       net (fanout=8)        0.969   cpu/current_state_2_2
    SLICE_X9Y27.C        Tilo                  0.259   cpu/current_state_1_4
                                                       cpu/Mram__n0221111
    SLICE_X11Y31.C4      net (fanout=18)       0.801   cpu/_n0221[2]
    SLICE_X11Y31.C       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<0>
    SLICE_X12Y28.A4      net (fanout=1)        1.015   cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]
    SLICE_X12Y28.COUT    Topcya                0.474   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]_rt
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.C6      net (fanout=2)        1.491   cpu/ExecUnit/addres[13]
    SLICE_X12Y36.C       Tilo                  0.255   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int102
    SLICE_X12Y38.BX      net (fanout=1)        0.673   cpu/ExecUnit/alu_res[13]
    SLICE_X12Y38.CLK     Tdick                 0.085   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/GPRFile/RegFile_1_13
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (2.304ns logic, 4.958ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  23.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/current_state_2_2 (FF)
  Destination:          cpu/AddrUnit/MAR/ValueOut_18 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.302ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.320 - 0.350)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/current_state_2_2 to cpu/AddrUnit/MAR/ValueOut_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   cpu/current_state_2_4
                                                       cpu/current_state_2_2
    SLICE_X10Y27.D3      net (fanout=8)        1.146   cpu/current_state_2_2
    SLICE_X10Y27.D       Tilo                  0.235   cpu/addr_mux1sel
                                                       cpu/Mmux_addr_mux1sel11
    SLICE_X8Y31.B1       net (fanout=23)       1.729   cpu/addr_mux1sel
    SLICE_X8Y31.COUT     Topcyb                0.483   cpu/AddrUnit/pc_out[1]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_lut<10>
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<12>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[12]
    SLICE_X8Y32.COUT     Tbyp                  0.093   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[16]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<16>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[16]
    SLICE_X8Y33.BMUX     Tcinb                 0.310   cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy[20]
                                                       cpu/AddrUnit/AddrAdder1/Madd_data1[31]_data2[31]_add_4_OUT_cy<20>
    SLICE_X9Y35.B4       net (fanout=1)        0.591   cpu/AddrUnit/AddrAdder1/data1[31]_data2[31]_add_4_OUT[18]
    SLICE_X9Y35.B        Tilo                  0.259   cpu/AddrUnit/pc_out[20]
                                                       cpu/AddrUnit/AddrAdder1/Mmux_sum_int101
    SLICE_X9Y36.BX       net (fanout=1)        1.728   cpu/AddrUnit/adder_out[18]
    SLICE_X9Y36.CLK      Tdick                 0.114   addr_bus[20]
                                                       cpu/AddrUnit/MAR/ValueOut_18
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (1.970ns logic, 5.332ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  23.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/ExecUnit/GPRFile/RegFile_0_0 (FF)
  Destination:          cpu/ExecUnit/GPRFile/RegFile_1_14 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.242ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.590 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/ExecUnit/GPRFile/RegFile_0_0 to cpu/ExecUnit/GPRFile/RegFile_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   cpu/ExecUnit/GPRFile/RegFile_0[1]
                                                       cpu/ExecUnit/GPRFile/RegFile_0_0
    SLICE_X11Y31.A2      net (fanout=2)        1.162   cpu/ExecUnit/GPRFile/RegFile_0[0]
    SLICE_X11Y31.A       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/GPRFile/mux16_41
    SLICE_X11Y31.C2      net (fanout=2)        0.537   cpu/ExecUnit/mux16_4
    SLICE_X11Y31.C       Tilo                  0.259   cpu/ExecUnit/GPRFile/RegFile_1[2]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut<0>
    SLICE_X12Y28.A4      net (fanout=1)        1.015   cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]
    SLICE_X12Y28.COUT    Topcya                0.474   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_lut[0]_rt
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy[11]
    SLICE_X12Y31.CMUX    Tcinc                 0.279   cpu/ExecUnit/reg_int_2
                                                       cpu/ExecUnit/ALUunit/Madd_addres_Madd_cy<15>
    SLICE_X12Y36.D2      net (fanout=2)        1.287   cpu/ExecUnit/addres[14]
    SLICE_X12Y36.D       Tilo                  0.254   cpu/ExecUnit/GPRFile/RegFile_0[14]
                                                       cpu/ExecUnit/ALUunit/Mmux_result_int122
    SLICE_X12Y38.C2      net (fanout=1)        0.726   cpu/ExecUnit/alu_res[14]
    SLICE_X12Y38.CLK     Tas                   0.319   cpu/ExecUnit/GPRFile/RegFile_1[15]
                                                       cpu/ExecUnit/alu_res[14]_rt
                                                       cpu/ExecUnit/GPRFile/RegFile_1_14
    -------------------------------------------------  ---------------------------
    Total                                      7.242ns (2.506ns logic, 4.736ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/reg_int_2/CLK
  Logical resource: cpu/ExecUnit/FlagsReg/reg_int_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/current_state_0_2/CLK
  Logical resource: cpu/current_state_0_4/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/current_state_0_2/CLK
  Logical resource: cpu/current_state_0_3/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/current_state_0_2/CLK
  Logical resource: cpu/current_state_0_2/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: current_state_0_1/CLK
  Logical resource: cpu/current_state_0_1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[1]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_4/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[1]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[1]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[1]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[31]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_29/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[31]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_30/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/AddrUnit/pc_out[31]/CLK
  Logical resource: cpu/AddrUnit/ProgramCounter/ValueOut_31/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[3]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_4/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[3]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[6]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_6/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_0[2]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_0_3/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_0[2]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_0_4/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_0[2]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_0_2/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_0[7]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_0_5/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_0[7]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_0_6/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_0[7]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_0_7/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[7]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_8/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[7]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_9/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[7]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_7/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[10]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_11/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[10]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_12/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/GPRFile/RegFile_1[10]/CLK
  Logical resource: cpu/ExecUnit/GPRFile/RegFile_1_10/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/mdr_val[13]/CLK
  Logical resource: cpu/ExecUnit/MDR/ValueOut_12/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cpu/ExecUnit/mdr_val[13]/CLK
  Logical resource: cpu/ExecUnit/MDR/ValueOut_13/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.893|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39085 paths, 0 nets, and 1736 connections

Design statistics:
   Minimum period:   7.893ns{1}   (Maximum frequency: 126.695MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 29 23:16:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



