git clone --depth 1 --no-tags https://github.com/Omaghrabi26/System.git f:/verilog_sva_gh_scraper/data/full_repos/701060876
git clone --depth 1 --no-tags https://github.com/ccccy666/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701784652
git clone --depth 1 --no-tags https://github.com/bogimaneeshkumar/mips-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/707725664
git clone --depth 1 --no-tags https://github.com/lsy0163/CSE3016.git f:/verilog_sva_gh_scraper/data/full_repos/703882198
git clone --depth 1 --no-tags https://github.com/henrylin46/caravel_empty.git f:/verilog_sva_gh_scraper/data/full_repos/703828888
git clone --depth 1 --no-tags https://github.com/gazishahi/efab-test.git f:/verilog_sva_gh_scraper/data/full_repos/704212294
git clone --depth 1 --no-tags https://github.com/parisaeliasi/KoalaHW.git f:/verilog_sva_gh_scraper/data/full_repos/701358951
git clone --depth 1 --no-tags https://github.com/Ramshankar315/basic-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/701336587
git clone --depth 1 --no-tags https://github.com/JZ-Ping/Cash_Register.git f:/verilog_sva_gh_scraper/data/full_repos/702333366
git clone --depth 1 --no-tags https://github.com/AmitBarman99/16x2_LCD-using_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/702631095
git clone --depth 1 --no-tags https://github.com/sanjugouda/MIPS-Single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/700882109
git clone --depth 1 --no-tags https://github.com/YaoTengqi/Systolic_Array.git f:/verilog_sva_gh_scraper/data/full_repos/706696116
git clone --depth 1 --no-tags https://github.com/Heisenberg-kd/A5-1-Cipher-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/707312090
git clone --depth 1 --no-tags https://github.com/ConnorNoddin/ECE473.git f:/verilog_sva_gh_scraper/data/full_repos/707253394
git clone --depth 1 --no-tags https://github.com/caillou100/SOC_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707280517
git clone --depth 1 --no-tags https://github.com/ryanhou28/eecs598-010-Team2.git f:/verilog_sva_gh_scraper/data/full_repos/705872545
git clone --depth 1 --no-tags https://github.com/xxxuanruby/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/702066811
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/Shift.git f:/verilog_sva_gh_scraper/data/full_repos/700903957
git clone --depth 1 --no-tags https://github.com/sugarspicenshit/matrix_multiplier_v1.git f:/verilog_sva_gh_scraper/data/full_repos/705693079
git clone --depth 1 --no-tags https://github.com/Sudhakiranece/helloworld.git f:/verilog_sva_gh_scraper/data/full_repos/705535264
git clone --depth 1 --no-tags https://github.com/KatCe/hdlConvertor_issue_185.git f:/verilog_sva_gh_scraper/data/full_repos/706266957
git clone --depth 1 --no-tags https://github.com/HauTranMinh/helloworld_bashshell.git f:/verilog_sva_gh_scraper/data/full_repos/706133844
git clone --depth 1 --no-tags https://github.com/ricardocutzh/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/700605953
git clone --depth 1 --no-tags https://github.com/rtfb/vtisa-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/705214815
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/705021792
git clone --depth 1 --no-tags https://github.com/sugarspicenshit/matrix_multiplier_v2.git f:/verilog_sva_gh_scraper/data/full_repos/704976580
git clone --depth 1 --no-tags https://github.com/cp024s/Verilog-programs.git f:/verilog_sva_gh_scraper/data/full_repos/705206823
git clone --depth 1 --no-tags https://github.com/charline0404/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/700216689
git clone --depth 1 --no-tags https://github.com/franco-viotti/ArqComp-TP2.git f:/verilog_sva_gh_scraper/data/full_repos/702742013
git clone --depth 1 --no-tags https://github.com/pocper/112_SOC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/702497341
git clone --depth 1 --no-tags https://github.com/alaex777/CircuitDesignLanguages.git f:/verilog_sva_gh_scraper/data/full_repos/705209140
git clone --depth 1 --no-tags https://github.com/Sunshine-Lemon/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/706973488
git clone --depth 1 --no-tags https://github.com/Bissas/TFE4152-Project-Multiply-Accumulate.git f:/verilog_sva_gh_scraper/data/full_repos/704548790
git clone --depth 1 --no-tags https://github.com/Jia040223/UCAS-CALab.git f:/verilog_sva_gh_scraper/data/full_repos/702979714
git clone --depth 1 --no-tags https://github.com/KishorKumar0/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/700488601
git clone --depth 1 --no-tags https://github.com/FW1212/EE-NTHU-SOCDesign-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/702281967
git clone --depth 1 --no-tags https://github.com/geotle77/UCAS-CALab-2023.git f:/verilog_sva_gh_scraper/data/full_repos/702978292
git clone --depth 1 --no-tags https://github.com/baharvand79/Computer_Architecture_Lab_Course.git f:/verilog_sva_gh_scraper/data/full_repos/705603116
git clone --depth 1 --no-tags https://github.com/LuigiSalvatore/Microondas-SD.git f:/verilog_sva_gh_scraper/data/full_repos/701317714
git clone --depth 1 --no-tags https://github.com/sanjugouda/MIPS-PIPELINED.git f:/verilog_sva_gh_scraper/data/full_repos/700886033
git clone --depth 1 --no-tags https://github.com/sahasam/daedaelus-engine.git f:/verilog_sva_gh_scraper/data/full_repos/701437318
git clone --depth 1 --no-tags https://github.com/sprsr/Abramis.git f:/verilog_sva_gh_scraper/data/full_repos/701622411
git clone --depth 1 --no-tags https://github.com/snevindsouza/0_to_9999_BCD_Counter_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701919319
git clone --depth 1 --no-tags https://github.com/indigolxy/RISC-V-CPU-2023.git f:/verilog_sva_gh_scraper/data/full_repos/701576554
git clone --depth 1 --no-tags https://github.com/manav4code/Bluespec-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/705384775
git clone --depth 1 --no-tags https://github.com/ab39826/Chirp-Waveform-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/705839624
git clone --depth 1 --no-tags https://github.com/dimitrisAlexo/Transmitter_Receiver_Hardware_Design.git f:/verilog_sva_gh_scraper/data/full_repos/705858363
git clone --depth 1 --no-tags https://github.com/caroljne/Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/706029658
git clone --depth 1 --no-tags https://github.com/john-1109/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706903523
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706550931
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_async_dff.git f:/verilog_sva_gh_scraper/data/full_repos/706847870
git clone --depth 1 --no-tags https://github.com/Vinodkumar8318/PES_4-Bit-RCA.git f:/verilog_sva_gh_scraper/data/full_repos/706644006
git clone --depth 1 --no-tags https://github.com/r11921075/SoC-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706665949
git clone --depth 1 --no-tags https://github.com/ChutsE/Proyectos_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/707453882
git clone --depth 1 --no-tags https://github.com/Phxix911/PGEE11117.git f:/verilog_sva_gh_scraper/data/full_repos/703607329
git clone --depth 1 --no-tags https://github.com/puzihao2018/NM6008_M5.git f:/verilog_sva_gh_scraper/data/full_repos/702803957
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-picorv32-p5.git f:/verilog_sva_gh_scraper/data/full_repos/703024408
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/parallel_in_serial_out_converter.git f:/verilog_sva_gh_scraper/data/full_repos/702986008
git clone --depth 1 --no-tags https://github.com/velv01/syn.git f:/verilog_sva_gh_scraper/data/full_repos/703818632
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/704836830
git clone --depth 1 --no-tags https://github.com/nishit0072e/Enc_Dec_Xor.git f:/verilog_sva_gh_scraper/data/full_repos/703672463
git clone --depth 1 --no-tags https://github.com/chandramohan2003/Owner-avatar-RISC-V-RV32I-Single-Cycle-Processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/704658137
git clone --depth 1 --no-tags https://github.com/nehaambarte/verilog_challenge.git f:/verilog_sva_gh_scraper/data/full_repos/700317514
git clone --depth 1 --no-tags https://github.com/CharlesJ9752/UCAS_CALAB.git f:/verilog_sva_gh_scraper/data/full_repos/702927447
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/Asynchronous_FIFO_Project.git f:/verilog_sva_gh_scraper/data/full_repos/703129495
git clone --depth 1 --no-tags https://github.com/JZ-Ping/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/702334298
git clone --depth 1 --no-tags https://github.com/Akj1812/alarmclock.git f:/verilog_sva_gh_scraper/data/full_repos/703356836
git clone --depth 1 --no-tags https://github.com/Darshanskatagihallimath/IRP.git f:/verilog_sva_gh_scraper/data/full_repos/707665556
git clone --depth 1 --no-tags https://github.com/sanjanaharish18/Pes_8_bit_bcd.git f:/verilog_sva_gh_scraper/data/full_repos/707751834
git clone --depth 1 --no-tags https://github.com/felipx/arq-comp-tp2.git f:/verilog_sva_gh_scraper/data/full_repos/707464977
git clone --depth 1 --no-tags https://github.com/itsramazain/SIMICONDUCTOR_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/701371845
git clone --depth 1 --no-tags https://github.com/Lasya-G/RISCV---AutomaticStreetLight.git f:/verilog_sva_gh_scraper/data/full_repos/700655448
git clone --depth 1 --no-tags https://github.com/dillibabuporlapothula/RISCV-Motion_Detection_Alarm_System.git f:/verilog_sva_gh_scraper/data/full_repos/700394874
git clone --depth 1 --no-tags https://github.com/NiteshVLSI/Anti-theft_Compartment.git f:/verilog_sva_gh_scraper/data/full_repos/701028314
git clone --depth 1 --no-tags https://github.com/jbagali/research.git f:/verilog_sva_gh_scraper/data/full_repos/700516181
git clone --depth 1 --no-tags https://github.com/iCHy13e/CMPEN331.git f:/verilog_sva_gh_scraper/data/full_repos/700115505
git clone --depth 1 --no-tags https://github.com/zhonghuo/Hardware-Design-and-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/700755005
git clone --depth 1 --no-tags https://github.com/VargVain/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701994565
git clone --depth 1 --no-tags https://github.com/yingchaotw/HDLBits_training.git f:/verilog_sva_gh_scraper/data/full_repos/700190984
git clone --depth 1 --no-tags https://github.com/doreado/isa2324-labs.git f:/verilog_sva_gh_scraper/data/full_repos/703114254
git clone --depth 1 --no-tags https://github.com/hackerrabbit/Verilog-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/706704464
git clone --depth 1 --no-tags https://github.com/BobbbbbZ/Memory-Scheduling-and-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/705088374
git clone --depth 1 --no-tags https://github.com/sspku-mzj/Verilog_Module.git f:/verilog_sva_gh_scraper/data/full_repos/700176859
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_7_AdderSubtractor.git f:/verilog_sva_gh_scraper/data/full_repos/703973272
git clone --depth 1 --no-tags https://github.com/SteveYaoLin/AHB_module.git f:/verilog_sva_gh_scraper/data/full_repos/703920062
git clone --depth 1 --no-tags https://github.com/ChichenZhang/CPU_BYO.git f:/verilog_sva_gh_scraper/data/full_repos/703977497
git clone --depth 1 --no-tags https://github.com/A-Kyp/CN2.git f:/verilog_sva_gh_scraper/data/full_repos/707692174
git clone --depth 1 --no-tags https://github.com/roboticvedant/CenterAlignedPWM-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/707865377
git clone --depth 1 --no-tags https://github.com/phguimaraes15/Gerador_PWM.git f:/verilog_sva_gh_scraper/data/full_repos/706969751
git clone --depth 1 --no-tags https://github.com/pgimenes/distributed-mase.git f:/verilog_sva_gh_scraper/data/full_repos/703607590
git clone --depth 1 --no-tags https://github.com/nitko12/tt05-propagation-test.git f:/verilog_sva_gh_scraper/data/full_repos/706123487
git clone --depth 1 --no-tags https://github.com/TadrosMaged/Digital-Design-RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/705863846
git clone --depth 1 --no-tags https://github.com/keenl/caravel_keen.git f:/verilog_sva_gh_scraper/data/full_repos/706080125
git clone --depth 1 --no-tags https://github.com/ArianaStanescu/Booth-Final.git f:/verilog_sva_gh_scraper/data/full_repos/706186361
git clone --depth 1 --no-tags https://github.com/Khishore-KM/Verilog-RTL-designs.git f:/verilog_sva_gh_scraper/data/full_repos/703662006
git clone --depth 1 --no-tags https://github.com/PantherrIc/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/705006484
git clone --depth 1 --no-tags https://github.com/chomchom69420/eyrc-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/705496508
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/FIFO-First-in-First-out-.git f:/verilog_sva_gh_scraper/data/full_repos/704130689
git clone --depth 1 --no-tags https://github.com/Tan1shqC/CPU-Design-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/700148525
git clone --depth 1 --no-tags https://github.com/felloryz/verilog_mod3_counter.git f:/verilog_sva_gh_scraper/data/full_repos/701011233
