Running: /home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/robert/UMD_RISC-16G5/JumpUnit/ECE368_Project_Lab1_Team5/jump_unit_tb_isim_beh.exe -prj /home/robert/UMD_RISC-16G5/JumpUnit/ECE368_Project_Lab1_Team5/jump_unit_tb_beh.prj work.jump_unit_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/robert/UMD_RISC-16G5/JumpUnit/ECE368_Project_Lab1_Team5/jump_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/JumpUnit/ECE368_Project_Lab1_Team5/jump_unit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96416 KB
Fuse CPU Usage: 1410 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture combinational of entity jump_unit [jump_unit_default]
Compiling architecture behavior of entity jump_unit_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/robert/UMD_RISC-16G5/JumpUnit/ECE368_Project_Lab1_Team5/jump_unit_tb_isim_beh.exe
Fuse Memory Usage: 668252 KB
Fuse CPU Usage: 1510 ms
GCC CPU Usage: 2370 ms
