[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=dec
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=0
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=0
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=0
OBJECT_NAME_COLUMN_WIDTH=139
OBJECT_VALUE_COLUMN_WIDTH=80
OBJECT_DATA_TYPE_COLUMN_WIDTH=60
[Object Radixes]
RADIX_0=dec /testbench_2/setPoint;
RADIX_1=dec /testbench_2/gain_I;
RADIX_2=dec /testbench_2/difference;
RADIX_3=dec /testbench_2/PID_output_buf;
RADIX_4=dec /testbench_2/Limit_Max;
RADIX_5=dec /testbench_2/state;
RADIX_6=dec /testbench_2/PID_output;
RADIX_7=dec /testbench_2/data;
RADIX_8=dec /testbench_2/gain_P;
RADIX_9=dec /testbench_2/integrate;
RADIX_10=dec /testbench_2/RST;
RADIX_11=dec /testbench_2/result;
RADIX_12=dec /testbench_2/STANDBY;
RADIX_13=dec /testbench_2/CAL;
RADIX_14=dec /testbench_2/END_OF_CYCLE;
