VERILOG_SOURCES += $(SPINALROOT)/RiscvTesterCached.v
TOPLEVEL=RiscvTesterCached
MODULE=RiscvTesterCached

include ../../common/Makefile.sim