#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  8 01:18:24 2020
# Process ID: 7280
# Current directory: C:/mips/shit_frontend/SHIT-Frontend
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11792 C:\mips\shit_frontend\SHIT-Frontend\proj0.xpr
# Log file: C:/mips/shit_frontend/SHIT-Frontend/vivado.log
# Journal file: C:/mips/shit_frontend/SHIT-Frontend\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/mips/shit_frontend/SHIT-Frontend/proj0.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITestbench.v w ]
add_files -fileset sim_1 C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITestbench.v
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name axi_test_blk_mem -dir c:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {axi_test_blk_mem} CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2048} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips axi_test_blk_mem]
generate_target {instantiation_template} [get_files c:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/ip/axi_test_blk_mem/axi_test_blk_mem.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/ip/axi_test_blk_mem/axi_test_blk_mem.xci]
catch { config_ip_cache -export [get_ips -all axi_test_blk_mem] }
export_ip_user_files -of_objects [get_files c:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/ip/axi_test_blk_mem/axi_test_blk_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/ip/axi_test_blk_mem/axi_test_blk_mem.xci]
launch_runs -jobs 16 axi_test_blk_mem_synth_1
export_simulation -of_objects [get_files c:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/ip/axi_test_blk_mem/axi_test_blk_mem.xci] -directory C:/mips/shit_frontend/SHIT-Frontend/proj0.ip_user_files/sim_scripts -ip_user_files_dir C:/mips/shit_frontend/SHIT-Frontend/proj0.ip_user_files -ipstatic_source_dir C:/mips/shit_frontend/SHIT-Frontend/proj0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/mips/shit_frontend/SHIT-Frontend/proj0.cache/compile_simlib/modelsim} {questa=C:/mips/shit_frontend/SHIT-Frontend/proj0.cache/compile_simlib/questa} {riviera=C:/mips/shit_frontend/SHIT-Frontend/proj0.cache/compile_simlib/riviera} {activehdl=C:/mips/shit_frontend/SHIT-Frontend/proj0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/new/AXIWarp.sv w ]
add_files C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sources_1/new/AXIWarp.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITestbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITestbench.v
file delete -force C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITestbench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITest.sv w ]
add_files -fileset sim_1 C:/mips/shit_frontend/SHIT-Frontend/proj0.srcs/sim_1/new/AXITest.sv
update_compile_order -fileset sim_1
