#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec 20 21:31:54 2020
# Process ID: 11768
# Current directory: C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/cordic/xsim_script.tcl}
# Log file: C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog/xsim.log
# Journal file: C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/cordic/xsim_script.tcl
# xsim {cordic} -autoloadwcfg -tclbatch {cordic.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source cordic.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set c_group [add_wave_group c(wire) -into $coutputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/c_V_ap_vld -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/c_V -into $c_group -radix hex
## set s_group [add_wave_group s(wire) -into $coutputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_V_ap_vld -into $s_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_V -into $s_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set theta_group [add_wave_group theta(wire) -into $cinputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/theta_V -into $theta_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_start -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_done -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_idle -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cordic_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_theta_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_s_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_c_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_c_group [add_wave_group c(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordic_top/c_V_ap_vld -into $tb_c_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/c_V -into $tb_c_group -radix hex
## set tb_s_group [add_wave_group s(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordic_top/s_V_ap_vld -into $tb_s_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/s_V -into $tb_s_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_theta_group [add_wave_group theta(wire) -into $tbcinputgroup]
## add_wave /apatb_cordic_top/theta_V -into $tb_theta_group -radix hex
## save_wave_config cordic.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 89 [0.00%] @ "125000"
// RTL Simulation : 1 / 89 [100.00%] @ "795000"
// RTL Simulation : 2 / 89 [100.00%] @ "1455000"
// RTL Simulation : 3 / 89 [100.00%] @ "2115000"
// RTL Simulation : 4 / 89 [100.00%] @ "2775000"
// RTL Simulation : 5 / 89 [100.00%] @ "3435000"
// RTL Simulation : 6 / 89 [100.00%] @ "4095000"
// RTL Simulation : 7 / 89 [100.00%] @ "4755000"
// RTL Simulation : 8 / 89 [100.00%] @ "5415000"
// RTL Simulation : 9 / 89 [100.00%] @ "6075000"
// RTL Simulation : 10 / 89 [100.00%] @ "6735000"
// RTL Simulation : 11 / 89 [100.00%] @ "7395000"
// RTL Simulation : 12 / 89 [100.00%] @ "8055000"
// RTL Simulation : 13 / 89 [100.00%] @ "8715000"
// RTL Simulation : 14 / 89 [100.00%] @ "9375000"
// RTL Simulation : 15 / 89 [100.00%] @ "10035000"
// RTL Simulation : 16 / 89 [100.00%] @ "10695000"
// RTL Simulation : 17 / 89 [100.00%] @ "11355000"
// RTL Simulation : 18 / 89 [100.00%] @ "12015000"
// RTL Simulation : 19 / 89 [100.00%] @ "12675000"
// RTL Simulation : 20 / 89 [100.00%] @ "13335000"
// RTL Simulation : 21 / 89 [100.00%] @ "13995000"
// RTL Simulation : 22 / 89 [100.00%] @ "14655000"
// RTL Simulation : 23 / 89 [100.00%] @ "15315000"
// RTL Simulation : 24 / 89 [100.00%] @ "15975000"
// RTL Simulation : 25 / 89 [100.00%] @ "16635000"
// RTL Simulation : 26 / 89 [100.00%] @ "17295000"
// RTL Simulation : 27 / 89 [100.00%] @ "17955000"
// RTL Simulation : 28 / 89 [100.00%] @ "18615000"
// RTL Simulation : 29 / 89 [100.00%] @ "19275000"
// RTL Simulation : 30 / 89 [100.00%] @ "19935000"
// RTL Simulation : 31 / 89 [100.00%] @ "20595000"
// RTL Simulation : 32 / 89 [100.00%] @ "21255000"
// RTL Simulation : 33 / 89 [100.00%] @ "21915000"
// RTL Simulation : 34 / 89 [100.00%] @ "22575000"
// RTL Simulation : 35 / 89 [100.00%] @ "23235000"
// RTL Simulation : 36 / 89 [100.00%] @ "23895000"
// RTL Simulation : 37 / 89 [100.00%] @ "24555000"
// RTL Simulation : 38 / 89 [100.00%] @ "25215000"
// RTL Simulation : 39 / 89 [100.00%] @ "25875000"
// RTL Simulation : 40 / 89 [100.00%] @ "26535000"
// RTL Simulation : 41 / 89 [100.00%] @ "27195000"
// RTL Simulation : 42 / 89 [100.00%] @ "27855000"
// RTL Simulation : 43 / 89 [100.00%] @ "28515000"
// RTL Simulation : 44 / 89 [100.00%] @ "29175000"
// RTL Simulation : 45 / 89 [100.00%] @ "29835000"
// RTL Simulation : 46 / 89 [100.00%] @ "30495000"
// RTL Simulation : 47 / 89 [100.00%] @ "31155000"
// RTL Simulation : 48 / 89 [100.00%] @ "31815000"
// RTL Simulation : 49 / 89 [100.00%] @ "32475000"
// RTL Simulation : 50 / 89 [100.00%] @ "33135000"
// RTL Simulation : 51 / 89 [100.00%] @ "33795000"
// RTL Simulation : 52 / 89 [100.00%] @ "34455000"
// RTL Simulation : 53 / 89 [100.00%] @ "35115000"
// RTL Simulation : 54 / 89 [100.00%] @ "35775000"
// RTL Simulation : 55 / 89 [100.00%] @ "36435000"
// RTL Simulation : 56 / 89 [100.00%] @ "37095000"
// RTL Simulation : 57 / 89 [100.00%] @ "37755000"
// RTL Simulation : 58 / 89 [100.00%] @ "38415000"
// RTL Simulation : 59 / 89 [100.00%] @ "39075000"
// RTL Simulation : 60 / 89 [100.00%] @ "39735000"
// RTL Simulation : 61 / 89 [100.00%] @ "40395000"
// RTL Simulation : 62 / 89 [100.00%] @ "41055000"
// RTL Simulation : 63 / 89 [100.00%] @ "41715000"
// RTL Simulation : 64 / 89 [100.00%] @ "42375000"
// RTL Simulation : 65 / 89 [100.00%] @ "43035000"
// RTL Simulation : 66 / 89 [100.00%] @ "43695000"
// RTL Simulation : 67 / 89 [100.00%] @ "44355000"
// RTL Simulation : 68 / 89 [100.00%] @ "45015000"
// RTL Simulation : 69 / 89 [100.00%] @ "45675000"
// RTL Simulation : 70 / 89 [100.00%] @ "46335000"
// RTL Simulation : 71 / 89 [100.00%] @ "46995000"
// RTL Simulation : 72 / 89 [100.00%] @ "47655000"
// RTL Simulation : 73 / 89 [100.00%] @ "48315000"
// RTL Simulation : 74 / 89 [100.00%] @ "48975000"
// RTL Simulation : 75 / 89 [100.00%] @ "49635000"
// RTL Simulation : 76 / 89 [100.00%] @ "50295000"
// RTL Simulation : 77 / 89 [100.00%] @ "50955000"
// RTL Simulation : 78 / 89 [100.00%] @ "51615000"
// RTL Simulation : 79 / 89 [100.00%] @ "52275000"
// RTL Simulation : 80 / 89 [100.00%] @ "52935000"
// RTL Simulation : 81 / 89 [100.00%] @ "53595000"
// RTL Simulation : 82 / 89 [100.00%] @ "54255000"
// RTL Simulation : 83 / 89 [100.00%] @ "54915000"
// RTL Simulation : 84 / 89 [100.00%] @ "55575000"
// RTL Simulation : 85 / 89 [100.00%] @ "56235000"
// RTL Simulation : 86 / 89 [100.00%] @ "56895000"
// RTL Simulation : 87 / 89 [100.00%] @ "57555000"
// RTL Simulation : 88 / 89 [100.00%] @ "58215000"
// RTL Simulation : 89 / 89 [100.00%] @ "58875000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 58915 ns : File "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog/cordic.autotb.v" Line 342
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 20 21:32:07 2020...
