vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte03/CounterDown4.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte03/CounterDown4Sim.vwf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte03/CounterUpDown4.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte03/CounterUpDown4Sim.vwf
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula04/parte03/db/Counter_Demo.cbx.xml
design_name = counterupdown4
instance = comp, \count[0]~output\, count[0]~output, counterupdown4, 1
instance = comp, \count[1]~output\, count[1]~output, counterupdown4, 1
instance = comp, \count[2]~output\, count[2]~output, counterupdown4, 1
instance = comp, \count[3]~output\, count[3]~output, counterupdown4, 1
instance = comp, \clock~input\, clock~input, counterupdown4, 1
instance = comp, \reset~input\, reset~input, counterupdown4, 1
instance = comp, \snum~3\, snum~3, counterupdown4, 1
instance = comp, \snum[0]\, snum[0], counterupdown4, 1
instance = comp, \updow~input\, updow~input, counterupdown4, 1
instance = comp, \snum[1]~5\, snum[1]~5, counterupdown4, 1
instance = comp, \snum[1]~6\, snum[1]~6, counterupdown4, 1
instance = comp, \snum[1]\, snum[1], counterupdown4, 1
instance = comp, \snum[2]~8\, snum[2]~8, counterupdown4, 1
instance = comp, \snum[2]\, snum[2], counterupdown4, 1
instance = comp, \snum[3]~10\, snum[3]~10, counterupdown4, 1
instance = comp, \snum[3]\, snum[3], counterupdown4, 1
