ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 20, 2019 at 17:05:37 CST
ncverilog
	+access+rwc
	clk_tb.v
Recompiling... reason: file './clk_test.v' is newer than expected.
	expected: Fri Dec 20 17:04:02 2019
	actual:   Fri Dec 20 17:06:55 2019
file: clk_tb.v
	module worklib.clk_test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.clk_test:v <0x41938a20>
			streams:   1, words:   454
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               4       4
		Scalar wires:            2       -
		Vectored wires:          2       -
		Always blocks:           2       2
		Initial blocks:          3       3
		Cont. assignments:       0       1
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_clk_test:v
Loading snapshot worklib.tb_clk_test:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
                   0  |  in=    x  |  out=    x
                   1  |  in=    0  |  out=    x
                  65  |  in=    0  |  out=    3
                  91  |  in=    1  |  out=    3
                 121  |  in=   12  |  out=    3
                 125  |  in=   12  |  out=    5
                 151  |  in=    3  |  out=    5
                 155  |  in=    3  |  out=    3
Simulation complete via $finish(1) at time 181 NS + 0
./clk_tb.v:37     #(CLK_PERIOD*3) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 20, 2019 at 17:05:38 CST  (total: 00:00:01)
