Ádám Mann, Z. and Arató, P. 2004. Partitioning algorithms for hardware/software co-design. Ph.D. Dissertation, Budapest University of Technology and Economics, Department of Control Engineering and Information Technology.
Péter Arató , Zoltán Ádám Mann , András Orbán, Algorithmic aspects of hardware/software partitioning, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.136-156, January 2005[doi>10.1145/1044111.1044119]
Arató, P., Juhasz, S., Mann, Z., Orbán, A., and Papp, D. 2003. Hardware-Software partitioning in embedded system design. In Proceedings of the IEEE International Symposium on Intelligent Signal Processing. 197--202.
Sudarshan Banerjee , Nikil Dutt, Efficient search space exploration for HW-SW partitioning, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016752]
Nguyen Ngoc Bình , Masaharu Imai , Akichika Shiomi , Nobuyuki Hikichi, A hardware/software partitioning algorithm for designing pipelined ASIPs with least gate counts, Proceedings of the 33rd annual Design Automation Conference, p.527-532, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240618]
Karam S. Chatha , Ranga Vemuri, MAGELLAN: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs, Proceedings of the ninth international symposium on Hardware/software codesign, p.42-47, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371671]
Robert P. Dick , Niraj K. Jha, MOGAC: a multiobjective genetic algorithm for the co-synthesis  of hardware-software embedded systems, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.522-529, November 09-13, 1997, San Jose, California, USA
Edwards, S., Lavagno, L., Lee, E. A., and Sangiovanni-Vincentelli, A. 2002. Design of embedded systems: Formal models, validation, and synthesis. Proc. IEEE 85, 3, 86--107.
P. Eles , K. Kuchcinski , Z. Peng , A. Doboli, Hardware/software partitioning of VHDL system specifications, Proceedings of the conference on European design automation, p.434-439, September 1996, Geneva, Switzerland
Andrew V. Goldberg , Robert E. Tarjan, A new approach to the maximum-flow problem, Journal of the ACM (JACM), v.35 n.4, p.921-940, Oct. 1988[doi>10.1145/48014.61051]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Jörg Henkel , Rolf Ernst, An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.2, p.273-290, April 2001[doi>10.1109/92.924041]
D. J. -H. Huang , A. B. Kahng, When clusters meet partitions: new density-based methods for circuit decomposition, Proceedings of the 1995 European conference on Design and Test, p.60, March 06-09, 1995
A. Kalavade , P. A. Subrahmanyam, Hardware/software partitioning for multifunction systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.9, p.819-837, November 2006[doi>10.1109/43.720318]
Marisa López-Vallejo , Juan Carlos López, On the hardware-software partitioning problem: System modeling and partitioning techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.269-297, July 2003[doi>10.1145/785411.785412]
Mei, B., Schaumont, P., and Vernalde, S. 2000. A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems. In Proceedings of the 11th ProRISC Workshop on Circuits, Systems and Signal Processing.
Shengchao, Q. and Jifeng, H. 2000. An algebraic approach to hardware/software partitioning. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 1, 273--276.
V. Srinivasan , S. Radhakrishnan , R. Vemuri, Hardware/software partitioning with integrated hardware design space exploration, Proceedings of the conference on Design, automation and test in Europe, p.28-35, February 23-26, 1998, Le Palais des Congrés de Paris, France
H. S. Stone, Multiprocessor Scheduling with the Aid of Network Flow Algorithms, IEEE Transactions on Software Engineering, v.3 n.1, p.85-93, January 1977[doi>10.1109/TSE.1977.233840]
Tahaee, S. A. and Jahangir, A. H. 2007. Reducing the complexity of partitioning problem in high level synthesis. In Proceedings of the 5th IEEE East-West Design and Test Symposium. 556--562.
S. A. Tahaee , A. H. Jahangir , H. Habibi-Masouleh, Improving the Performance of Heuristic Searches with Judicious Initial Point Selection, Proceedings of the 2008 Fifth IEEE International Symposium on Embedded Computing, p.14-19, October 06-08, 2008[doi>10.1109/SEC.2008.65]
Frank Vahid, Modifying Min-Cut for Hardware and Software Functional Partitioning, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.43, March 24-26, 1997
Frank Vahid, Partitioning sequential programs for CAD using a three-step approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.413-429, July 2002[doi>10.1145/567270.567273]
Frank Vahid , Daniel D. Gajski, Clustering for improved system-level functional partitioning, Proceedings of the 8th international symposium on System synthesis, p.28-35, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224492]
Keith S. Vallerio , Niraj K. Jha, Task Graph Extraction for Embedded System Synthesis, Proceedings of the 16th International Conference on VLSI Design, p.480, January 04-08, 2003
Wiangtong, T., Cheung, P. Y. K., and Luk, W. 2002. Comparing three heuristic search methods for functional partitioning in hardwaresoftware codesign. Des. Autom. Embed. Syst. 6, 4, 425--449.
