=> 0x7972f380:	ldr	r2, [r12, #-0]
   0x7972f37c:	add	r12, r12, r0
   0x7972f378:	movt	r12, #0
   0x7972f374:	movw	r12, #24
   0x7972f370:	str	r1, [r12]
   0x7972f36c:	add	r12, r12, sp
   0x7972f368:	movt	r12, #0
   0x7972f364:	movw	r12, #20
   0x7972f360:	str	r0, [r12]
   0x7972f35c:	add	r12, r12, sp
   0x7972f358:	movt	r12, #0
   0x7972f354:	movw	r12, #12
   0x7972f350:	str	r0, [r12], #-0
   0x7972f34c:	add	r12, r12, sp
   0x7972f348:	movt	r12, #65535	; 0xffff
   0x7972f344:	movw	r12, #57412	; 0xe044
   0x7972f340:	movt	r12, #8192	; 0x2000
   0x7972f33c:	movw	r12, #22
   0x7972f338:	str	lr, [r12, #-0]
   0x7972f334:	add	r12, r12, sp
   0x7972f330:	movt	r12, #0
   0x7972f32c:	movw	r12, #64	; 0x40
   0x7972f328:	sub	sp, sp, r12
   0x7972f324:	movt	r12, #0
   0x7972f320:	movw	r12, #68	; 0x44
   0x7972f31c:	blx	r12
   0x7972f318:	add	r12, pc, r12
   0x7972f314:	movt	r12, #65535	; 0xffff
   0x7972f310:	movw	r12, #65396	; 0xff74
   0x7972f30c:	andeq	r0, r0, r4, lsl #19
   0x7972f308:	strhteq	sp, [r8], -r12
   0x7972f304:	strvc	r3, [r1, -r12, ror #28]!
   0x7972f300:			; <UNDEFINED> instruction: 0x76ff03f0
   0x7972f2fc:	stmiavc	r2, {r2, r3, r5, r7, r8, r11, sp, lr}^
   0x7972f2f8:	ldmdavc	r10!, {r4, r7, r8, sp}
   0x7972f2f4:			; <UNDEFINED> instruction: 0x776c2df8
   0x7972f2f0:			; <UNDEFINED> instruction: 0x76eb157c
   0x7972f2ec:	ldrvc	r1, [r0, -r8, lsl #28]
   0x7972f2e8:	andeq	r0, r0, r6
   0x7972f2e4:			; <UNDEFINED> instruction: 0x0011ccfc
   0x7972f2e0:			; <UNDEFINED> instruction: 0x77aa95f8
   0x7972f2dc:	add	sp, sp, r12
   0x7972f2d8:	movt	r12, #0
   0x7972f2d4:	movw	r12, #8
   0x7972f2d0:	ldmfd	sp!, {r11}
   0x7972f2cc:	mov	sp, r11
   0x7972f2c8:	mov	pc, lr
   0x7972f2c4:	ldr	r0, [r12], -r12
   0x7972f2c0:	add	r12, r12, sp
   0x7972f2bc:	movt	r12, #0
   0x7972f2b8:	movw	r12, #16
   0x7972f2b4:	ldr	r1, [r12], -r12
   0x7972f2b0:	add	r12, r12, sp
   0x7972f2ac:	movt	r12, #0
   0x7972f2a8:	movw	r12, #12
   0x7972f2a4:	add	sp, sp, r12
   0x7972f2a0:	movt	r12, #0
   0x7972f29c:	movw	r12, #4
   0x7972f298:	mov	r11, sp
   0x7972f294:	stmfd	sp!, {r11}
   0x7972f290:	mov	lr, r12
   0x7972f28c:	mov	r12, sp
   0x7972f288:	andeq	r0, r0, r4, asr r0
   0x7972f284:	eorseq	r2, r0, r12, asr #12
   0x7972f280:	strvc	r3, [r1, -r12, ror #28]!
   0x7972f27c:	nop	{0}
   0x7972f278:	nop	{0}
   0x7972f274:	nop	{0}
   0x7972f270:	nop	{0}
   0x7972f26c:	nop	{0}
   0x7972f268:	nop	{0}
   0x7972f264:	nop	{0}
   0x7972f260:	nop	{0}
   0x7972f25c:	mov	pc, lr
   0x7972f258:	add	sp, sp, r12
   0x7972f254:	movt	r12, #0
   0x7972f250:	movw	r12, #32
   0x7972f24c:	ldr	lr, [r12, #-0]
   0x7972f248:	add	r12, r12, sp
   0x7972f244:	movt	r12, #0
   0x7972f240:	movw	r12, #28
   0x7972f23c:	nop	{0}
   0x7972f238:	nop	{0}
   0x7972f234:	nop	{0}
   0x7972f230:	nop	{0}
   0x7972f22c:	nop	{0}
   0x7972f228:	blx	r12
   0x7972f224:	add	r12, pc, r12
   0x7972f220:	movt	r12, #0
   0x7972f21c:	movw	r12, #27032	; 0x6998
   0x7972f218:	nop	{0}
   0x7972f214:	nop	{0}
   0x7972f210:	nop	{0}
   0x7972f20c:	str	r7, [r12]
   0x7972f208:	add	r12, r12, sp
   0x7972f204:	movt	r12, #0
   0x7972f200:	movw	r12, #8
   0x7972f1fc:	str	r6, [r12]
   0x7972f1f8:	add	r12, r12, sp
   0x7972f1f4:	movt	r12, #0
   0x7972f1f0:	movw	r12, #12
   0x7972f1ec:	str	r4, [r12]
   0x7972f1e8:	add	r12, r12, sp
   0x7972f1e4:	movt	r12, #0
   0x7972f1e0:	movw	r12, #16
   0x7972f1dc:	str	r5, [r12]
   0x7972f1d8:	add	r12, r12, sp
   0x7972f1d4:	movt	r12, #0
   0x7972f1d0:	movw	r12, #4
   0x7972f1cc:	mov	r2, r7
   0x7972f1c8:	mov	r1, r6
   0x7972f1c4:	mov	r7, r1
   0x7972f1c0:	mov	r0, r4
   0x7972f1bc:	mov	r6, r0
   0x7972f1b8:	ldr	r5, [r12, #-0]
   0x7972f1b4:	add	r12, r12, r1
   0x7972f1b0:	movt	r12, #0
   0x7972f1ac:	movw	r12, #140	; 0x8c
   0x7972f1a8:	ldr	r3, [r12, #-0]
   0x7972f1a4:	add	r12, r12, r1
   0x7972f1a0:	movt	r12, #0
   0x7972f19c:	movw	r12, #144	; 0x90
   0x7972f198:	dmb	sy
   0x7972f194:	strd	r6, [r12, #-0]
   0x7972f190:	add	r12, r12, r2
   0x7972f18c:	movt	r12, #0
   0x7972f188:	movw	r12, #8
   0x7972f184:	adc	r7, r7, r9
   0x7972f180:	adds	r6, r6, r8
   0x7972f17c:	movt	r9, #0
   0x7972f178:	movw	r9, #0
   0x7972f174:	movt	r8, #0
   0x7972f170:	movw	r8, #1
   0x7972f16c:	ldrd	r6, [r12]
   0x7972f168:	add	r12, r12, r2
   0x7972f164:	movt	r12, #0
   0x7972f160:	movw	r12, #8
   0x7972f15c:	ldr	r2, [r12]
   0x7972f158:	add	r12, r12, pc
   0x7972f154:	movt	r12, #65535	; 0xffff
   0x7972f150:	movw	r12, #65420	; 0xff8c
   0x7972f14c:	ldr	r4, [r12]
   0x7972f148:	add	r12, r12, pc
   0x7972f144:	movt	r12, #65535	; 0xffff
   0x7972f140:	movw	r12, #65432	; 0xff98
   0x7972f13c:	str	r0, [r12], #-0
   0x7972f138:	add	r12, r12, sp
   0x7972f134:	movt	r12, #65535	; 0xffff
   0x7972f130:	movw	r12, #57376	; 0xe020
   0x7972f12c:	movt	r12, #8192	; 0x2000
   0x7972f128:	movw	r12, #21
   0x7972f124:	str	lr, [r12, #-0]
   0x7972f120:	add	r12, r12, sp
   0x7972f11c:	movt	r12, #0
   0x7972f118:	movw	r12, #28
   0x7972f114:	sub	sp, sp, r12
   0x7972f110:	movt	r12, #0
   0x7972f10c:	movw	r12, #32
   0x7972f108:	blx	r12
   0x7972f104:	add	r12, pc, r12
   0x7972f100:	movt	r12, #65535	; 0xffff
   0x7972f0fc:	movw	r12, #65412	; 0xff84
   0x7972f0f8:	andeq	r0, r0, r4, lsl #3
   0x7972f0f4:	eoreq	r8, sp, r4, asr #26
   0x7972f0f0:	strvc	r3, [r1, -r12, ror #28]!
   0x7972f0ec:	ldmvc	r11, {r2, r3, r5, r7, r11, r12, sp, pc}^
   0x7972f0e8:			; <UNDEFINED> instruction: 0x77c110b4
   0x7972f0e4:	andeq	r0, r0, r2
   0x7972f0e0:	eoreq	r11, r10, r8, lsr sp
   0x7972f0dc:			; <UNDEFINED> instruction: 0x77aa95f8
   0x7972f0d8:	add	sp, sp, r12
   0x7972f0d4:	movt	r12, #0
   0x7972f0d0:	movw	r12, #8
   0x7972f0cc:	ldmfd	sp!, {r11}
   0x7972f0c8:	mov	sp, r11
   0x7972f0c4:	mov	pc, lr
   0x7972f0c0:	ldr	r0, [r12], -r12
   0x7972f0bc:	add	r12, r12, sp
   0x7972f0b8:	movt	r12, #0
   0x7972f0b4:	movw	r12, #16
   0x7972f0b0:	ldr	r1, [r12], -r12
   0x7972f0ac:	add	r12, r12, sp
   0x7972f0a8:	movt	r12, #0
   0x7972f0a4:	movw	r12, #12
   0x7972f0a0:	add	sp, sp, r12
   0x7972f09c:	movt	r12, #0
   0x7972f098:	movw	r12, #4
   0x7972f094:	mov	r11, sp
   0x7972f090:	stmfd	sp!, {r11}
   0x7972f08c:	mov	lr, r12
   0x7972f088:	mov	r12, sp
   0x7972f084:	andeq	r0, r0, r4, asr r0
   0x7972f080:	eoreq	sp, r9, r8, asr #32
   0x7972f07c:	strvc	r3, [r1, -r12, ror #28]!
   0x7972f078:	nop	{0}
   0x7972f074:	nop	{0}
   0x7972f070:	nop	{0}
   0x7972f06c:	nop	{0}
   0x7972f068:	nop	{0}
   0x7972f064:	nop	{0}
   0x7972f060:	nop	{0}
   0x7972f05c:	nop	{0}
   0x7972f058:	mov	pc, lr
   0x7972f054:	add	sp, sp, r12
   0x7972f050:	movt	r12, #0
   0x7972f04c:	movw	r12, #16
   0x7972f048:	ldr	lr, [r12, #-0]
   0x7972f044:	add	r12, r12, sp
   0x7972f040:	movt	r12, #0
   0x7972f03c:	movw	r12, #12
   0x7972f038:	nop	{0}
   0x7972f034:	nop	{0}
   0x7972f030:	nop	{0}
   0x7972f02c:	nop	{0}
   0x7972f028:	nop	{0}
   0x7972f024:	blx	r12
   0x7972f020:	add	r12, pc, r12
   0x7972f01c:	movt	r12, #0
   0x7972f018:	movw	r12, #28348	; 0x6ebc
   0x7972f014:	nop	{0}
   0x7972f010:	nop	{0}
   0x7972f00c:	nop	{0}
   0x7972f008:	str	r1, [r12]
   0x7972f004:	add	r12, r12, sp
   0x7972f000:	movt	r12, #0
   0x7972effc:	movw	r12, #4
   0x7972eff8:	mov	r0, r1
   0x7972eff4:	mov	r1, r0
   0x7972eff0:	str	r0, [r12], #-0
   0x7972efec:	add	r12, r12, sp
   0x7972efe8:	movt	r12, #65535	; 0xffff
   0x7972efe4:	movw	r12, #57360	; 0xe010
   0x7972efe0:	movt	r12, #8192	; 0x2000
   0x7972efdc:	movw	r12, #20
   0x7972efd8:	str	lr, [r12, #-0]
   0x7972efd4:	add	r12, r12, sp
   0x7972efd0:	movt	r12, #0
   0x7972efcc:	movw	r12, #12
   0x7972efc8:	sub	sp, sp, r12
   0x7972efc4:	movt	r12, #0
   0x7972efc0:	movw	r12, #16
   0x7972efbc:	blx	r12
   0x7972efb8:	add	r12, pc, r12
   0x7972efb4:	movt	r12, #65535	; 0xffff
   0x7972efb0:	movw	r12, #65448	; 0xffa8
   0x7972efac:	andeq	r0, r0, r12, asr #1
   0x7972efa8:	strdeq	lr, [pc], -r12
   0x7972efa4:	strvc	r3, [r1, -r12, ror #28]!
   0x7972efa0:	add	sp, sp, r12
   0x7972ef9c:	movt	r12, #0
   0x7972ef98:	movw	r12, #8
   0x7972ef94:	ldmfd	sp!, {r11}
   0x7972ef90:	mov	sp, r11
   0x7972ef8c:	mov	pc, lr
   0x7972ef88:	ldr	r0, [r12], -r12
   0x7972ef84:	add	r12, r12, sp
   0x7972ef80:	movt	r12, #0
   0x7972ef7c:	movw	r12, #12
   0x7972ef78:	add	sp, sp, r12
   0x7972ef74:	movt	r12, #0
   0x7972ef70:	movw	r12, #4
   0x7972ef6c:	mov	r11, sp
   0x7972ef68:	stmfd	sp!, {r11}
   0x7972ef64:	mov	lr, r12
   0x7972ef60:	mov	r12, sp
   0x7972ef5c:	andeq	r0, r0, r4, asr #32
   0x7972ef58:	eorseq	r7, r5, r0, asr #4
   0x7972ef54:	strvc	r3, [r1, -r12, ror #28]!
   0x7972ef50:	nop	{0}
   0x7972ef4c:	nop	{0}
   0x7972ef48:	nop	{0}
   0x7972ef44:	nop	{0}
   0x7972ef40:	nop	{0}
   0x7972ef3c:	nop	{0}
   0x7972ef38:	nop	{0}
   0x7972ef34:	nop	{0}
   0x7972ef30:	nop	{0}
   0x7972ef2c:	mov	pc, r12
   0x7972ef28:	add	r12, pc, r12
   0x7972ef24:	movt	r12, #65535	; 0xffff
   0x7972ef20:	movw	r12, #65196	; 0xfeac
   0x7972ef1c:	ldr	r3, [r12, #-0]
   0x7972ef18:	add	r12, r12, sp
   0x7972ef14:	movt	r12, #0
   0x7972ef10:	movw	r12, #4
   0x7972ef0c:	nop	{0}
   0x7972ef08:	nop	{0}
   0x7972ef04:	nop	{0}
   0x7972ef00:	nop	{0}
   0x7972eefc:	nop	{0}
   0x7972eef8:	blx	r12
   0x7972eef4:	add	r12, pc, r12
   0x7972eef0:	movt	r12, #65533	; 0xfffd
   0x7972eeec:	movw	r12, #23248	; 0x5ad0
   0x7972eee8:	str	r4, [r12]
   0x7972eee4:	add	r12, r12, sp
   0x7972eee0:	movt	r12, #0
   0x7972eedc:	movw	r12, #8
   0x7972eed8:	str	r8, [r12]
   0x7972eed4:	movt	r8, #0
   0x7972eed0:	movw	r8, #28
   0x7972eecc:	add	r12, r12, sp
   0x7972eec8:	movt	r12, #0
   0x7972eec4:	movw	r12, #4
   0x7972eec0:	nop	{0}
   0x7972eebc:	nop	{0}
   0x7972eeb8:	nop	{0}
   0x7972eeb4:	nop	{0}
   0x7972eeb0:	nop	{0}
   0x7972eeac:	blx	r12
   0x7972eea8:	add	r12, pc, r12
   0x7972eea4:	movt	r12, #0
   0x7972eea0:	movw	r12, #24168	; 0x5e68
   0x7972ee9c:	ldr	r2, [r12, #-0]
   0x7972ee98:	add	r12, r12, sp
   0x7972ee94:	movt	r12, #0
   0x7972ee90:	movw	r12, #44	; 0x2c
   0x7972ee8c:	ldr	r0, [r12, #-0]
   0x7972ee88:	add	r12, r12, sp
   0x7972ee84:	movt	r12, #0
   0x7972ee80:	movw	r12, #44	; 0x2c
   0x7972ee7c:	nop	{0}
   0x7972ee78:	nop	{0}
   0x7972ee74:	nop	{0}
   0x7972ee70:	nop	{0}
   0x7972ee6c:	nop	{0}
   0x7972ee68:	blx	r12
   0x7972ee64:	add	r12, pc, r12
   0x7972ee60:	movt	r12, #50	; 0x32
   0x7972ee5c:	movw	r12, #51364	; 0xc8a4
   0x7972ee58:	nop	{0}
   0x7972ee54:	nop	{0}
   0x7972ee50:	nop	{0}
   0x7972ee4c:	ldr	r0, [r12, #-0]
   0x7972ee48:	add	r12, r12, sp
   0x7972ee44:	movt	r12, #0
   0x7972ee40:	movw	r12, #44	; 0x2c
   0x7972ee3c:	mov	r1, r0
   0x7972ee38:	nop	{0}
   0x7972ee34:	nop	{0}
   0x7972ee30:	nop	{0}
   0x7972ee2c:	nop	{0}
   0x7972ee28:	nop	{0}
   0x7972ee24:	blx	r12
   0x7972ee20:	add	r12, pc, r12
   0x7972ee1c:	movt	r12, #50	; 0x32
   0x7972ee18:	movw	r12, #49944	; 0xc318
   0x7972ee14:	nop	{0}
   0x7972ee10:	nop	{0}
   0x7972ee0c:	nop	{0}
   0x7972ee08:	str	r2, [r12]
   0x7972ee04:	add	r12, r12, sp
   0x7972ee00:	movt	r12, #0
   0x7972edfc:	movw	r12, #44	; 0x2c
   0x7972edf8:	mov	r0, r1
   0x7972edf4:	mov	r2, r3
   0x7972edf0:	str	r12, [r8], #-0
   0x7972edec:	add	r12, r12, pc
   0x7972ede8:	movt	r12, #65535	; 0xffff
   0x7972ede4:	movw	r12, #64684	; 0xfcac
   0x7972ede0:	mov	r8, r3
   0x7972eddc:	mov	r12, r3
   0x7972edd8:	str	r6, [r12, #-0]
   0x7972edd4:	add	r12, r12, r4
   0x7972edd0:	movt	r12, #0
   0x7972edcc:	movw	r12, #144	; 0x90
   0x7972edc8:	nop	{0}
   0x7972edc4:	nop	{0}
   0x7972edc0:	nop	{0}
   0x7972edbc:	addgt	pc, r12, pc
   0x7972edb8:	nop	{0}
   0x7972edb4:	movt	r12, #0
   0x7972edb0:	movw	r12, #256	; 0x100
   0x7972edac:	cmp	r6, r5
   0x7972eda8:	add	r6, r6, r12
   0x7972eda4:	movt	r12, #0
   0x7972eda0:	movw	r12, #28
   0x7972ed9c:	mov	r6, r3
   0x7972ed98:	ldr	r5, [r12, #-0]
   0x7972ed94:	add	r12, r12, r4
   0x7972ed90:	movt	r12, #0
   0x7972ed8c:	movw	r12, #140	; 0x8c
   0x7972ed88:	ldr	r3, [r12, #-0]
   0x7972ed84:	add	r12, r12, r4
   0x7972ed80:	movt	r12, #0
   0x7972ed7c:	movw	r12, #144	; 0x90
   0x7972ed78:	ldr	r4, [r12, #-0]
   0x7972ed74:	add	r12, r12, r10
   0x7972ed70:	movt	r12, #0
   0x7972ed6c:	movw	r12, #4
   0x7972ed68:	mov	pc, lr
   0x7972ed64:	add	sp, sp, r12
   0x7972ed60:	movt	r12, #0
   0x7972ed5c:	movw	r12, #64	; 0x40
   0x7972ed58:	ldr	lr, [r12, #-0]
   0x7972ed54:	add	r12, r12, sp
   0x7972ed50:	movt	r12, #0
   0x7972ed4c:	movw	r12, #60	; 0x3c
   0x7972ed48:	str	r2, [r12, #-0]
   0x7972ed44:	mov	r12, r0
   0x7972ed40:	str	r1, [r12, #-0]
   0x7972ed3c:	add	r12, r12, r0
   0x7972ed38:	movt	r12, #0
   0x7972ed34:	movw	r12, #8
   0x7972ed30:	ldr	r2, [r12, #-0]
   0x7972ed2c:	add	r12, r12, sp
   0x7972ed28:	movt	r12, #0
   0x7972ed24:	movw	r12, #12
   0x7972ed20:	ldr	r1, [r12, #-0]
   0x7972ed1c:	add	r12, r12, sp
   0x7972ed18:	movt	r12, #0
   0x7972ed14:	movw	r12, #16
   0x7972ed10:	ldr	r4, [r12, #-0]
   0x7972ed0c:	add	r12, r12, sp
   0x7972ed08:	movt	r12, #0
   0x7972ed04:	movw	r12, #24
   0x7972ed00:	ldr	r5, [r12, #-0]
   0x7972ecfc:	add	r12, r12, sp
   0x7972ecf8:	movt	r12, #0
   0x7972ecf4:	movw	r12, #40	; 0x28
   0x7972ecf0:	mov	r0, r7
   0x7972ecec:	str	r2, [r12, #-0]
   0x7972ece8:	add	r12, r12, r6
   0x7972ece4:	movt	r12, #0
   0x7972ece0:	movw	r12, #144	; 0x90
   0x7972ecdc:	str	r5, [r12]
   0x7972ecd8:	add	r12, r12, sp
   0x7972ecd4:	movt	r12, #0
   0x7972ecd0:	movw	r12, #40	; 0x28
   0x7972eccc:	nop	{0}
   0x7972ecc8:	b	0x7972ecf4
   0x7972ecc4:	nop	{0}
   0x7972ecc0:	nop	{0}
   0x7972ecbc:	nop	{0}
   0x7972ecb8:	nop	{0}
   0x7972ecb4:	nop	{0}
   0x7972ecb0:	blx	r12
   0x7972ecac:	add	r12, pc, r12
   0x7972eca8:	movt	r12, #0
   0x7972eca4:	movw	r12, #28432	; 0x6f10
   0x7972eca0:	nop	{0}
   0x7972ec9c:	nop	{0}
   0x7972ec98:	nop	{0}
   0x7972ec94:	str	r6, [r12]
   0x7972ec90:	add	r12, r12, sp
   0x7972ec8c:	movt	r12, #0
   0x7972ec88:	movw	r12, #28
   0x7972ec84:	str	r7, [r12]
   0x7972ec80:	add	r12, r12, sp
   0x7972ec7c:	movt	r12, #0
   0x7972ec78:	movw	r12, #32
   0x7972ec74:	str	r4, [r12]
   0x7972ec70:	add	r12, r12, sp
   0x7972ec6c:	movt	r12, #0
   0x7972ec68:	movw	r12, #36	; 0x24
   0x7972ec64:	str	r5, [r12]
   0x7972ec60:	add	r12, r12, sp
   0x7972ec5c:	movt	r12, #0
   0x7972ec58:	movw	r12, #40	; 0x28
   0x7972ec54:	str	r4, [r12]
   0x7972ec50:	add	r12, r12, sp
   0x7972ec4c:	movt	r12, #0
   0x7972ec48:	movw	r12, #4
   0x7972ec44:	mov	r3, r7
   0x7972ec40:	mov	r4, r3
   0x7972ec3c:	mov	r2, r6
   0x7972ec38:	mov	r1, r5
   0x7972ec34:	mov	r0, r4
   0x7972ec30:	str	r2, [r12]
   0x7972ec2c:	add	r12, r12, sp
   0x7972ec28:	movt	r12, #0
   0x7972ec24:	movw	r12, #20
   0x7972ec20:	addls	pc, r12, pc
   0x7972ec1c:	nop	{0}
   0x7972ec18:	movt	r12, #0
   0x7972ec14:	movw	r12, #168	; 0xa8
   0x7972ec10:	cmp	r2, r3
   0x7972ec0c:	adds	r2, r2, r5
   0x7972ec08:	mov	r2, r7
   0x7972ec04:	ldr	r3, [r12, #-0]
   0x7972ec00:	add	r12, r12, r6
   0x7972ebfc:	movt	r12, #0
   0x7972ebf8:	movw	r12, #140	; 0x8c
   0x7972ebf4:	ldr	r7, [r12, #-0]
   0x7972ebf0:	add	r12, r12, r6
   0x7972ebec:	movt	r12, #0
   0x7972ebe8:	movw	r12, #144	; 0x90
   0x7972ebe4:	ldr	r6, [r12, #-0]
   0x7972ebe0:	add	r12, r12, r2
   0x7972ebdc:	movt	r12, #0
   0x7972ebd8:	movw	r12, #4
   0x7972ebd4:	mov	r2, r10
   0x7972ebd0:	ands	r5, r5, r2
   0x7972ebcc:	eors	r2, r2, r12
   0x7972ebc8:	movt	r12, #65535	; 0xffff
   0x7972ebc4:	movw	r12, #65535	; 0xffff
   0x7972ebc0:	movt	r2, #0
   0x7972ebbc:	movw	r2, #3
   0x7972ebb8:	add	r5, r5, r12
   0x7972ebb4:	movt	r12, #0
   0x7972ebb0:	movw	r12, #3
   0x7972ebac:	add	r5, r5, r12
   0x7972eba8:	movt	r12, #0
   0x7972eba4:	movw	r12, #12
   0x7972eba0:	muls	r5, r5, r1
   0x7972eb9c:	ldr	r5, [r12, #-0]
   0x7972eb98:	add	r12, r12, r3
   0x7972eb94:	movt	r12, #0
   0x7972eb90:	movw	r12, #28
   0x7972eb8c:	ldr	r3, [r12, #-0]
   0x7972eb88:	add	r12, r12, r2
   0x7972eb84:	movt	r12, #0
   0x7972eb80:	movw	r12, #36	; 0x24
Dump of assembler code from 0x7972eb80 to 0x7972f3c0:
==> /scratch/nisbeta/MAXINE/maxine/maxine-tester/junit-tests/gdb_proc.txt <==
