{"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"type","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Type","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing4TypeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"text":", ","kind":"text"},{"text":"mode","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Mode","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing4ModeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode"},{"text":", ","kind":"text"},{"text":"defaultValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression"},{"text":"? = nil, ","kind":"text"},{"text":"comment","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Comment","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7CommentV","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment"},{"text":"? = nil)","kind":"text"}]}],"kind":"declarations"},{"parameters":[{"content":[{"inlineContent":[{"text":"The type of the signal.","type":"text"}],"type":"paragraph"}],"name":"type"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The name of the signal."}]}],"name":"name"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The mode of the signal."}]}],"name":"mode"},{"content":[{"inlineContent":[{"type":"text","text":"The default value of the signal."}],"type":"paragraph"}],"name":"defaultValue"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The comment of the signal."}]}],"name":"comment"}],"kind":"parameters"}],"metadata":{"role":"symbol","symbolKind":"init","roleHeading":"Initializer","title":"init(type:name:mode:defaultValue:comment:)","externalID":"s:11VHDLParsing10PortSignalV4type4name4mode12defaultValue7commentAcA4TypeO_AA12VariableNameVAA4ModeOAA10ExpressionOSgAA7CommentVSgtcfc","modules":[{"name":"VHDLParsing"}],"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing4TypeO","kind":"typeIdentifier","text":"Type"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"mode"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing4ModeO","text":"Mode"},{"kind":"text","text":", "},{"kind":"externalParam","text":"defaultValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":"?, "},{"kind":"externalParam","text":"comment"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7CommentV","text":"Comment"},{"kind":"text","text":"?)"}]},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal"]]},"schemaVersion":{"major":0,"minor":3,"patch":0},"kind":"symbol","abstract":[{"text":"Initialises a new external signal with the given type, name, mode, default value and comment.","type":"text"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/init(type:name:mode:defaultValue:comment:)-9bcce"},"variants":[{"paths":["\/documentation\/vhdlparsing\/portsignal\/init(type:name:mode:defaultvalue:comment:)-9bcce"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"},"doc://VHDLParsing/documentation/VHDLParsing/Type":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Type"}],"title":"Type","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Type"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/type"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal/init(type:name:mode:defaultValue:comment:)-9bcce":{"title":"init(type:name:mode:defaultValue:comment:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing4TypeO","kind":"typeIdentifier","text":"Type"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"mode"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing4ModeO","kind":"typeIdentifier","text":"Mode"},{"kind":"text","text":", "},{"kind":"externalParam","text":"defaultValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"typeIdentifier","text":"Expression"},{"kind":"text","text":"?, "},{"kind":"externalParam","text":"comment"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing7CommentV","kind":"typeIdentifier","text":"Comment"},{"kind":"text","text":"?)"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/init(type:name:mode:defaultValue:comment:)-9bcce","url":"\/documentation\/vhdlparsing\/portsignal\/init(type:name:mode:defaultvalue:comment:)-9bcce","type":"topic","abstract":[{"text":"Initialises a new external signal with the given type, name, mode, default value and comment.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Comment":{"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Comment","kind":"identifier"}],"title":"Comment","kind":"symbol","navigatorTitle":[{"text":"Comment","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","role":"symbol","type":"topic","abstract":[{"text":"A single-lined VHDL comment.","type":"text"}],"url":"\/documentation\/vhdlparsing\/comment"}}}