TMR*:
  CTRL1:
    TMREN:
      _read:
        Disabled: [0, "Timer is disabled"]
        Enabled: [1, "Timer is enabled"]
      _write:
        Disable: [0, "Timer disable"]
        Enable: [1, "Timer enable"]
    OVFEN:
      _read:
        Disabled: [0, "Overflow is disabled"]
        Enabled: [1, "Overflow is enabled"]
      _write:
        Disable: [0, "Overflow disable"]
        Enable: [1, "Overflow enable"]
    OVFS:
      Any: [0, "Counter overflow, setting the OVFSWTR bit or overflow event generated by slave timer controller"]
      Counter: [1, "Only counter overflow generates an overflow event"]
    PRBEN:
      _read:
        Disabled: [0, "Period buffer is disabled"]
        Enabled: [1, "Period buffer is enabled"]
      _write:
        Disable: [0, "Period buffer disable"]
        Enable: [1, "Period buffer enable"]
  IDEN:
    OVFIEN:
      _read:
        Disabled: [0, "Overflow interrupt is disabled"]
        Enabled: [1, "Overflow interrupt is enabled"]
      _write:
        Disable: [0, "Overflow interrupt disable"]
        Enable: [1, "Overflow interrupt enable"]
  ISTS:    
    OVFIF:
      _read:
        NoOverflow: [0, "No overflow event occurs"]
        Overflow: [1, "An overflow event is generated"]
      _W0C:
        Clear: [0, "Overflow interrupt flag clear"]
  SWEVT:
    OVFSWTR:
      _W1S:
        Overflow: [1, "Generate an overflow event"]
  DIV:
    DIV: [0, 0xFFFF]

TMR[1369],TMR??:
  _include:
    - 16bit.yaml

TMR[139],TMR??:
  C*DT:
    C*DT: [0, 0xffff]

TMR[1239],TMR??:
  _include:
    - cdt.yaml
  CTRL1:
    CLKDIV:
      NoDiv: [0, "No division, fDTS=fCK_INT"]
      Div2: [1, "Divided by 2, fDTS=fCK_INT/2"]
      Div4: [2, "Divided by 4, fDTS=fCK_INT/4"]
  IDEN:
    _array:
      C?IEN:
        description: "Channel %s interrupt enable"
    C?IEN:
      _read:
        Disabled: [0, "Channel interrupt is disabled"]
        Enabled: [1, "Channel interrupt is enabled"]
      _write:
        Disable: [0, "Channel interrupt disable"]
        Enable: [1, "Channel interrupt enable"]
  ISTS:    
    _array:
      C?IF:
        description: "Channel %s interrupt flag"
      C?RF:
        description: "Channel %s recapture flag"
    C*IF:
      _read:
        NoEvent: [0, "No compare event occurs"]
        CaptureCompare: [1, "Capture/Compare event is generated"]
      _W0C:
        Clear: [0, "Interrupt flag clear"]
    C*RF:
      _read:
        NoEvent: [0, "No capture is detected"]
        Capture: [1, "Capture is detected"]
      _W0C:
        Clear: [0, "Recapture flag clear"]
  SWEVT:
    _array:
      C?SWTR:
        description: "Channel %s event triggered by software"
    C?SWTR:
      _W1S:
        Event: [1, "Generate a channel event"]
  CM?_OUTPUT:
    _array:
      C?OIEN:
        description: Channel %s output immediately enable
      C?OBEN:
        description: Channel %s output buffer enable
      C?OCTRL:
        description: Channel %s output control
    C?OIEN:
      Compare: [0, "Need to compare the CVAL with CxDT before generating an output"]
      Immediately: [1, "No need to compare the CVAL and CxDT. An output is generated immediately when a trigger event occurs."]
    C?OBEN:
      _read:
        Disabled: [0, "Channel output buffer is disabled"]
        Enabled: [1, "Channel output buffer is enabled"]
      _write:
        Disable: [0, "Channel output buffer disable"]
        Enable: [1, "Channel output buffer enable"]
  CM?_INPUT:
    _array:
      C?IDIV:
        description: Channel %s input divider
      C?DF:
        description: Channel %s digital filter
    C?IDIV:
      Every: [0, "No divider. An input capture is generated at each active edge."]
      Div2: [1, "An input compare is generated every 2 active edges"]
      Div4: [2, "An input compare is generated every 4 active edges"]
      Div8: [3, "An input compare is generated every 8 active edges"]
  CCTRL:
    _array:
      C?EN:
        description: "Channel %s enable"
      C?P:
        description: "Channel %s polarity"
    C?EN:
      _read:
        Disabled: [0, "Channel is disabled"]
        Enabled: [1, "Channel is enabled"]
      _write:
        Disable: [0, "Channel disable"]
        Enable: [1, "Channel enable"]
    C?P:
      High: [0, "Output active high or Input active rising edge"]
      Low: [1, "Output active low or Input active falling edge"]

TMR[1236],TMR1[5-9]:
  IDEN:
    OVFDEN:
      _read:
        Disabled: [0, "Overflow event DMA request is disabled"]
        Enabled: [1, "Overflow event DMA request is enabled"]
      _write:
        Disable: [0, "Overflow event DMA request disable"]
        Enable: [1, "Overflow event DMA request enable"]

TMR[123],TMR1[5789]:
  STCTRL:
    STS:
      _read:
        Disabled: [0, "Subordinate TMR synchronization is disabled"]
        Enabled: [1, "Subordinate TMR synchronization is disabled"]
      _write:
        Disable: [0, "Subordinate TMR synchronization disable"]
        Enable: [1, "Subordinate TMR synchronization enable"]

TMR[1239],TMR1[5789]:
  STCTRL:
    SMSEL:
      Disabled: [0, "Slave mode is disabled"]
      EncoderA: [1, "Encoder mode A"]
      EncoderB: [2, "Encoder mode B"]
      EncoderC: [3, "Encoder mode C"]
      Reset: [4, "Reset mode - Rising edge of the TRGIN input reinitializes the counter"]
      Suspend: [5, "Suspend mode - The counter starts counting when the TRGIN is high"]
      Trigger: [6, "Trigger mode - A trigger event is generated at the rising edge of the TRGIN input"]
      External: [7, "External clock mode A - Rising edge of the TRGIN input clocks the counter"]
    STIS:
      IS0: [0, "Internal selection 0"]
      IS1: [1, "Internal selection 1"]
      IS2: [2, "Internal selection 2"]
      IS3: [3, "Internal selection 3"]
      C1INC: [4, "C1IRAW input detector"]
      C1IF1: [5,  "Filtered input 1"]
      C1IF2: [6,  "Filtered input 2"]
      EXT: [7, "External input"]


TMR[123],TMR1[5-9]:
  _include:
    - channel_dma.yaml
  DMACTRL:
    ADDR: [0, 0x1F]
    DTB: [0, 0x1F]
  DMADT:
    DMADT: [0, 0xFFFF]

TMR[123],TMR1[59]:
  _include:
    - trigger.yaml

TMR[19],TMR??:
  CCTRL:
    _array:
      C?CP:
        description: "Channel %s complementary polarity"
    C?CP:
      _derivedFrom: C1P

TMR?,TMR1[035-9]:
  CTRL1:
    OCMEN:
      Continuous: [0, "The counter does not stop at an update event"]
      OneCycle: [1, "The counter stops at an update event"]

TMR[1236],TMR15:
  CTRL2:
    PTOS:
      Reset: [0, "Reset"]
      Enable: [1, "Enable"]
      Update: [2, "Update"]
      ComparePulse: [3, "Compare pulse"]
      C1ORAW: [4, "C1ORAW signal"]
      C2ORAW: [5, "C2ORAW signal"]
      C3ORAW: [6, "C3ORAW signal"]
      C4ORAW: [7, "C4ORAW signal"]

TMR[123]:
  _include:
    - dir.yaml
  CTRL2:
    C1INSEL:
      CH1: [0, "CH1 pin is connected to C1IRAW input"]
      XOR: [1, "The XOR result of CH1, CH2 and CH3 pins is connected to C1IRAW input"]  
  STCTRL:
    ESF:
      NoFilter: [0, "No filter, sampling is done at f_DTS"]
      N2: [1, "f_sampling = f_DTS, N=2"]
      N4: [2, "f_sampling = f_DTS, N=4"]
      N8: [3, "f_sampling = f_DTS, N=8"]
      div2N6: [4, "f_sampling = f_DTS/2, N=6"]
      div2N8: [5, "f_sampling = f_DTS/2, N=8"]
      div4N6: [6, "f_sampling = f_DTS/4, N=6"]
      div4N8: [7, "f_sampling = f_DTS/4, N=8"]
      div8N6: [8, "f_sampling = f_DTS/8, N=6"]
      div8N8: [9, "f_sampling = f_DTS/8, N=8"]
      div16N5: [10, "f_sampling = f_DTS/16, N=5"]
      div16N6: [11, "f_sampling = f_DTS/16, N=6"]
      div16N8: [12, "f_sampling = f_DTS/16, N=8"]
      div32N5: [13, "f_sampling = f_DTS/32, N=5"]
      div32N6: [14, "f_sampling = f_DTS/32, N=6"]
      div32N8: [15, "f_sampling = f_DTS/32, N=8"]
    ESDIV:
      Normal: [0, "Normal"]
      Div2: [1, "Divided by 2"]
      Div4: [2, "Divided by 4"]
      Div8: [3, "Divided by 8"]
    ECMBEN:
      _read:
        Disabled: [0, "External clock mode B is disabled"]
        Enabled: [1, "External clock mode B is disabled"]
      _write:
        Disable: [0, "External clock mode B disable"]
        Enable: [1, "External clock mode B enable"]
    ESP:
      High: [0, "High or rising edge"]
      Low: [1, "Low or falling edge"]
  CM?_OUTPUT:
    _array:
      C?OSEN:
        description: Channel %s output switch enable
    C?OSEN:
      _read:
        Disabled: [0, "CxORAW is not affected by EXT input"]
        Enabled: [1, "Once a high level is detect on EXT input, clear CxORAW"]
      _write:
        Disable: [0, "CxORAW is not affected by EXT input"]
        Enable: [1, "Once a high level is detect on EXT input, clear CxORAW"]
  CM1*:
    C1C:
      Output: [0, "C1IN channel is configured as output"]
      C1IFP1: [1, "Input, C1IN is mapped on C1IFP1"]
      C2IFP1: [2, "Input, C1IN is mapped on C2IFP1"]
      STIS: [3, "Input, C1IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]
    C2C:
      Output: [0, "C2IN channel is configured as output"]
      C2IFP2: [1, "Input, C2IN is mapped on C2IFP2"]
      C1IFP2: [2, "Input, C2IN is mapped on C1IFP2"]
      STIS: [3, "Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]
  CM2*:
    C3C:
      Output: [0, "C3IN channel is configured as output"]
      C3IFP3: [1, "Input, C3IN is mapped on C3IFP3"]
      C4IFP3: [2, "Input, C3IN is mapped on C4IFP3"]
      STIS: [3, "Input, C3IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]
    C4C:
      Output: [0, "C4IN channel is configured as output"]
      C4IFP4: [1, "Input, C4IN is mapped on C4IFP4"]
      C3IFP4: [2, "Input, C4IN is mapped on C3IFP4"]
      STIS: [3, "Input, C4IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS."]

TMR1,TMR1[56]:
  CTRL2:
    CBCTRL:
      _read:
        Disabled: [0, "CxEN, CxCEN and CxOCTRL bits are not buffered"]
        Enabled: [1, "CxEN, CxCEN and CxOCTRL bits are buffered"]
      _write:
        Disable: [0, "CxEN, CxCEN and CxOCTRL bits buffer disable"]
        Enable: [1, "CxEN, CxCEN and CxOCTRL bits buffer enable"]

TMR[123],TMR1[6]:
  CTRL2:
    DRS:
      CaptureCompare: [0, "Capture/compare event"]
      Overflow: [1, "Overflow event"]

_include:
  - tmr1.yaml

