#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  6 10:38:23 2023
# Process ID: 12932
# Current directory: C:/Users/Utente/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14836
# Log file: C:/Users/Utente/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Utente/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 999.180 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "others". [D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/jstk_uart_bridge.vhd:145]
CRITICAL WARNING: [HDL 9-806] Syntax error near "others". [D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/imports/progettoVHDL/polimi/ip_repo/jstk2_interface/jstk2_interface.srcs/sources_1/new/jstk_uart_bridge.vhd:145]
update_compile_order -fileset sources_1
update_module_reference design_1_jstk_uart_bridge_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
Reading block design file <D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
Adding component instance block -- xilinx.com:module_ref:jstk_uart_bridge:1.0 - jstk_uart_bridge_0
Successfully read diagram <design_1> from block design file <D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_jstk_uart_bridge_0_0 from jstk_uart_bridge_v1_0 1.0 to jstk_uart_bridge_v1_0 1.0
Wrote  : <D:\progettoVHDL\polimi\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 999.180 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 999.180 ; gain = 0.000
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
save_bd_design
Wrote  : <D:\progettoVHDL\polimi\Lab2_JSTK2\Lab2_JSTK2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
archive_project D:/progettoVHDL/ARCHIVE/Lab2_JSTK2.xpr.zip -temp_dir C:/Users/Utente/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-RQ7T8LQ -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Utente/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-RQ7T8LQ' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Utente/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12932-DESKTOP-RQ7T8LQ/PrjAr/_X_'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/progettoVHDL/polimi/Lab2_JSTK2/Lab2_JSTK2.ipdefs/ip_repo'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AXI4Stream_UART_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AXI4Stream_UART_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
