
---------- Begin Simulation Statistics ----------
final_tick                                84638864500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277565                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684084                       # Number of bytes of host memory used
host_op_rate                                   278110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   360.28                       # Real time elapsed on the host
host_tick_rate                              234927672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084639                       # Number of seconds simulated
sim_ticks                                 84638864500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618141                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103654                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728117                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.692777                       # CPI: cycles per instruction
system.cpu.discardedOps                        190827                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610572                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403316                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001629                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36670277                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590745                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169277729                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132607452                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       139553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        287526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417837                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            446                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        97637                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41905                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98587                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       435509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31439360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31439360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            147984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  147984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              147984                       # Request fanout histogram
system.membus.respLayer1.occupancy         1388784500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1102807500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       750978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289243                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174347776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174456064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          139974                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12497536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           849268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 848654     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    607      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             849268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2016208500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771879995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               561189                       # number of demand (read+write) hits
system.l2.demand_hits::total                   561305                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 116                       # number of overall hits
system.l2.overall_hits::.cpu.data              561189                       # number of overall hits
system.l2.overall_hits::total                  561305                       # number of overall hits
system.l2.demand_misses::.cpu.inst                426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             147563                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147989                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               426                       # number of overall misses
system.l2.overall_misses::.cpu.data            147563                       # number of overall misses
system.l2.overall_misses::total                147989                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13710801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13747301000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36499500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13710801500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13747301000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709294                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709294                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.785978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.208201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208643                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.785978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.208201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208643                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85679.577465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92914.900754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92894.073208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85679.577465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92914.900754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92894.073208                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               97637                       # number of writebacks
system.l2.writebacks::total                     97637                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        147558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       147558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147984                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32239500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12234882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12267121500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32239500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12234882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12267121500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.785978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.208194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.785978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.208194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75679.577465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82915.748384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82894.917694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75679.577465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82915.748384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82894.917694                       # average overall mshr miss latency
system.l2.replacements                         139974                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       653341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           653341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       653341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       653341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            190657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           98587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98587                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9341095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9341095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.340844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.340844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94749.764168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94749.764168                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        98587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8355235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8355235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.340844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.340844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84749.865601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84749.865601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.785978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85679.577465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85679.577465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32239500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32239500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.785978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75679.577465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75679.577465                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        370532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4369706500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4369706500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.116746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.116746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89221.383943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89221.383943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3879647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3879647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.116734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.116734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79223.356680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79223.356680                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8011.539331                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417649                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.567978                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.526695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        34.298834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7949.713803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          818                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5818842                       # Number of tag accesses
system.l2.tags.data_accesses                  5818842                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18887424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18941952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12497536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12497536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          147558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        97637                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              97637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            644243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         223153088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             223797331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       644243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           644243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      147657179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147657179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      147657179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           644243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        223153088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            371454511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    195274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    294794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004537512500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             183888                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97637                       # Number of write requests accepted
system.mem_ctrls.readBursts                    295968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   195274                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12453                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6059594000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1478230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11602956500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20496.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39246.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   230759                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  147579                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                295968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               195274                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  126121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  126727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.145137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.656313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.148660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5964      5.30%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        77228     68.62%     73.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7700      6.84%     80.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2249      2.00%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1626      1.44%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1425      1.27%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          847      0.75%     86.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          804      0.71%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14699     13.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112542                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.463738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.672624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.125782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11411     98.29%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          168      1.45%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.816968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.781934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.106682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7211     62.11%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      0.67%     62.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3905     33.63%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               99      0.85%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              293      2.52%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18921344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12495680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18941952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12497536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       223.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    223.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84638831000                       # Total gap between requests
system.mem_ctrls.avgGap                     344591.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18866816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12495680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 644243.047471413156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 222909606.732732117176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147635250.943140923977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       295116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       195274                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27350500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11575606000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1976809119750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32101.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39223.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10123258.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            395270400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210064635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1047352320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          504309420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6681136800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19767220380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15855243840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44460597795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.297664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40989517000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2826200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40823147500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            408358020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            217032255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1063560120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          514869480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6681136800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20032048650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15632230560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44549235885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.344914                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40409969750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2826200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41402694750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050663                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050663                       # number of overall hits
system.cpu.icache.overall_hits::total         8050663                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39164500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39164500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39164500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39164500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051205                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72259.225092                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72259.225092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72259.225092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72259.225092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38622500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38622500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71259.225092                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71259.225092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71259.225092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71259.225092                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050663                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72259.225092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72259.225092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71259.225092                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71259.225092                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.202945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051205                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.621771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.202945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102952                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51316550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51316550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51317114                       # number of overall hits
system.cpu.dcache.overall_hits::total        51317114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748257                       # number of overall misses
system.cpu.dcache.overall_misses::total        748257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23517010000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23517010000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23517010000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23517010000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52056953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52056953                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52065371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52065371                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31762.445587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31762.445587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31429.054456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31429.054456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       653341                       # number of writebacks
system.cpu.dcache.writebacks::total            653341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35606                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708752                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20370558500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20370558500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20702642500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20702642500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28902.731567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28902.731567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29209.995175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29209.995175                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40688732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40688732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9144022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9144022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41106874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41106874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21868.221800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21868.221800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8590026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8590026000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20671.312685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20671.312685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14372988000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14372988000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44600.457393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44600.457393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11780532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11780532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40728.701373                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40728.701373                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    332084000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    332084000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83965.613148                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83965.613148                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.398408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.405104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.398408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104839645                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104839645                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84638864500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
