<profile>

<section name = "Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17'" level="0">
<item name = "Date">Mon Jun 23 18:41:33 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">convex_hull.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.701 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 68, 50.000 ns, 0.680 us, 5, 68, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_143_17">3, 66, 4, 1, 1, 1 ~ 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 199, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 107, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U71">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="sparsemux_9_2_32_1_1_U72">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln143_fu_238_p2">+, 0, 0, 38, 31, 1</column>
<column name="and_ln147_1_fu_353_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln147_fu_349_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln143_fu_232_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln147_1_fu_326_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln147_fu_321_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="or_ln147_fu_331_p2">or, 0, 0, 32, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln147_fu_343_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 31, 62</column>
<column name="i_fu_86">9, 2, 31, 62</column>
<column name="out_img_data_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln147_1_reg_446">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_86">31, 0, 31, 0</column>
<column name="icmp_ln147_1_reg_441">1, 0, 1, 0</column>
<column name="icmp_ln147_reg_436">1, 0, 1, 0</column>
<column name="p_x_reg_426">32, 0, 32, 0</column>
<column name="p_y_reg_431">32, 0, 32, 0</column>
<column name="trunc_ln143_reg_380">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_143_17, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_143_17, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_143_17, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_143_17, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_143_17, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_143_17, return value</column>
<column name="out_img_data_din">out, 8, ap_fifo, out_img_data, pointer</column>
<column name="out_img_data_full_n">in, 1, ap_fifo, out_img_data, pointer</column>
<column name="out_img_data_write">out, 1, ap_fifo, out_img_data, pointer</column>
<column name="hs">in, 32, ap_none, hs, scalar</column>
<column name="hull_x_address0">out, 4, ap_memory, hull_x, array</column>
<column name="hull_x_ce0">out, 1, ap_memory, hull_x, array</column>
<column name="hull_x_q0">in, 32, ap_memory, hull_x, array</column>
<column name="hull_x_1_address0">out, 4, ap_memory, hull_x_1, array</column>
<column name="hull_x_1_ce0">out, 1, ap_memory, hull_x_1, array</column>
<column name="hull_x_1_q0">in, 32, ap_memory, hull_x_1, array</column>
<column name="hull_x_2_address0">out, 4, ap_memory, hull_x_2, array</column>
<column name="hull_x_2_ce0">out, 1, ap_memory, hull_x_2, array</column>
<column name="hull_x_2_q0">in, 32, ap_memory, hull_x_2, array</column>
<column name="hull_x_3_address0">out, 4, ap_memory, hull_x_3, array</column>
<column name="hull_x_3_ce0">out, 1, ap_memory, hull_x_3, array</column>
<column name="hull_x_3_q0">in, 32, ap_memory, hull_x_3, array</column>
<column name="hull_y_address0">out, 4, ap_memory, hull_y, array</column>
<column name="hull_y_ce0">out, 1, ap_memory, hull_y, array</column>
<column name="hull_y_q0">in, 32, ap_memory, hull_y, array</column>
<column name="hull_y_1_address0">out, 4, ap_memory, hull_y_1, array</column>
<column name="hull_y_1_ce0">out, 1, ap_memory, hull_y_1, array</column>
<column name="hull_y_1_q0">in, 32, ap_memory, hull_y_1, array</column>
<column name="hull_y_2_address0">out, 4, ap_memory, hull_y_2, array</column>
<column name="hull_y_2_ce0">out, 1, ap_memory, hull_y_2, array</column>
<column name="hull_y_2_q0">in, 32, ap_memory, hull_y_2, array</column>
<column name="hull_y_3_address0">out, 4, ap_memory, hull_y_3, array</column>
<column name="hull_y_3_ce0">out, 1, ap_memory, hull_y_3, array</column>
<column name="hull_y_3_q0">in, 32, ap_memory, hull_y_3, array</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
</table>
</item>
</section>
</profile>
