{"hardware":{"processing_elems":["APU_C0","APU_C1","APU_C2","APU_C3","RPU_C0","RPU_C1"],"storage_elems":["OCM","PS_DDR4","PL_DDR4","TCM_RPU_C0","TCM_RPU_C1","FPGA_BRAM"],"communication_elems":["OCM_SWITCH","PS_DDR4_SWITCH","PL_DDR4_SWITCH","APU_SWITCH","RPU_SWITCH","TCM_RPU_C0_SWITCH","TCM_RPU_C1_SWITCH","FPGA_BRAM_SWITCH","CCI_SWITCH","FPD_SWITCH","LPD_SWITCH"],"topology_srcs":["OCM_SWITCH","OCM","PS_DDR4_SWITCH","PS_DDR4","PL_DDR4","PL_DDR4_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","APU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","RPU_SWITCH","TCM_RPU_C0_SWITCH","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C1_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","FPGA_BRAM","FPGA_BRAM_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","CCI_SWITCH","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","LPD_SWITCH","RPU_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","FPD_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH"],"topology_dsts":["OCM","OCM_SWITCH","PS_DDR4","PS_DDR4_SWITCH","PL_DDR4_SWITCH","PL_DDR4","APU_SWITCH","APU_C2","APU_SWITCH","APU_C3","APU_SWITCH","APU_C0","APU_SWITCH","APU_C1","RPU_SWITCH","RPU_C0","RPU_SWITCH","RPU_C1","TCM_RPU_C0","TCM_RPU_C0_SWITCH","RPU_C0","TCM_RPU_C0_SWITCH","TCM_RPU_C1","TCM_RPU_C1_SWITCH","RPU_C1","TCM_RPU_C1_SWITCH","FPGA_BRAM_SWITCH","FPGA_BRAM","FPD_SWITCH","FPGA_BRAM_SWITCH","FPD_SWITCH","FPGA_BRAM","LPD_SWITCH","FPGA_BRAM_SWITCH","LPD_SWITCH","FPGA_BRAM","PL_DDR4_SWITCH","FPGA_BRAM_SWITCH","PL_DDR4_SWITCH","FPGA_BRAM","APU_SWITCH","CCI_SWITCH","FPD_SWITCH","CCI_SWITCH","PS_DDR4_SWITCH","CCI_SWITCH","CCI_SWITCH","LPD_SWITCH","RPU_SWITCH","OCM_SWITCH","RPU_SWITCH","PS_DDR4_SWITCH","RPU_SWITCH","LPD_SWITCH","FPD_SWITCH","OCM_SWITCH","FPD_SWITCH"],"processors_frequency":[1000000000,1000000000,1000000000,1000000000,600000000,600000000],"processors_provisions":[{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1}},{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1}},{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1}},{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1}},{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1}},{"SW_Instructions":{"Flop":0.5,"IntegerOperation":1}}],"storage_sizes":[32000000000,32000000000,32000000000,32000000000,32000000000,32000000000],"communication_elements_max_channels":[1,1,1,1,1,1,1,1,1,1,1],"communication_elements_bit_per_sec_per_channel":[12800000000,21312000000,5328000000,25600000000,12800000000,12800000000,12800000000,25600000000,25600000000,25600000000,25600000000],"pre_computed_paths":{}},"runtimes":{"processors":["APU_C0","APU_C1","APU_C2","APU_C3","RPU_C0","RPU_C1"],"schedulers":["APU_C0_Scheduler","APU_C1_Scheduler","APU_C2_Scheduler","APU_C3_Scheduler","RPU_C0_Scheduler","RPU_C1_Scheduler"],"is_bare_metal":[false,false,false,false,false,false],"is_fixed_priority":[false,false,false,false,false,false],"is_cyclic_executive":[true,true,true,true,true,true]}}