
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
## DO NOT EDIT THESE FILES BY HAND
##
## CONFIGURATION HAS BEEN MOVED TO THE MAKEFILE
################################################################################
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following lines are set from environment variables
#/* automatically by the Makefile
#/***********************************************************/
lappend search_path ../
./ /afs/umich.edu/class/eecs470/lib/synopsys/ ../
set headers [getenv HEADERS]
ISA.svh sys_defs.svh
set sources [getenv LSQ_SIMFILES ]
verilog/utility/wand_sel.v	verilog/utility/ps.v verilog/cache/cachemem_rw.sv	verilog/mshr.sv	verilog/dcache.sv	verilog/lsq.sv	
read_file -f sverilog [list ${headers} ${sources}]
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/user/b/r/brenf/group9w20/ISA.svh' '/afs/umich.edu/user/b/r/brenf/group9w20/sys_defs.svh' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/wand_sel.v' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/ps.v' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/cache/cachemem_rw.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/mshr.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/dcache.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/ISA.svh
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/sys_defs.svh
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/wand_sel.v
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/ps.v
Module 'wand_sel' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/cache/cachemem_rw.sv
Module 'priority_selector' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/mshr.sv
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/dcache.sv
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv

Statistics for case statements in always block at line 41 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/cache/cachemem_rw.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cachemem_rw line 41 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/cache/cachemem_rw.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valids_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tags_reg       | Flip-flop |  768  |  Y  | N  | N  | N  | Y  | N  | N  |
|      data_reg       | Flip-flop | 2048  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  cachemem_rw/35  |   32   |   64    |      5       |
|  cachemem_rw/36  |   32   |    1    |      5       |
|  cachemem_rw/36  |   32   |   24    |      5       |
|  cachemem_rw/35  |   32   |   64    |      5       |
|  cachemem_rw/36  |   32   |    1    |      5       |
|  cachemem_rw/36  |   32   |   24    |      5       |
|  cachemem_rw/35  |   32   |   64    |      5       |
|  cachemem_rw/36  |   32   |    1    |      5       |
|  cachemem_rw/36  |   32   |   24    |      5       |
|  cachemem_rw/35  |   32   |   64    |      5       |
|  cachemem_rw/36  |   32   |    1    |      5       |
|  cachemem_rw/36  |   32   |   24    |      5       |
======================================================

Inferred memory devices in process
	in routine MSHR line 176 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/mshr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mshr_reg       | Flip-flop |  525  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 162 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/dcache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           176            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 193 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/dcache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           208            |    auto/auto     |
===============================================
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:66: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:182: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:276: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:277: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:280: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:284: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:316: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:375: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 125 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           222            |     no/auto      |
|           244            |     no/auto      |
|           349            |     no/auto      |
|           409            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine lsq line 468 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  231  |  Y  | N  | N  | N  | Y  | N  | N  |
|   store_queue_reg   | Flip-flop |  864  |  Y  | N  | N  | N  | Y  | N  | N  |
|   load_queue_reg    | Flip-flop |  976  |  Y  | N  | N  | N  | Y  | N  | N  |
|    str_head_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    str_tail_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    cur_instr_reg    | Flip-flop |  318  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     lsq/112      |   8    |    1    |      3       |
|     lsq/231      |   8    |    6    |      3       |
|     lsq/231      |   8    |   64    |      3       |
|     lsq/231      |   8    |    6    |      3       |
|     lsq/231      |   8    |   64    |      3       |
|     lsq/231      |   8    |    6    |      3       |
|     lsq/231      |   8    |   64    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/288      |   8    |    1    |      3       |
|     lsq/288      |   8    |    3    |      3       |
|     lsq/289      |   8    |   32    |      3       |
|     lsq/301      |   8    |    2    |      3       |
|     lsq/301      |   8    |    2    |      3       |
|     lsq/301      |   8    |    2    |      3       |
|     lsq/322      |   8    |    1    |      3       |
|     lsq/325      |   8    |   64    |      3       |
|     lsq/327      |   8    |    2    |      3       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/350      |   8    |   24    |      3       |
|     lsq/351      |   4    |   48    |      2       |
|     lsq/379      |   8    |    2    |      3       |
|     lsq/385      |   8    |    5    |      3       |
|     lsq/386      |   8    |   32    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/cachemem_rw.db:cachemem_rw'
Loaded 4 designs.
Current design is 'cachemem_rw'.
cachemem_rw MSHR dcache lsq
set design_name lsq
lsq
set clock_name [getenv CLOCK_NET_NAME]
clock
set reset_name [getenv RESET_NET_NAME]
reset
set CLK_PERIOD [getenv CLOCK_PERIOD]
20	
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
# uncomment this and change number appropriately if on multi-core machine
#set_host_options -max_cores 2
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./lsq.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./lsq.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./lsq.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./lsq.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all #-flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'lsq'.

  Linking design 'lsq'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Information: Building the design 'priority_selector' instantiated from design 'lsq' with
	the parameters "3,8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'priority_selector_REQS3_WIDTH8' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'priority_selector' instantiated from design 'MSHR' with
	the parameters "REQS=4,WIDTH=15". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'priority_selector_REQS4_WIDTH15' with
	the parameters "15". (HDL-193)
Presto compilation completed successfully.
Current design is 'lsq'.
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Information: Uniquified 3 instances of design 'priority_selector_REQS3_WIDTH8'. (OPT-1056)
Information: Uniquified 9 instances of design 'wand_sel_WIDTH8'. (OPT-1056)
Information: Uniquified 4 instances of design 'wand_sel_WIDTH15'. (OPT-1056)
Warning: Can't find cell '#-flatten' in design 'lsq'. (UID-95)
Error: Value for list 'cell_list' must have 1 elements. (CMD-036)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)

Information: There are 321 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cachemem_rw'
  Processing 'wand_sel_WIDTH15_0'
  Processing 'priority_selector_REQS4_WIDTH15'
  Processing 'MSHR'
  Processing 'dcache'
  Processing 'wand_sel_WIDTH8_0'
  Processing 'priority_selector_REQS3_WIDTH8_0'
  Processing 'priority_selector_REQS3_WIDTH8_2'
  Processing 'lsq'
Information: The register 'store_queue_reg[7][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[6][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[5][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[4][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[3][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[2][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[1][mem_size][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'store_queue_reg[0][mem_size][2]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'lsq_DW01_add_0'
  Processing 'lsq_DW01_cmp6_0'
  Processing 'lsq_DW01_cmp6_1'
  Processing 'lsq_DW01_cmp6_2'
  Processing 'lsq_DW01_cmp6_3'
  Processing 'lsq_DW01_cmp6_4'
  Processing 'lsq_DW01_cmp6_5'
  Processing 'lsq_DW01_cmp6_6'
  Processing 'lsq_DW01_cmp6_7'
  Processing 'lsq_DW01_cmp6_8'
  Processing 'lsq_DW01_cmp6_9'
  Processing 'lsq_DW01_cmp6_10'
  Processing 'lsq_DW01_cmp6_11'
  Processing 'lsq_DW01_cmp6_12'
  Processing 'lsq_DW01_cmp6_13'
  Processing 'lsq_DW01_cmp6_14'
  Processing 'lsq_DW01_cmp6_15'
  Processing 'lsq_DW01_cmp6_16'
  Processing 'lsq_DW01_cmp6_17'
  Processing 'lsq_DW01_cmp6_18'
  Processing 'lsq_DW01_cmp6_19'
  Processing 'lsq_DW01_cmp6_20'
  Processing 'lsq_DW01_cmp6_21'
  Processing 'lsq_DW01_cmp6_22'
  Processing 'lsq_DW01_cmp6_23'
  Processing 'lsq_DW01_cmp6_24'
  Processing 'lsq_DW01_cmp6_25'
  Processing 'lsq_DW01_cmp6_26'
  Processing 'lsq_DW01_cmp6_27'
  Processing 'lsq_DW01_cmp6_28'
  Processing 'lsq_DW01_cmp6_29'
  Processing 'lsq_DW01_cmp6_30'
  Processing 'lsq_DW01_cmp6_31'
  Processing 'lsq_DW01_cmp6_32'
  Processing 'lsq_DW01_cmp6_33'
  Processing 'lsq_DW01_cmp6_34'
  Processing 'lsq_DW01_cmp6_35'
  Processing 'lsq_DW01_cmp6_36'
  Processing 'lsq_DW01_cmp6_37'
  Processing 'lsq_DW01_cmp6_38'
  Processing 'lsq_DW01_cmp6_39'
  Processing 'lsq_DW01_cmp6_40'
  Processing 'lsq_DW01_cmp6_41'
  Processing 'lsq_DW01_cmp6_42'
  Processing 'lsq_DW01_cmp6_43'
  Processing 'lsq_DW01_cmp6_44'
  Processing 'lsq_DW01_cmp6_45'
  Processing 'lsq_DW01_cmp6_46'
  Processing 'lsq_DW01_cmp6_47'
  Processing 'lsq_DW01_cmp2_0'
  Processing 'lsq_DW01_cmp2_1'
  Processing 'lsq_DW01_add_1'
  Processing 'lsq_DW01_add_2'
  Processing 'lsq_DW01_add_3'
  Processing 'lsq_DW01_add_4'
  Processing 'lsq_DW01_add_5'
  Processing 'lsq_DW01_add_6'
  Processing 'lsq_DW01_add_7'
  Processing 'lsq_DW01_add_8'
  Processing 'lsq_DW01_add_9'
  Processing 'lsq_DW01_add_10'
  Processing 'lsq_DW01_add_11'
  Processing 'dcache_DW01_cmp6_0'
  Processing 'dcache_DW01_cmp6_1'
  Processing 'dcache_DW01_cmp6_2'
  Processing 'dcache_DW01_cmp6_3'
  Processing 'dcache_DW01_cmp6_4'
  Processing 'dcache_DW01_cmp6_5'
  Processing 'dcache_DW01_cmp6_6'
  Processing 'dcache_DW01_cmp6_7'
  Processing 'dcache_DW01_cmp6_8'
  Processing 'dcache_DW01_cmp6_9'
  Processing 'dcache_DW01_cmp6_10'
  Processing 'dcache_DW01_cmp6_11'
  Processing 'cachemem_rw_DW01_cmp6_0'
  Processing 'cachemem_rw_DW01_cmp6_1'
  Processing 'cachemem_rw_DW01_cmp6_2'
  Processing 'cachemem_rw_DW01_cmp6_3'
  Processing 'MSHR_DW01_cmp6_0'
  Processing 'MSHR_DW01_cmp6_1'
  Processing 'MSHR_DW01_cmp6_2'
  Processing 'MSHR_DW01_cmp6_3'
  Processing 'MSHR_DW01_cmp6_4'
  Processing 'MSHR_DW01_cmp6_5'
  Processing 'MSHR_DW01_cmp6_6'
  Processing 'MSHR_DW01_cmp6_7'
  Processing 'MSHR_DW01_cmp6_8'
  Processing 'MSHR_DW01_cmp6_9'
  Processing 'MSHR_DW01_cmp6_10'
  Processing 'MSHR_DW01_cmp6_11'
  Processing 'MSHR_DW01_cmp6_12'
  Processing 'MSHR_DW01_cmp6_13'
  Processing 'MSHR_DW01_cmp6_14'
  Processing 'MSHR_DW01_cmp6_15'
  Processing 'MSHR_DW01_cmp6_16'
  Processing 'MSHR_DW01_cmp6_17'
  Processing 'MSHR_DW01_cmp6_18'
  Processing 'MSHR_DW01_cmp6_19'
  Processing 'MSHR_DW01_cmp6_20'
  Processing 'MSHR_DW01_cmp6_21'
  Processing 'MSHR_DW01_cmp6_22'
  Processing 'MSHR_DW01_cmp6_23'
  Processing 'MSHR_DW01_cmp6_24'
  Processing 'MSHR_DW01_cmp6_25'
  Processing 'MSHR_DW01_cmp6_26'
  Processing 'MSHR_DW01_cmp6_27'
  Processing 'MSHR_DW01_cmp6_28'
  Processing 'MSHR_DW01_cmp6_29'
  Processing 'MSHR_DW01_cmp6_30'
  Processing 'MSHR_DW01_cmp6_31'
  Processing 'MSHR_DW01_cmp6_32'
  Processing 'MSHR_DW01_cmp6_33'
  Processing 'MSHR_DW01_cmp6_34'
  Processing 'MSHR_DW01_cmp6_35'
  Processing 'MSHR_DW01_cmp6_36'
  Processing 'MSHR_DW01_cmp6_37'
  Processing 'MSHR_DW01_cmp6_38'
  Processing 'MSHR_DW01_cmp6_39'
  Processing 'MSHR_DW01_cmp6_40'
  Processing 'MSHR_DW01_cmp6_41'
  Processing 'MSHR_DW01_cmp6_42'
  Processing 'MSHR_DW01_cmp6_43'
  Processing 'MSHR_DW01_cmp6_44'
  Processing 'MSHR_DW01_cmp6_45'
  Processing 'MSHR_DW01_cmp6_46'
  Processing 'MSHR_DW01_cmp6_47'
  Processing 'MSHR_DW01_cmp6_48'
  Processing 'MSHR_DW01_cmp6_49'
  Processing 'MSHR_DW01_cmp6_50'
  Processing 'MSHR_DW01_cmp6_51'
  Processing 'MSHR_DW01_cmp6_52'
  Processing 'MSHR_DW01_cmp6_53'
  Processing 'MSHR_DW01_cmp6_54'
  Processing 'MSHR_DW01_cmp6_55'
  Processing 'MSHR_DW01_cmp6_56'
  Processing 'MSHR_DW01_cmp6_57'
  Processing 'MSHR_DW01_cmp6_58'
  Processing 'MSHR_DW01_cmp6_59'
  Processing 'MSHR_DW01_cmp6_60'
  Processing 'MSHR_DW01_cmp6_61'
  Processing 'MSHR_DW01_cmp6_62'
  Processing 'MSHR_DW01_cmp6_63'
  Processing 'MSHR_DW01_cmp6_64'
  Processing 'MSHR_DW01_cmp6_65'
  Processing 'MSHR_DW01_cmp6_66'
  Processing 'MSHR_DW01_cmp6_67'
  Processing 'MSHR_DW01_cmp6_68'
  Processing 'MSHR_DW01_cmp6_69'
  Processing 'MSHR_DW01_cmp6_70'
  Processing 'MSHR_DW01_cmp6_71'
  Processing 'MSHR_DW01_cmp6_72'
  Processing 'MSHR_DW01_cmp6_73'
  Processing 'MSHR_DW01_cmp6_74'
  Processing 'MSHR_DW01_cmp6_75'
  Processing 'MSHR_DW01_cmp6_76'
  Processing 'MSHR_DW01_cmp6_77'
  Processing 'MSHR_DW01_cmp6_78'
  Processing 'MSHR_DW01_cmp6_79'
  Processing 'MSHR_DW01_cmp6_80'
  Processing 'MSHR_DW01_cmp6_81'
  Processing 'MSHR_DW01_cmp6_82'
  Processing 'MSHR_DW01_cmp6_83'
  Processing 'MSHR_DW01_cmp6_84'
  Processing 'MSHR_DW01_cmp6_85'
  Processing 'MSHR_DW01_cmp6_86'
  Processing 'MSHR_DW01_cmp6_87'
  Processing 'MSHR_DW01_cmp6_88'
  Processing 'MSHR_DW01_cmp6_89'
  Processing 'MSHR_DW01_cmp6_90'
  Processing 'MSHR_DW01_cmp6_91'
  Processing 'MSHR_DW01_cmp6_92'
  Processing 'MSHR_DW01_cmp6_93'
  Processing 'MSHR_DW01_cmp6_94'
  Processing 'MSHR_DW01_cmp6_95'
  Processing 'MSHR_DW01_cmp6_96'
  Processing 'MSHR_DW01_cmp6_97'
  Processing 'MSHR_DW01_cmp6_98'
  Processing 'MSHR_DW01_cmp6_99'
  Processing 'MSHR_DW01_cmp6_100'
  Processing 'MSHR_DW01_cmp6_101'
  Processing 'MSHR_DW01_cmp6_102'
  Processing 'MSHR_DW01_cmp6_103'
  Processing 'MSHR_DW01_cmp6_104'
  Processing 'MSHR_DW01_cmp6_105'
  Processing 'MSHR_DW01_cmp6_106'
  Processing 'MSHR_DW01_cmp6_107'
  Processing 'MSHR_DW01_cmp6_108'
  Processing 'MSHR_DW01_cmp6_109'
  Processing 'MSHR_DW01_cmp6_110'
  Processing 'MSHR_DW01_cmp6_111'
  Processing 'MSHR_DW01_cmp6_112'
  Processing 'MSHR_DW01_cmp6_113'
  Processing 'MSHR_DW01_cmp6_114'
  Processing 'MSHR_DW01_cmp6_115'
  Processing 'MSHR_DW01_cmp6_116'
  Processing 'MSHR_DW01_cmp6_117'
  Processing 'MSHR_DW01_cmp6_118'
  Processing 'MSHR_DW01_cmp6_119'
  Processing 'MSHR_DW01_cmp6_120'
  Processing 'MSHR_DW01_cmp6_121'
  Processing 'MSHR_DW01_cmp6_122'
  Processing 'MSHR_DW01_cmp6_123'
  Processing 'MSHR_DW01_cmp6_124'
  Processing 'MSHR_DW01_cmp6_125'
  Processing 'MSHR_DW01_cmp6_126'
  Processing 'MSHR_DW01_cmp6_127'
  Processing 'MSHR_DW01_cmp6_128'
  Processing 'MSHR_DW01_cmp6_129'
  Processing 'MSHR_DW01_cmp6_130'
  Processing 'MSHR_DW01_cmp6_131'
  Processing 'lsq_DW01_sub_0'
  Processing 'DW01_sub_width4'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:07 4749987.6   1176.89 6288821.0   47091.4                                0.00  
    0:02:07 4749987.6   1176.89 6288821.0   47091.4                                0.00  
    0:02:08 4749904.7   1176.89 6288821.0   47091.4                                0.00  
    0:02:08 4741651.7   1176.89 6288821.0   47091.4                                0.00  
    0:02:08 4734643.0   1176.89 6288821.0   47091.4                                0.00  

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:24 5170281.1   1176.89 6285622.0   45002.5                                0.00  
    0:02:24 5170281.1   1176.89 6285622.0   45002.5                                0.00  
    0:02:25 5375841.1   1176.89 6285617.0   43824.5                                0.00  
    0:02:26 5422580.0   1176.89 6285594.5   43669.0                                0.00  
    0:02:26 5448475.1   1176.89 6285530.5   43656.3                                0.00  
    0:02:27 5474370.2   1176.89 6285508.0   43652.1                                0.00  
    0:02:27 5500265.3   1176.89 6285507.0   43652.1                                0.00  
    0:02:27 5526160.4   1176.89 6285415.5   43634.7                                0.00  
    0:02:30 6728217.1   1176.89 6285385.0   39390.6                                0.00  
    0:02:32 7492437.8   1176.89 3467443.8   32309.8                                0.00  
    0:02:38 8371220.5   1176.89 3391361.5   27900.4                                0.00  
    0:02:40 8961126.1   1176.89 3391849.2   26121.6                                0.00  
    0:03:03 8862585.4      0.00       0.0      76.4                                0.00  
    0:03:04 8862585.4      0.00       0.0      76.4                                0.00  
    0:03:04 8862585.4      0.00       0.0      76.4                                0.00  
    0:03:04 8862585.4      0.00       0.0      76.4                                0.00  
    0:03:05 8862585.4      0.00       0.0      76.4                                0.00  
    0:03:30 4367838.1      0.00       0.0      15.4                                0.00  
    0:03:35 4341984.5      0.00       0.0      15.3                                0.00  
    0:03:43 4341802.0      0.00       0.0      14.9                                0.00  
    0:03:44 4341802.0      0.00       0.0      14.9                                0.00  
    0:03:45 4341802.0      0.00       0.0      14.9                                0.00  
    0:03:46 4341802.0      0.00       0.0      14.9                                0.00  
    0:03:46 4341802.0      0.00       0.0      14.9                                0.00  
    0:03:46 4342639.7      0.00       0.0      12.9                                0.00  
    0:03:47 4342789.0      0.00       0.0      11.9                                0.00  
    0:03:47 4342888.6      0.00       0.0      11.0                                0.00  
    0:03:48 4342954.9      0.00       0.0      10.7                                0.00  
    0:03:48 4343021.3      0.00       0.0      10.4                                0.00  
    0:03:48 4343087.6      0.00       0.0      10.0                                0.00  
    0:03:49 4343154.0      0.00       0.0       9.7                                0.00  
    0:03:49 4343220.3      0.00       0.0       9.4                                0.00  
    0:03:49 4343220.3      0.00       0.0       9.4                                0.00  
    0:03:49 4343220.3      0.00       0.0       9.4                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:49 4343220.3      0.00       0.0       9.4                                0.00  
    0:03:50 4343220.3      0.00       0.0       9.4                                0.00  
    0:03:50 4343220.3      0.00       0.0       9.4                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:52 4343220.3      0.00       0.0       9.4                               -0.75  
    0:03:54 4344481.1      0.00       0.0       6.1 lsq_in[0][pc][17]             -0.75  
    0:03:54 4345542.8      0.00       0.0       4.1 lsq_in[0][pc][1]              -0.75  
    0:03:54 4346604.4      0.00       0.0       2.1 lsq_in[2][pc][6]              -0.75  
    0:03:54 4347666.1      0.00       0.0       0.1 lsq_in[2][pc][22]             -0.75  
    0:03:54 4347732.5      0.00       0.0       0.0                               -0.75  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:54 4347732.5      0.00       0.0       0.0                               -0.75  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:54 4347732.5      0.00       0.0       0.0                               -0.75  
    0:03:55 4347732.5      0.00       0.0       0.0                               -0.75  
    0:04:01 4298778.9      0.48      95.6       0.0                               -0.75  
    0:04:06 4264747.0      0.00       0.0       0.0                               -0.75  
    0:04:10 4245819.2      0.26      11.8       0.0                               -0.75  
    0:04:13 4230540.9      0.00       0.0       0.0                               -0.75  
    0:04:16 4218489.1      0.00       0.0       0.0                               -0.75  
    0:04:19 4206868.7      0.00       0.0       0.0                               -0.75  
    0:04:21 4197844.4      0.00       0.0       0.0                               -0.75  
    0:04:23 4189550.0      0.00       0.0       0.0                               -0.75  
    0:04:25 4181960.6      0.00       0.0       0.0                               -0.75  
    0:04:27 4175822.7      0.00       0.0       0.0                               -0.75  
    0:04:29 4170779.7      0.00       0.0       0.0                               -0.75  
    0:04:31 4166192.9      0.00       0.0       0.0                               -0.75  
    0:04:33 4162311.2      0.03       0.9       0.0                               -0.75  
    0:04:35 4160386.9      0.01       0.1       0.0                               -0.75  
    0:04:35 4158703.1      0.01       0.1       0.0                               -0.75  
    0:04:36 4157077.4      0.01       0.1       0.0                               -0.75  
    0:04:36 4157077.4      0.01       0.1       0.0                               -0.75  
    0:04:37 4157085.7      0.00       0.0       0.0                               -0.75  
    0:04:40 4146294.6      0.00       0.0       0.0                               -0.75  
    0:04:40 4146294.6      0.00       0.0       0.0                               -0.75  
    0:04:40 4146294.6      0.00       0.0       0.0                               -0.75  
    0:04:40 4146294.6      0.00       0.0       0.0                               -0.75  
    0:04:40 4146294.6      0.00       0.0       0.0                               -0.75  
    0:04:40 4146294.6      0.00       0.0       0.0                               -0.75  
    0:04:40 4148617.0      0.00       0.0       0.0 cur_instr_reg[2][op2_value][20]/CLRB     -0.60  
    0:04:40 4150939.4      0.00       0.0       0.0 cur_instr_reg[2][func_op_type][5]/CLRB     -0.47  
    0:04:41 4153261.9      0.00       0.0       0.0 cur_instr_reg[1][op2_value][9]/CLRB     -0.34  
    0:04:41 4155584.3      0.00       0.0       0.0 cur_instr_reg[2][offset][24]/CLRB     -0.22  
    0:04:41 4157906.7      0.00       0.0       0.0 cur_instr_reg[0][offset][28]/CLRB     -0.09  
    0:04:41 4159524.1      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:41 4159524.1      0.00       0.0       0.0                                0.00  
    0:04:43 4160386.7      0.00       0.0       0.0                                0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'lsq' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'data_cache_1/D_cachemem/clock': 5760 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/b/r/brenf/group9w20/synth/lsq.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 7 nets to module dcache using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module lsq using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './lsq.ddc'.
Removing design 'cachemem_rw'
Removing design 'MSHR'
Removing design 'dcache'
Removing design 'lsq'
Removing design 'priority_selector_REQS3_WIDTH8_0'
Removing design 'priority_selector_REQS3_WIDTH8_2'
Removing design 'wand_sel_WIDTH8_0'
Removing design 'wand_sel_WIDTH15_0'
Removing design 'priority_selector_REQS3_WIDTH8_1'
Removing design 'wand_sel_WIDTH8_1'
Removing design 'wand_sel_WIDTH8_2'
Removing design 'wand_sel_WIDTH8_3'
Removing design 'wand_sel_WIDTH8_4'
Removing design 'wand_sel_WIDTH8_5'
Removing design 'wand_sel_WIDTH8_6'
Removing design 'wand_sel_WIDTH8_7'
Removing design 'wand_sel_WIDTH8_8'
Removing design 'wand_sel_WIDTH15_1'
Removing design 'wand_sel_WIDTH15_2'
Removing design 'wand_sel_WIDTH15_3'
Removing design 'lsq_DW01_add_0'
Removing design 'lsq_DW01_cmp6_0'
Removing design 'lsq_DW01_cmp6_1'
Removing design 'lsq_DW01_cmp6_2'
Removing design 'lsq_DW01_cmp6_3'
Removing design 'lsq_DW01_cmp6_4'
Removing design 'lsq_DW01_cmp6_5'
Removing design 'lsq_DW01_cmp6_6'
Removing design 'lsq_DW01_cmp6_7'
Removing design 'lsq_DW01_cmp6_8'
Removing design 'lsq_DW01_cmp6_9'
Removing design 'lsq_DW01_cmp6_10'
Removing design 'lsq_DW01_cmp6_11'
Removing design 'lsq_DW01_cmp6_12'
Removing design 'lsq_DW01_cmp6_13'
Removing design 'lsq_DW01_cmp6_14'
Removing design 'lsq_DW01_cmp6_15'
Removing design 'lsq_DW01_cmp6_16'
Removing design 'lsq_DW01_cmp6_17'
Removing design 'lsq_DW01_cmp6_18'
Removing design 'lsq_DW01_cmp6_19'
Removing design 'lsq_DW01_cmp6_20'
Removing design 'lsq_DW01_cmp6_21'
Removing design 'lsq_DW01_cmp6_22'
Removing design 'lsq_DW01_cmp6_23'
Removing design 'lsq_DW01_cmp6_24'
Removing design 'lsq_DW01_cmp6_25'
Removing design 'lsq_DW01_cmp6_26'
Removing design 'lsq_DW01_cmp6_27'
Removing design 'lsq_DW01_cmp6_28'
Removing design 'lsq_DW01_cmp6_29'
Removing design 'lsq_DW01_cmp6_30'
Removing design 'lsq_DW01_cmp6_31'
Removing design 'lsq_DW01_cmp6_32'
Removing design 'lsq_DW01_cmp6_33'
Removing design 'lsq_DW01_cmp6_34'
Removing design 'lsq_DW01_cmp6_35'
Removing design 'lsq_DW01_cmp6_36'
Removing design 'lsq_DW01_cmp6_37'
Removing design 'lsq_DW01_cmp6_38'
Removing design 'lsq_DW01_cmp6_39'
Removing design 'lsq_DW01_cmp6_40'
Removing design 'lsq_DW01_cmp6_41'
Removing design 'lsq_DW01_cmp6_42'
Removing design 'lsq_DW01_cmp6_43'
Removing design 'lsq_DW01_cmp6_44'
Removing design 'lsq_DW01_cmp6_45'
Removing design 'lsq_DW01_cmp6_46'
Removing design 'lsq_DW01_cmp6_47'
Removing design 'lsq_DW01_add_1'
Removing design 'lsq_DW01_add_2'
Removing design 'lsq_DW01_add_3'
Removing design 'lsq_DW01_add_4'
Removing design 'lsq_DW01_add_5'
Removing design 'lsq_DW01_add_6'
Removing design 'lsq_DW01_add_7'
Removing design 'lsq_DW01_add_8'
Removing design 'lsq_DW01_add_9'
Removing design 'lsq_DW01_add_10'
Removing design 'lsq_DW01_add_11'
Removing design 'priority_selector_REQS4_WIDTH15'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/b/r/brenf/group9w20/synth/lsq.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/synth/lsq.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/b/r/brenf/group9w20/synth/wand_sel_WIDTH8_8.db:wand_sel_WIDTH8_8'
Loaded 81 designs.
Current design is 'wand_sel_WIDTH8_8'.
Current design is 'lsq'.

Thank you...
