<h2 id="Ncore3.6.4FSYS:2024w32:-Highlights:">Highlights:</h2><ul><li><p>Ncore3.6.4 regression triaging and debug complete for the regression run on 08/02/2024.</p><ul><li><p><a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_08_02_183601/regression_report_2024_08_02_183601.html" rel="nofollow">http://dev.arteris.com/dv_reg_ncore/regression/2024_08_02_183601/regression_report_2024_08_02_183601.html</a></p></li></ul></li><li><p>All Critical FSYS JIRAs on Ncore 3.6.4 are closed / resolved.</p></li><li><p>Ventana customer mesh configs enabled fully in Fsys regression. Failure debug is in progress</p></li><li><p>RVsilicon customer config enabled in fsys regression. Failure debug is in progress</p></li><li><p>Started working on Ncore3.7 Fsys JIRAs</p></li></ul><h3 id="Ncore3.6.4FSYS:2024w32:-Naveen:">Naveen:</h3><ul><li><p>Ncore 3.6.4 Fsys regression triage and debug for the regression run on 08/02/2024</p><ul><li><p><a class="external-link" href="http://dev.arteris.com/dv_reg_ncore/regression/2024_08_02_183601/regression_report_2024_08_02_183601.html" rel="nofollow">http://dev.arteris.com/dv_reg_ncore/regression/2024_08_02_183601/regression_report_2024_08_02_183601.html</a></p></li></ul></li><li><p>Updated the Fsys regression waiver page for Ncore3.6.4 information</p></li><li><p>Worked with Boon on the PLRU nWays configuration at Fsys with the new requirements on disabling the victim buffers</p></li><li><p>Worked with Sanjeev to update the requirement from the DCE unit level bench on the PLRU checks in DCE scoreboard.</p></li><li><p>Helped Sai debug a failure on Customer TB</p></li><li><p>Helped Kavish fix a compile issue with a functional coverage update made at DVE testbench</p></li><li><p>Debugged / Worked on / Opened the below JIRAs</p><ul><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15187" rel="nofollow">CONC-15187: Remove DVM tests &amp; verify noDVM feature in FSYS Closed</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15199" rel="nofollow">CONC-15199: FSYS_SCB: MRDReq didn't match any pending transactionsResolved</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15200" rel="nofollow">CONC-15200: [FATAL] Pick nMemRegions so that there is atleast one non-coherent regionOpen</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15201" rel="nofollow">CONC-15201: [Connectivity Interleaving ADDR MGR] Not succeed to generate connected memory index region for ID 17 mem_type NONCOH, Hitting possible 0-time infinite loop hereClosed</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15194" rel="nofollow">CONC-15194: [m_ace_cache_model_ioaiu0_0] TB Error: fn:give_addr_for_ace_req_noncoh_write unable to find addr even after 10000 iterations for Cmdtype WRUNQ isCoh:1Open</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15114" rel="nofollow">CONC-15114: [dmi0:processCacheRd:ATM:3] {allocate_p2|rd_data|wr_data|evictvld|bypass|rp_update|tagstateup|setwaydebug|}:000 000 00 expd:8'b10000000Closed</a></p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14968" rel="nofollow">CONC-14968: Coverage for PLRUReopened</a></p></li></ul></li></ul><h3 id="Ncore3.6.4FSYS:2024w32:-Urvish:">Urvish :</h3><ul><li><p><strong>ncore3.6.4 jiras</strong></p><ul><li><p>Worked on/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15147" rel="nofollow">CONC-15147</a> : hw_cfg_resiltech_mesh_mpf : ioaiu3, smi_tm mismatches. Exp value: 0x0 Act value: 0x1</p><ul><li><p>I fixed all the failure with hw_cfg_resiltech_mesh_mpf. Naveen reopened this jira with hw_<em>cfg_</em>10_e. I fixed all the failure with hw_<em>cfg_</em>10_e</p></li></ul></li><li><p>Debugged/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15095" rel="nofollow">CONC-15095</a> :  self checking tests - [IG-0] Data Mismatch.</p><ul><li><p>Fixed 4 different cases</p></li><li><p>Opened/Debugged/Resolved  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15203" rel="nofollow">CONC-15203</a> :  Debug/Fix atomic compare self checking test</p></li></ul></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15182" rel="nofollow">CONC-15182</a> : Trace trigger &quot;ncore initiated trace&quot; - op code match feature not enabled for ACE/ACE5LITE(ACELITE-E) write channel?</p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15114" rel="nofollow">CONC-15114</a> : [dmi0:processCacheRd:ATM:3] {allocate_p2|rd_data|wr_data|evictvld|bypass|rp_update|tagstateup|setwaydebug|}:000 000 00 expd:8'b10000000 </p></li><li><p>Worked on/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15151" rel="nofollow">CONC-15151</a> : directed_wr_rd_all_ioaius_to_all_targets_coh : Error-[CNST-CIF] Constraints inconsistency failure</p><ul><li><p>Made two fixes</p></li></ul></li><li><p>Worked on/Resoved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15114" rel="nofollow">CONC-15114</a> : [dmi0:processCacheRd:ATM:3] {allocate_p2|rd_data|wr_data|evictvld|bypass|rp_update|tagstateup|setwaydebug|}:000 000 00 expd:8'b10000000</p></li></ul></li><li><p><strong>ncore3.7 jiras</strong></p><ul><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14624" rel="nofollow">CONC-14624</a> : Enable default non-zero weights for ioaiu sequence</p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14818" rel="nofollow">CONC-14818</a> : FSYS: UVM_WARNING [TPRGED] Cleanup</p></li><li><p>Worked on/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14821" rel="nofollow">CONC-14821</a> : [check_phase] mem_consistency_checker: There were 2 reads on native i/f that didn't pass any data comparisons</p></li></ul></li></ul>