/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[5] | in_data[173]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_0z[3]);
  assign celloutsig_1_14z = celloutsig_1_10z ^ celloutsig_1_7z[0];
  assign celloutsig_0_5z = ~(celloutsig_0_0z[7] ^ celloutsig_0_3z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_6z[2]);
  assign celloutsig_0_1z = ~(in_data[34] ^ in_data[18]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[3] ^ celloutsig_0_0z[0]);
  assign celloutsig_1_9z = ~(in_data[102] ^ celloutsig_1_1z);
  assign celloutsig_1_17z = { celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z } == { celloutsig_1_3z[5], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_1_10z = celloutsig_1_3z >= { in_data[174:172], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_18z = celloutsig_0_0z[4:0] <= celloutsig_0_0z[5:1];
  assign celloutsig_1_15z = { celloutsig_1_12z[3:0], celloutsig_1_9z } && celloutsig_1_0z[4:0];
  assign celloutsig_0_4z = in_data[44:36] && { in_data[23:17], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[144:126], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } && { in_data[149:134], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_0z[1:0], celloutsig_1_7z } % { 1'h1, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_0z[6:5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, celloutsig_0_9z[9:1], celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_1z ? in_data[93:90] : { celloutsig_0_11z[2:1], celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[137] ? in_data[152:146] : in_data[117:111];
  assign celloutsig_0_3z = celloutsig_0_0z[4:0] !== in_data[62:58];
  assign celloutsig_1_4z = celloutsig_1_3z[6:1] !== in_data[133:128];
  assign celloutsig_1_7z = ~ celloutsig_1_0z[3:1];
  assign celloutsig_1_13z = ^ { celloutsig_1_0z[5:0], celloutsig_1_4z };
  assign celloutsig_1_8z = ^ { celloutsig_1_6z[1:0], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } >> { in_data[30:29], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_20z = { in_data[26:24], celloutsig_0_2z, celloutsig_0_5z } << celloutsig_0_14z[4:0];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z } >>> { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_0z } - { celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_1_19z = celloutsig_1_16z[3:0] - { celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_9z[9], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } - celloutsig_0_8z[8:2];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[80:73];
  always_latch
    if (!clkin_data[128]) celloutsig_1_16z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_16z = { celloutsig_1_6z[2:1], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_3z = { celloutsig_1_0z[5:0], celloutsig_1_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_6z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_6z = celloutsig_1_3z[5:3];
  assign { out_data[138:128], out_data[99:96], out_data[35:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
