INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../systolic_array_tb.cpp in debug mode
   Generating csim.exe
Out 0 [Partial] (SoF) => (0.00, 0.00)
Out 1 [Partial] => (0.00, 0.00)
Out 2 [Weight](Complex) => (0.00, 3.00)
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 4
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
