Analysis & Elaboration report for Dataflow
Sat Nov 26 02:19:47 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "Incrementer:INC"
  6. Port Connectivity Checks: "MUX_1_TO_2:mux_memout"
  7. Port Connectivity Checks: "MUX_3_to_1:mux_alub"
  8. Port Connectivity Checks: "MUX_4_to_1:muxrfa3"
  9. Port Connectivity Checks: "MUX_4_to_1:muxrfa2"
 10. Port Connectivity Checks: "MUX_4_to_1:muxrfa1"
 11. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Nov 26 02:19:47 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Dataflow                                    ;
; Top-level Entity Name              ; Dataflow                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; Dataflow           ; Dataflow           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "Incrementer:INC" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; z    ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX_1_TO_2:mux_memout"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MUX_3_to_1:mux_alub" ;
+-----------+-------+----------+------------------+
; Port      ; Type  ; Severity ; Details          ;
+-----------+-------+----------+------------------+
; a2[15..1] ; Input ; Info     ; Stuck at GND     ;
; a2[0]     ; Input ; Info     ; Stuck at VCC     ;
+-----------+-------+----------+------------------+


+------------------------------------------------+
; Port Connectivity Checks: "MUX_4_to_1:muxrfa3" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; a0   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "MUX_4_to_1:muxrfa2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; a2   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "MUX_4_to_1:muxrfa1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; a2   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Nov 26 02:19:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dataflow -c Dataflow --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: Register_File-bhv File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_File.vhd Line: 10
    Info (12023): Found entity 1: Register_File File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_File.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_16.vhd
    Info (12022): Found design unit 1: Register_16-Register_16_Arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_16.vhd Line: 13
    Info (12023): Found entity 1: Register_16 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_1.vhd
    Info (12022): Found design unit 1: Register_1-Register_1_Arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_1.vhd Line: 13
    Info (12023): Found entity 1: Register_1 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file incrementer.vhd
    Info (12022): Found design unit 1: Incrementer-Incrementer_Arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Incrementer.vhd Line: 16
    Info (12023): Found entity 1: Incrementer File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Incrementer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Structure_ALU File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/ALU.vhd Line: 10
    Info (12023): Found entity 1: ALU File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dataflow.vhd
    Info (12022): Found design unit 1: Dataflow-Dataflow_Arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 17
    Info (12023): Found entity 1: Dataflow File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd
    Info (12022): Found design unit 1: MUX_4_to_1-behavior File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_4_to_1.vhd Line: 16
    Info (12023): Found entity 1: MUX_4_to_1 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_4_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd
    Info (12022): Found design unit 1: MUX_2_to_1-Struct File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_2_to_1.vhd Line: 12
    Info (12023): Found entity 1: MUX_2_to_1 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_2_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-mem_arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Memory.vhd Line: 13
    Info (12023): Found entity 1: memory File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext_9.vhd
    Info (12022): Found design unit 1: sign_ext_9-SE_Arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_9.vhd Line: 13
    Info (12023): Found entity 1: sign_ext_9 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_9.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext_6.vhd
    Info (12022): Found design unit 1: sign_ext_6-SE_Arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_6.vhd Line: 13
    Info (12023): Found entity 1: sign_ext_6 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter_7bits.vhd
    Info (12022): Found design unit 1: shifter_7bits-arch File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Shifter_7bits.vhd Line: 12
    Info (12023): Found entity 1: shifter_7bits File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Shifter_7bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_5_to_1.vhd
    Info (12022): Found design unit 1: MUX_5_to_1-Struct File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_5_to_1.vhd Line: 12
    Info (12023): Found entity 1: MUX_5_to_1 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_5_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_1_to_5.vhd
    Info (12022): Found design unit 1: MUX_1_to_5-Struct File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_5.vhd Line: 12
    Info (12023): Found entity 1: MUX_1_TO_5 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_5.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_1_to_2.vhd
    Info (12022): Found design unit 1: MUX_1_to_2-Struct File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_2.vhd Line: 12
    Info (12023): Found entity 1: MUX_1_TO_2 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_3_to_1.vhd
    Info (12022): Found design unit 1: MUX_3_to_1-Struct File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_3_TO_1.vhd Line: 12
    Info (12023): Found entity 1: MUX_3_to_1 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_3_TO_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_1_to_3.vhd
    Info (12022): Found design unit 1: MUX_1_to_3-Struct File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_3.vhd Line: 12
    Info (12023): Found entity 1: MUX_1_TO_3 File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_3.vhd Line: 5
Info (12127): Elaborating entity "Dataflow" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Dataflow.vhd(144): used implicit default value for signal "mux_memop0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at Dataflow.vhd(145): object "mux_mem_op1" assigned a value but never read File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 145
Info (12128): Elaborating entity "Register_16" for hierarchy "Register_16:IR" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 152
Info (12128): Elaborating entity "MUX_4_to_1" for hierarchy "MUX_4_to_1:muxrfa1" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 155
Info (12128): Elaborating entity "shifter_7bits" for hierarchy "shifter_7bits:SH7" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 164
Info (12128): Elaborating entity "sign_ext_6" for hierarchy "sign_ext_6:SE6" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 167
Info (12128): Elaborating entity "MUX_5_to_1" for hierarchy "MUX_5_to_1:mux_rfd3" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 172
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:RegisterFile" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 175
Info (12128): Elaborating entity "MUX_1_TO_5" for hierarchy "MUX_1_TO_5:mux_rfd1" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 179
Info (12128): Elaborating entity "MUX_1_TO_2" for hierarchy "MUX_1_TO_2:mux_rfd2" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 182
Info (12128): Elaborating entity "MUX_2_to_1" for hierarchy "MUX_2_to_1:mux_alua" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 185
Info (12128): Elaborating entity "MUX_3_to_1" for hierarchy "MUX_3_to_1:mux_alub" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 188
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_1" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 191
Info (12128): Elaborating entity "Register_1" for hierarchy "Register_1:C" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 194
Info (12128): Elaborating entity "MUX_1_TO_3" for hierarchy "MUX_1_TO_3:mux_aluc" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 200
Info (12128): Elaborating entity "Incrementer" for hierarchy "Incrementer:INC" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 218
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd Line: 221
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Sat Nov 26 02:19:47 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:14


