;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, @22
	SLT -3, <0
	MOV 12, 700
	SUB <21, 5
	SUB <21, 5
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SLT -3, <0
	SPL <-212, <10
	SLT -3, <0
	SUB 530, -10
	SUB #270, <1
	SUB -2, @0
	MOV 53, 501
	JMN <-127, @102
	SUB -2, @0
	SUB @-127, 100
	CMP #0, -8
	SUB <21, 5
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB 53, 501
	CMP @-107, @-108
	CMP @-107, @-108
	ADD 0, -60
	DJN 0, -60
	SUB @-127, 100
	JMZ -427, @-726
	SUB <21, 5
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-21
	MOV -1, <-21
	JMP 1, @270
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-22
	MOV -7, <-20
	MOV -1, <-21
