#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 19:16:01 2024
# Process ID: 59232
# Current directory: F:/ZYNQ/ZYNQ7035/1_AXIFull_HP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent60344 F:\ZYNQ\ZYNQ7035\1_AXIFull_HP\1_AXIFull_HP.xpr
# Log file: F:/ZYNQ/ZYNQ7035/1_AXIFull_HP/vivado.log
# Journal file: F:/ZYNQ/ZYNQ7035/1_AXIFull_HP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/ZYNQ7035/1_AXIFull_HP/1_AXIFull_HP.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_smartconnect_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_proc_sys_reset_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_clk_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_DVI_Transmitter_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_myip_0_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/ZYNQ7035/1_AXIFull_HP/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/ZYNQ7035/1_AXIFull_HP/ip_repo/DVI_TX'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 792.848 ; gain = 126.613
open_bd_design {F:/ZYNQ/ZYNQ7035/1_AXIFull_HP/1_AXIFull_HP.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Successfully read diagram <design_1> from BD file <F:/ZYNQ/ZYNQ7035/1_AXIFull_HP/1_AXIFull_HP.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 19:16:52 2024...
