\hypertarget{stm32f7xx__hal__spi_8h}{}\doxysection{Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+spi.h File Reference}
\label{stm32f7xx__hal__spi_8h}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_spi.h@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_spi.h}}


Header file of SPI HAL module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}../../../\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+spi\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPI Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPI handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gaac0006cdf5670741f8702e55d4bf4601}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_ga75f5edd4e2a7a95bc9a994244df52460}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+MODF}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gad1163823ec5fa89e4670366565d4ab93}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+CRC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_ga9587f998fed196a4f30c38f2da731c0f}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+OVR}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gaf03238e57dd0c4d277fef2aa7a083133}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+FRE}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gaaf91992131301e3fc7f2ce62fb011f6c}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+DMA}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_ga777b36b52caf926a384976baf34530a3}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+FLAG}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gab7fa15838d5ef9316ed8a0ec1c782fb7}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+ABORT}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___mode_ga75f094fee5a9dc10b88401ccd17925d3}{SPI\+\_\+\+MODE\+\_\+\+SLAVE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___mode_gaa335c2abdfad9e6f6c2677719d93b64e}{SPI\+\_\+\+MODE\+\_\+\+MASTER}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___direction_gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3}{SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___direction_ga444826cf94667f75503f54704b2fb391}{SPI\+\_\+\+DIRECTION\+\_\+2\+LINES\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___direction_gab0f684caf5f1d6ac1e73d90a4778ab93}{SPI\+\_\+\+DIRECTION\+\_\+1\+LINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga333dd776c2e5bd34a62ec2c778e79b31}{SPI\+\_\+\+DATASIZE\+\_\+4\+BIT}}~(0x00000300U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_gac419892f10e003ca1610b02764a9571a}{SPI\+\_\+\+DATASIZE\+\_\+5\+BIT}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga4ae84231733c205f5824fd04411f4256}{SPI\+\_\+\+DATASIZE\+\_\+6\+BIT}}~(0x00000500U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga255495a4ed0b621c7febc3381cc126a3}{SPI\+\_\+\+DATASIZE\+\_\+7\+BIT}}~(0x00000600U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga773e9fc5d44c9661c829361fbd073152}{SPI\+\_\+\+DATASIZE\+\_\+8\+BIT}}~(0x00000700U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga5aaa20dba9ccfa33b21b5b0412b3b9a4}{SPI\+\_\+\+DATASIZE\+\_\+9\+BIT}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga45f9441b23fa3975e6a66329e3edc540}{SPI\+\_\+\+DATASIZE\+\_\+10\+BIT}}~(0x00000900U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_gac89fef02c2b72a45f0d9bd4b9108464f}{SPI\+\_\+\+DATASIZE\+\_\+11\+BIT}}~(0x00000\+A00U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga6156f3714711c5aa25444cb0db4de48e}{SPI\+\_\+\+DATASIZE\+\_\+12\+BIT}}~(0x00000\+B00U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga99da120c51ef48974fea4a9da210184c}{SPI\+\_\+\+DATASIZE\+\_\+13\+BIT}}~(0x00000\+C00U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_gac9b8f5abf1d7d31f2d814e5f19546df9}{SPI\+\_\+\+DATASIZE\+\_\+14\+BIT}}~(0x00000\+D00U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga36b5ba62b97fae23c1162a87b256ca45}{SPI\+\_\+\+DATASIZE\+\_\+15\+BIT}}~(0x00000\+E00U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___data___size_ga902147b9ead27cd9333240c72ce74f59}{SPI\+\_\+\+DATASIZE\+\_\+16\+BIT}}~(0x00000\+F00U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___polarity_gaf61e3c6ec671baef099516265793c8df}{SPI\+\_\+\+POLARITY\+\_\+\+LOW}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___polarity_ga6910e2527b7511eb3a55946b9b775cff}{SPI\+\_\+\+POLARITY\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}{SPI\+\_\+\+PHASE\+\_\+1\+EDGE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}{SPI\+\_\+\+PHASE\+\_\+2\+EDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___slave___select__management_ga0bf14691b9d03eb158f190cefa7ab8fc}{SPI\+\_\+\+NSS\+\_\+\+SOFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___slave___select__management_ga62c42a5e28ce3b0dc92c5186c10accf8}{SPI\+\_\+\+NSS\+\_\+\+HARD\+\_\+\+INPUT}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___slave___select__management_gab7f2da432661406a37fa2afe4efacd87}{SPI\+\_\+\+NSS\+\_\+\+HARD\+\_\+\+OUTPUT}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}} $<$$<$ 16U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___n_s_s_p___mode_gac6243661f7fabde22ef936590f88be78}{SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\+\_\+\+CR2\+\_\+\+NSSP}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___n_s_s_p___mode_ga34736b4ea038be7723b31a0416a26832}{SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga3c1e615518e705b8120f164ff4c1968e}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+2}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga807568c52b5ba449d7a2b1b85549db24}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga2393359eb495f95163206e17194f4847}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_gad6a08d920ad4ee524cf55cd09e4c4d0e}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga53fda39d29f04b815f525b7f8c8dd9c2}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+32}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga64129361cbd23907d14144befe2209f4}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+64}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga939117a1ff97fbf4f1340cbb3141fb29}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+128}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga4debd0953aeeb470eae28a42aa8289c2}{SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+256}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission_ga2280ac1a6ed587b516419b5df6a8ea55}{SPI\+\_\+\+FIRSTBIT\+\_\+\+MSB}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission_ga8b608690a1adf9df40f271c228a479a3}{SPI\+\_\+\+FIRSTBIT\+\_\+\+LSB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___t_i__mode_gaffbf066ee656a4d56b75fa721a2eabcd}{SPI\+\_\+\+TIMODE\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___t_i__mode_ga8b31d4b25f951edd1dfd7cf6d4387517}{SPI\+\_\+\+TIMODE\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c___calculation_ga9cd586b66473d7f207103a443280820e}{SPI\+\_\+\+CRCCALCULATION\+\_\+\+DISABLE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c___calculation_ga431d368997c9c41e8923cbcd41b00123}{SPI\+\_\+\+CRCCALCULATION\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c__length_ga2c09210b093323a8e84af832657568ce}{SPI\+\_\+\+CRC\+\_\+\+LENGTH\+\_\+\+DATASIZE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c__length_ga9340cbde2576d63c53c3ee50d3303886}{SPI\+\_\+\+CRC\+\_\+\+LENGTH\+\_\+8\+BIT}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c__length_ga780edaa0a72a79c4d0fa9618541aaad8}{SPI\+\_\+\+CRC\+\_\+\+LENGTH\+\_\+16\+BIT}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___f_i_f_o__reception__threshold_gad59c107b3fee1ca1d6366b4b3c995c88}{SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___f_i_f_o__reception__threshold_ga89c3d57e576b7855dc34df26fd6b9972}{SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+QF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___f_i_f_o__reception__threshold_ga6e9184eadc370323383fe560209d1084}{SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+HF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}{SPI\+\_\+\+IT\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}{SPI\+\_\+\+IT\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}{SPI\+\_\+\+IT\+\_\+\+ERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}{SPI\+\_\+\+FLAG\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}   /$\ast$ SPI \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} flag\+: Rx buffer not empty flag       $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}{SPI\+\_\+\+FLAG\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}    /$\ast$ SPI \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} flag\+: Tx buffer empty flag           $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}{SPI\+\_\+\+FLAG\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}    /$\ast$ SPI \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} flag\+: Busy flag                      $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}{SPI\+\_\+\+FLAG\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}} /$\ast$ SPI Error flag\+: \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}} error flag                  $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}{SPI\+\_\+\+FLAG\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}   /$\ast$ SPI Error flag\+: Mode fault flag                 $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}{SPI\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}    /$\ast$ SPI Error flag\+: Overrun flag                    $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}{SPI\+\_\+\+FLAG\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}    /$\ast$ SPI Error flag\+: TI \mbox{\hyperlink{flight__command_8h_a37e90f5e3bd99fac2021fb3a326607d4}{mode}} frame format error flag $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gac8148197385a872c6f996a78928d1c20}{SPI\+\_\+\+FLAG\+\_\+\+FTLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}  /$\ast$ SPI fifo transmission level                     $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga4406c904711e73f41bfbc930bfc92d58}{SPI\+\_\+\+FLAG\+\_\+\+FRLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}  /$\ast$ SPI fifo reception level                        $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}{SPI\+\_\+\+FLAG\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_p_i__transmission__fifo__status__level_gab9b0d7e2ab72c8ea98643791effa0576}{SPI\+\_\+\+FTLVL\+\_\+\+EMPTY}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__transmission__fifo__status__level_ga039713282e09cee7d70416ffc376b0e2}{SPI\+\_\+\+FTLVL\+\_\+\+QUARTER\+\_\+\+FULL}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__transmission__fifo__status__level_ga24ec0c2f3fbab8659495c7034f7488fc}{SPI\+\_\+\+FTLVL\+\_\+\+HALF\+\_\+\+FULL}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__transmission__fifo__status__level_gafb4f8ba450a3df2f7a5586e3fb89c60d}{SPI\+\_\+\+FTLVL\+\_\+\+FULL}}~(0x00001800U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_gacff8d3b7b616ec343a64624ee7f0bff7}{SPI\+\_\+\+FRLVL\+\_\+\+EMPTY}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_ga66988763eea1cfd54424369e43fb18f4}{SPI\+\_\+\+FRLVL\+\_\+\+QUARTER\+\_\+\+FULL}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_ga7aa0da3b1a4379fafa19742219004007}{SPI\+\_\+\+FRLVL\+\_\+\+HALF\+\_\+\+FULL}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_gaac1ae95d9b33c6f3493aa5e010bb3239}{SPI\+\_\+\+FRLVL\+\_\+\+FULL}}~(0x00000600U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga0d846f9517715960873e854b4a0790b0}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset SPI handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga76064652f6f56d8868720b5541e854f5}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified SPI interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga47fa7321c5755bfbff1a7229fbe5b21c}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified SPI interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gabdaab061e4603331a0ec4b9d651df0b5}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gaa0bbe5fb55f93fd277ddb6acf58cec53}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gad1cb4100b67726531ad426d300f4cd26}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+CRCERRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = (uint16\+\_\+t)($\sim$\mbox{\hyperlink{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}{SPI\+\_\+\+FLAG\+\_\+\+CRCERR}}))
\begin{DoxyCompactList}\small\item\em Clear the SPI CRCERR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga6c88becbe528c542156bc201622efba2}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+MODFFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI MODF pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gaf6af33b1c5d334b9fe7bb778c5b6442e}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+OVRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI OVR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga7ff182f5cf6c731318c882351d6d7ac2}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+FREFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI FRE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga16d2d73c2b16004499ae8d492e71fd4e}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}})
\begin{DoxyCompactList}\small\item\em Enable the SPI peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gaa10d88f87d16de53bd81dfb33bd56959}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}})
\begin{DoxyCompactList}\small\item\em Disable the SPI peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gae3b2eb5e818e58b66474d42dedac5523}{SPI\+\_\+1\+LINE\+\_\+\+TX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}})
\begin{DoxyCompactList}\small\item\em Set the SPI transmit-\/only mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gaa8d58cef91c1874d5a4dde4014cf6269}{SPI\+\_\+1\+LINE\+\_\+\+RX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}})
\begin{DoxyCompactList}\small\item\em Set the SPI receive-\/only mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gab120a0085b72939e7d19c4f6b3381a99}{SPI\+\_\+\+RESET\+\_\+\+CRC}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset the CRC calculation of the SPI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gae9c6be610681f2142fb012de95e6e59d}{SPI\+\_\+\+CHECK\+\_\+\+FLAG}}(\+\_\+\+\_\+\+SR\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga8ab087388d8930531498165ac8f066a2}{SPI\+\_\+\+CHECK\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+CR2\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI Interrupt is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga3dd95189a3729f12ca354b757519ca01}{IS\+\_\+\+SPI\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga6c66285d42fc3baf5ecaceadb54ee42a}{IS\+\_\+\+SPI\+\_\+\+DIRECTION}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gaff84471ab30ddd79cefd0c43dfe628c8}{IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) == \mbox{\hyperlink{group___s_p_i___direction_gaa7cb7f4bf4eebbf91bcfaeb17ebba7f3}{SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}})
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is 2 lines. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga525d9decc1251ec9037bd3c66c0e3a8c}{IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+2\+LINES\+\_\+\+OR\+\_\+1\+LINE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is 1 or 2 lines. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gac04b1218a162772dca3854aa3a441856}{IS\+\_\+\+SPI\+\_\+\+DATASIZE}}(\+\_\+\+\_\+\+DATASIZE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Data Size parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gad60cb1a9c1e1f89e8e9740a0ca734443}{IS\+\_\+\+SPI\+\_\+\+CPOL}}(\+\_\+\+\_\+\+CPOL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Serial clock steady state parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gaf5ed92fbe83dada8ebcce64c04ef0f72}{IS\+\_\+\+SPI\+\_\+\+CPHA}}(\+\_\+\+\_\+\+CPHA\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Clock Phase parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga7e90530e595a47ab465e3e222014f5e3}{IS\+\_\+\+SPI\+\_\+\+NSS}}(\+\_\+\+\_\+\+NSS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Slave Select parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga59317f70e75953c1c2f7d1d67d173db1}{IS\+\_\+\+SPI\+\_\+\+NSSP}}(\+\_\+\+\_\+\+NSSP\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI NSS Pulse parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gad15d5bdc7ac1698d1956a25b200e1f25}{IS\+\_\+\+SPI\+\_\+\+BAUDRATE\+\_\+\+PRESCALER}}(\+\_\+\+\_\+\+PRESCALER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Baudrate prescaler parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga780c503aa8adae30dea1f034ac500d7f}{IS\+\_\+\+SPI\+\_\+\+FIRST\+\_\+\+BIT}}(\+\_\+\+\_\+\+BIT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI MSB LSB transmission parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga8e3c348af57cf973277018958fccfed9}{IS\+\_\+\+SPI\+\_\+\+TIMODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI TI mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga5416429a2e9024b142c972eacb1fd021}{IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+CALCULATION}}(\+\_\+\+\_\+\+CALCULATION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI CRC calculation enabled state is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga772f85d2cf9be95f50c9b9526462a85e}{IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+LENGTH}}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI CRC length is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga1b4b6bb5771cb0070af660d169d4ef09}{IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+POLYNOMIAL}}(\+\_\+\+\_\+\+POLYNOMIAL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gae54950bcff11d9165b99957cf8746ae4}{IS\+\_\+\+SPI\+\_\+\+DMA\+\_\+\+HANDLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+) != NULL)
\begin{DoxyCompactList}\small\item\em Checks if DMA handle is valid. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPI handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x03U
, \newline
\mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x04U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX}} = 0x05U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+ERROR}} = 0x06U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+ABORT}} = 0x07U
 \}
\begin{DoxyCompactList}\small\item\em HAL SPI State structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gaadb9d40e710c714d96b2501996658c44}{HAL\+\_\+\+SPI\+\_\+\+Init}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gaca2db2a7bbed96ac013c565080fb61f2}{HAL\+\_\+\+SPI\+\_\+\+De\+Init}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group1_ga17f583be14b22caffa6c4e56dcd035ef}{HAL\+\_\+\+SPI\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gabadc4d4974af1afd943e8d13589068e1}{HAL\+\_\+\+SPI\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga02ec86e05d0702387c221f90b6f041a2}{HAL\+\_\+\+SPI\+\_\+\+Transmit}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_gafdf43dbe4e5ef225bed6650b6e8c6313}{HAL\+\_\+\+SPI\+\_\+\+Receive}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga7c3106fe01493a33b08e5c617f45aeb1}{HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_gafbb309aa738bb3296934fb1a39ffbf40}{HAL\+\_\+\+SPI\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_gaaae0af2e2db7e7549b52b020a18f6168}{HAL\+\_\+\+SPI\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga518c43d8323499451e7f4782a9dc6e32}{HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga6aebe304396c3e18b55f926dae0dadcb}{HAL\+\_\+\+SPI\+\_\+\+Transmit\+\_\+\+DMA}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga626bb2ec54e7b6ff9bd5d807ae6e6e24}{HAL\+\_\+\+SPI\+\_\+\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga228553c64b10b8dade9fee525a8a489d}{HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive\+\_\+\+DMA}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga61e4a628d6918ec838736d65ae135031}{HAL\+\_\+\+SPI\+\_\+\+DMAPause}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga7fdd4b7aa5c6bd560a476c833f546d93}{HAL\+\_\+\+SPI\+\_\+\+DMAResume}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga7e01eb529af91fabc950180b927fa355}{HAL\+\_\+\+SPI\+\_\+\+DMAStop}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga11c74b1d91d88ff336f674f6376cc904}{HAL\+\_\+\+SPI\+\_\+\+Abort}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga75d7782876ed13b9f8aebfa8dbba5a1c}{HAL\+\_\+\+SPI\+\_\+\+Abort\+\_\+\+IT}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_gaf3da6e0a87468bc039b578c21329df47}{HAL\+\_\+\+SPI\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga0a99ab4f6aa6ee7dc2abca5483910dde}{HAL\+\_\+\+SPI\+\_\+\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga3df7021fe24cf874f8b1eec5bd5f4cb3}{HAL\+\_\+\+SPI\+\_\+\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga04e63f382f172164c8e7cae4ff5d883c}{HAL\+\_\+\+SPI\+\_\+\+Tx\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga931ef2f7fd94ffa16ec431972b1b237f}{HAL\+\_\+\+SPI\+\_\+\+Tx\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_gacf622756a3814edfacf449b5749b048a}{HAL\+\_\+\+SPI\+\_\+\+Rx\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_gab46e2325b0880d5b5a301792438b151b}{HAL\+\_\+\+SPI\+\_\+\+Tx\+Rx\+Half\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga3db7835e7e7ac335887f62fedf156926}{HAL\+\_\+\+SPI\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group2_ga4a2593ec36fa4def11929e65f631f3cf}{HAL\+\_\+\+SPI\+\_\+\+Abort\+Cplt\+Callback}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_p_i___exported___functions___group3_ga4e599e7fac80bb2eb0fd3f1737e50a5e}{HAL\+\_\+\+SPI\+\_\+\+Get\+State}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions___group3_ga7f4d30dc380760d19ee4c582b91ed7f6}{HAL\+\_\+\+SPI\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of SPI HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32f7xx__hal__spi_8h_source}{stm32f7xx\+\_\+hal\+\_\+spi.\+h}}.

