v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=Cyclone FPGA
T 55900 40700 5 14 1 1 0 1 1
file=fpga.sch
T 63700 40700 5 14 1 1 0 4 1
page=11
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 44500 49700 1 0 0 EP1C3T144-1.sym
{
T 44800 55800 5 10 0 0 0 0 1
symversion=1.0
T 44800 56000 5 10 0 0 0 0 1
device=IC
T 44800 56200 5 10 0 0 0 0 1
footprint=LQFP144_20
T 44800 55450 5 10 1 1 0 0 1
refdes=U301
T 44800 49950 5 10 1 1 0 2 1
value=EP1C3T144
}
C 58000 51700 1 0 0 EP1C3T144-2.sym
{
T 58300 56300 5 10 0 0 0 0 1
symversion=1.0
T 58300 56500 5 10 0 0 0 0 1
device=IC
T 58300 56700 5 10 0 0 0 0 1
footprint=LQFP144_20
T 58300 55950 5 10 1 1 0 0 1
refdes=U301
T 58300 51950 5 10 1 1 0 2 1
value=EP1C3T144
}
C 44500 42500 1 0 0 EP1C3T144-3.sym
{
T 44800 47700 5 10 0 0 0 0 1
symversion=1.0
T 44800 47900 5 10 0 0 0 0 1
device=IC
T 44800 48100 5 10 0 0 0 0 1
footprint=LQFP144_20
T 44800 47350 5 10 1 1 0 0 1
refdes=U301
T 44800 42750 5 10 1 1 0 2 1
value=EP1C3T144
}
C 58000 44000 1 0 0 EP1C3T144-4.sym
{
T 58300 48600 5 10 0 0 0 0 1
symversion=1.0
T 58300 48800 5 10 0 0 0 0 1
device=IC
T 58300 49000 5 10 0 0 0 0 1
footprint=LQFP144_20
T 58300 48250 5 10 1 1 0 0 1
refdes=U301
T 58300 44250 5 10 1 1 0 2 1
value=EP1C3T144
}
C 46800 49100 1 0 0 GND-1.sym
N 46700 49600 47300 49600 4
N 47000 49500 47000 49600 4
C 46800 41900 1 0 0 GND-1.sym
N 46900 42500 46900 42400 4
N 46900 42400 47100 42400 4
N 47100 42400 47100 42500 4
N 47000 42300 47000 42400 4
N 46700 49600 46700 49700 4
N 46900 49600 46900 49700 4
N 47100 49600 47100 49700 4
N 47300 49600 47300 49700 4
C 60300 51100 1 0 0 GND-1.sym
N 60200 51600 60800 51600 4
N 60500 51500 60500 51600 4
N 60200 51600 60200 51700 4
N 60400 51600 60400 51700 4
N 60600 51600 60600 51700 4
N 60800 51600 60800 51700 4
C 60300 43400 1 0 0 GND-1.sym
N 60200 43900 60800 43900 4
N 60500 43800 60500 43900 4
N 60200 43900 60200 44000 4
N 60400 43900 60400 44000 4
N 60600 43900 60600 44000 4
N 60800 43900 60800 44000 4
C 60800 50000 1 0 0 VCC_FPGA_INT-1.sym
C 46700 48300 1 0 0 VCC-1.sym
C 45800 48000 1 0 0 cap-1.sym
{
T 45900 48300 5 10 1 1 0 6 1
refdes=C309
T 46000 48800 5 10 0 0 0 0 1
symversion=1.0
T 46000 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 46000 49200 5 10 0 0 0 0 1
footprint=0402
T 46300 48300 5 10 1 1 0 0 1
value=100n
}
C 45800 47500 1 0 0 cap-1.sym
{
T 45900 47800 5 10 1 1 0 6 1
refdes=C310
T 46000 48300 5 10 0 0 0 0 1
symversion=1.0
T 46000 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 46000 48700 5 10 0 0 0 0 1
footprint=0402
T 46300 47800 5 10 1 1 0 0 1
value=100n
}
N 46400 47700 47100 47700 4
N 46900 47600 46900 48300 4
N 46400 48200 46900 48200 4
N 47100 47600 47100 48200 4
N 46900 48200 47100 48200 4
C 44900 48200 1 270 0 GND-1.sym
N 45800 48200 45400 48200 4
N 45400 48200 45400 47700 4
N 45400 47700 45800 47700 4
N 45300 48000 45400 48000 4
C 45700 56100 1 0 0 cap-1.sym
{
T 45900 56900 5 10 0 0 0 0 1
symversion=1.0
T 45900 57100 5 10 0 0 0 0 1
device=CAPACITOR
T 45900 57300 5 10 0 0 0 0 1
footprint=0402
T 45800 56400 5 10 1 1 0 6 1
refdes=C301
T 46200 56400 5 10 1 1 0 0 1
value=100n
}
C 45700 55600 1 0 0 cap-1.sym
{
T 45900 56400 5 10 0 0 0 0 1
symversion=1.0
T 45900 56600 5 10 0 0 0 0 1
device=CAPACITOR
T 45900 56800 5 10 0 0 0 0 1
footprint=0402
T 45800 55900 5 10 1 1 0 6 1
refdes=C302
T 46200 55900 5 10 1 1 0 0 1
value=100n
}
N 46300 55800 47000 55800 4
N 46800 55700 46800 56800 4
N 46300 56300 46800 56300 4
N 47000 55700 47000 56300 4
N 46800 56300 47000 56300 4
C 44800 56300 1 270 0 GND-1.sym
N 45700 56300 45300 56300 4
N 45300 56300 45300 55800 4
N 45300 55800 45700 55800 4
N 45200 56100 45300 56100 4
C 47000 57700 1 0 0 VCC_FPGA_INT-1.sym
C 47400 56700 1 90 0 fbead-1.sym
{
T 46950 57300 5 10 1 1 90 0 1
refdes=FB301
T 46700 56700 5 10 0 0 90 0 1
symversion=1.0
T 46500 56700 5 10 0 0 90 0 1
device=FERRITE BEAD
T 46300 56700 5 10 0 0 90 0 1
footprint=0603
T 47150 57300 5 10 1 1 90 0 1
value=600R
}
N 47200 57700 47200 57500 4
C 47600 56100 1 0 0 cap-1.sym
{
T 47800 56900 5 10 0 0 0 0 1
symversion=1.0
T 47800 57100 5 10 0 0 0 0 1
device=CAPACITOR
T 47800 57300 5 10 0 0 0 0 1
footprint=0603
T 47700 56400 5 10 1 1 0 6 1
refdes=C303
T 48100 56400 5 10 1 1 0 0 1
value=4u7
}
C 47600 55600 1 0 0 cap-1.sym
{
T 47800 56400 5 10 0 0 0 0 1
symversion=1.0
T 47800 56600 5 10 0 0 0 0 1
device=CAPACITOR
T 47800 56800 5 10 0 0 0 0 1
footprint=0402
T 47700 55900 5 10 1 1 0 6 1
refdes=C304
T 48100 55900 5 10 1 1 0 0 1
value=100n
}
N 47200 56700 47200 55700 4
N 47600 56300 47200 56300 4
N 47600 55800 47200 55800 4
C 49100 55900 1 90 0 GND-1.sym
N 48200 56300 48600 56300 4
N 48600 56300 48600 55800 4
N 48600 55800 48200 55800 4
N 48600 56100 48700 56100 4
C 59800 49600 1 0 0 VCC_FPGA_IO-1.sym
C 59100 48900 1 0 0 cap-1.sym
{
T 59300 49700 5 10 0 0 0 0 1
symversion=1.0
T 59300 49900 5 10 0 0 0 0 1
device=CAPACITOR
T 59300 50100 5 10 0 0 0 0 1
footprint=0402
T 59200 49200 5 10 1 1 0 6 1
refdes=C311
T 59600 49200 5 10 1 1 0 0 1
value=100n
}
N 59700 48600 60400 48600 4
N 59700 49100 60200 49100 4
N 60200 49100 60400 49100 4
C 58200 49100 1 270 0 GND-1.sym
N 59100 49100 58700 49100 4
N 58700 49100 58700 48600 4
N 58700 48600 59100 48600 4
N 58600 48900 58700 48900 4
C 59100 48400 1 0 0 cap-1.sym
{
T 59200 48700 5 10 1 1 0 6 1
refdes=C312
T 59600 48700 5 10 1 1 0 0 1
value=100n
T 59300 49200 5 10 0 0 0 0 1
symversion=1.0
T 59300 49400 5 10 0 0 0 0 1
device=CAPACITOR
T 59300 49600 5 10 0 0 0 0 1
footprint=0402
}
N 60200 48500 60200 49600 4
N 60400 48500 60400 49100 4
N 60200 49600 60000 49600 4
C 61900 48900 1 0 1 cap-1.sym
{
T 61700 49700 5 10 0 0 0 6 1
symversion=1.0
T 61700 49900 5 10 0 0 0 6 1
device=CAPACITOR
T 61700 50100 5 10 0 0 0 6 1
footprint=0402
T 61800 49200 5 10 1 1 0 0 1
refdes=C313
T 61400 49200 5 10 1 1 0 6 1
value=100n
}
N 61300 48600 60600 48600 4
N 60600 49100 61300 49100 4
C 62800 49100 1 90 1 GND-1.sym
N 61900 49100 62300 49100 4
N 62300 49100 62300 48600 4
N 62300 48600 61900 48600 4
N 62400 48900 62300 48900 4
C 61900 48400 1 0 1 cap-1.sym
{
T 61700 49200 5 10 0 0 0 6 1
symversion=1.0
T 61700 49400 5 10 0 0 0 6 1
device=CAPACITOR
T 61700 49600 5 10 0 0 0 6 1
footprint=0402
T 61800 48700 5 10 1 1 0 0 1
refdes=C314
T 61400 48700 5 10 1 1 0 6 1
value=100n
}
N 60600 48500 60600 49100 4
N 60800 48500 60800 49100 4
N 60800 49100 60800 50000 4
N 60800 50000 61000 50000 4
C 60800 57700 1 0 0 VCC_FPGA_INT-1.sym
C 59100 56600 1 0 0 cap-1.sym
{
T 59300 57400 5 10 0 0 0 0 1
symversion=1.0
T 59300 57600 5 10 0 0 0 0 1
device=CAPACITOR
T 59300 57800 5 10 0 0 0 0 1
footprint=0402
T 59200 56900 5 10 1 1 0 6 1
refdes=C305
T 59600 56900 5 10 1 1 0 0 1
value=100n
}
N 59700 56300 60400 56300 4
N 59700 56800 60200 56800 4
N 60200 56800 60400 56800 4
C 58200 56800 1 270 0 GND-1.sym
N 59100 56800 58700 56800 4
N 58700 56800 58700 56300 4
N 58700 56300 59100 56300 4
N 58600 56600 58700 56600 4
C 59100 56100 1 0 0 cap-1.sym
{
T 59300 56900 5 10 0 0 0 0 1
symversion=1.0
T 59300 57100 5 10 0 0 0 0 1
device=CAPACITOR
T 59300 57300 5 10 0 0 0 0 1
footprint=0402
T 59200 56400 5 10 1 1 0 6 1
refdes=C306
T 59600 56400 5 10 1 1 0 0 1
value=100n
}
N 60200 56200 60200 57200 4
N 60400 56200 60400 56800 4
C 61900 56600 1 0 1 cap-1.sym
{
T 61700 57400 5 10 0 0 0 6 1
symversion=1.0
T 61700 57600 5 10 0 0 0 6 1
device=CAPACITOR
T 61700 57800 5 10 0 0 0 6 1
footprint=0402
T 61800 56900 5 10 1 1 0 0 1
refdes=C307
T 61400 56900 5 10 1 1 0 6 1
value=100n
}
N 61300 56300 60600 56300 4
N 60600 56800 61300 56800 4
C 62800 56800 1 90 1 GND-1.sym
N 61900 56800 62300 56800 4
N 62300 56800 62300 56300 4
N 62300 56300 61900 56300 4
N 62400 56600 62300 56600 4
C 61900 56100 1 0 1 cap-1.sym
{
T 61700 56900 5 10 0 0 0 6 1
symversion=1.0
T 61700 57100 5 10 0 0 0 6 1
device=CAPACITOR
T 61700 57300 5 10 0 0 0 6 1
footprint=0402
T 61800 56400 5 10 1 1 0 0 1
refdes=C308
T 61400 56400 5 10 1 1 0 6 1
value=100n
}
N 60600 56200 60600 56800 4
N 60800 56200 60800 56800 4
N 60800 56800 60800 57700 4
N 60800 57700 61000 57700 4
C 49800 50700 1 0 0 GND-1.sym
N 49300 51300 50000 51300 4
N 49300 51100 50000 51100 4
N 49300 43500 50800 43500 4
{
T 50700 43550 5 8 1 1 0 6 1
netname=TMS
}
N 49300 43300 50800 43300 4
{
T 50700 43350 5 8 1 1 0 6 1
netname=TDI
}
N 49300 43700 50800 43700 4
{
T 50700 43750 5 8 1 1 0 6 1
netname=TDO
}
N 49300 43900 50800 43900 4
{
T 50700 43950 5 8 1 1 0 6 1
netname=TCK
}
C 43000 43100 1 0 1 out-1.sym
{
T 43000 44700 5 10 0 0 0 6 1
symversion=1.0
T 43000 44500 5 10 0 0 0 6 1
value=OUTPUT
T 42100 43300 5 10 1 1 0 7 1
refdes=nSTATUS
T 43000 44900 5 10 0 0 0 6 1
device=none
}
C 43000 43300 1 0 1 out-1.sym
{
T 43000 44900 5 10 0 0 0 6 1
symversion=1.0
T 43000 44700 5 10 0 0 0 6 1
value=OUTPUT
T 42100 43500 5 10 1 1 0 7 1
refdes=CONF_DONE
T 43000 45100 5 10 0 0 0 6 1
device=none
}
N 43000 43500 44500 43500 4
{
T 43100 43550 5 8 1 1 0 0 1
netname=CONF_DONE
}
N 43000 43300 44500 43300 4
{
T 43100 43350 5 8 1 1 0 0 1
netname=nSTATUS
}
C 43000 51700 1 0 1 in-1.sym
{
T 43000 53300 5 10 0 0 0 6 1
symversion=1.0
T 43000 53500 5 10 0 0 0 6 1
device=none
T 43000 53100 5 10 0 0 0 6 1
value=INPUT
T 42100 51900 5 10 1 1 0 7 1
refdes=DATA0
}
C 43000 51500 1 0 1 in-1.sym
{
T 43000 53100 5 10 0 0 0 6 1
symversion=1.0
T 43000 53300 5 10 0 0 0 6 1
device=none
T 43000 52900 5 10 0 0 0 6 1
value=INPUT
T 42100 51700 5 10 1 1 0 7 1
refdes=DCLK
}
C 43000 51300 1 0 1 in-1.sym
{
T 43000 52900 5 10 0 0 0 6 1
symversion=1.0
T 43000 53100 5 10 0 0 0 6 1
device=none
T 43000 52700 5 10 0 0 0 6 1
value=INPUT
T 42100 51500 5 10 1 1 0 7 1
refdes=nCONFIG
}
C 44000 50700 1 0 0 GND-1.sym
N 44200 51100 44500 51100 4
N 43000 51900 44500 51900 4
{
T 43100 51950 5 8 1 1 0 0 1
netname=DATA0
}
N 42300 48800 42300 48500 4
N 44200 47700 41100 47700 4
{
T 44100 47750 5 8 1 1 0 6 1
netname=nCONFIG
}
N 44200 48100 41100 48100 4
{
T 44100 48150 5 8 1 1 0 6 1
netname=CONF_DONE
}
N 44200 48500 41100 48500 4
{
T 44100 48550 5 8 1 1 0 6 1
netname=nSTATUS
}
C 41700 50400 1 0 0 VCC-1.sym
T 47000 52700 6 16 1 0 0 4 1
IOBANK_1
T 60500 54000 6 16 1 0 0 4 1
IOBANK_2
T 60500 46200 6 18 1 0 0 4 1
IOBANK_4
T 47000 45100 6 18 1 0 0 4 1
IOBANK_3
N 41900 48800 41900 48100 4
N 41500 48800 41500 47700 4
N 41500 50200 41500 50300 4
N 41500 50300 42300 50300 4
N 42300 50300 42300 50200 4
N 41900 50300 41900 50400 4
C 45900 57000 1 0 0 VCC_FPGA_IO-1.sym
N 46100 57000 46100 56800 4
N 46100 56800 46800 56800 4
C 60000 57200 1 0 0 VCC-1.sym
C 49800 51300 1 0 0 VCC_FPGA_IO-1.sym
C 44000 53900 1 0 1 io-1.sym
{
T 44000 55500 5 10 0 0 0 6 1
symversion=1.0
T 44000 55300 5 10 0 0 0 6 1
value=IO
T 44000 55700 5 10 0 0 0 6 1
device=none
T 43100 54100 5 10 1 1 0 7 1
refdes=MEM_PIN_24
}
N 44000 54100 44500 54100 4
C 44000 53700 1 0 1 io-1.sym
{
T 44000 55300 5 10 0 0 0 6 1
symversion=1.0
T 44000 55100 5 10 0 0 0 6 1
value=IO
T 44000 55500 5 10 0 0 0 6 1
device=none
T 43100 53900 5 10 1 1 0 7 1
refdes=MEM_PIN_23
}
N 44000 53900 44500 53900 4
C 44000 53500 1 0 1 io-1.sym
{
T 44000 55100 5 10 0 0 0 6 1
symversion=1.0
T 44000 54900 5 10 0 0 0 6 1
value=IO
T 44000 55300 5 10 0 0 0 6 1
device=none
T 43100 53700 5 10 1 1 0 7 1
refdes=MEM_PIN_25
}
N 44000 53700 44500 53700 4
C 44000 53300 1 0 1 io-1.sym
{
T 44000 54900 5 10 0 0 0 6 1
symversion=1.0
T 44000 54700 5 10 0 0 0 6 1
value=IO
T 44000 55100 5 10 0 0 0 6 1
device=none
T 43100 53500 5 10 1 1 0 7 1
refdes=MEM_PIN_22
}
N 44000 53500 44500 53500 4
C 44000 53100 1 0 1 io-1.sym
{
T 44000 54700 5 10 0 0 0 6 1
symversion=1.0
T 44000 54500 5 10 0 0 0 6 1
value=IO
T 44000 54900 5 10 0 0 0 6 1
device=none
T 43100 53300 5 10 1 1 0 7 1
refdes=MEM_PIN_26
}
N 44000 53300 44500 53300 4
C 44000 52900 1 0 1 io-1.sym
{
T 44000 54500 5 10 0 0 0 6 1
symversion=1.0
T 44000 54300 5 10 0 0 0 6 1
value=IO
T 44000 54700 5 10 0 0 0 6 1
device=none
T 43100 53100 5 10 1 1 0 7 1
refdes=MEM_PIN_21
}
N 44000 53100 44500 53100 4
C 44000 52700 1 0 1 io-1.sym
{
T 44000 54300 5 10 0 0 0 6 1
symversion=1.0
T 44000 54100 5 10 0 0 0 6 1
value=IO
T 44000 54500 5 10 0 0 0 6 1
device=none
T 43100 52900 5 10 1 1 0 7 1
refdes=MEM_PIN_27
}
N 44000 52900 44500 52900 4
C 44000 52500 1 0 1 io-1.sym
{
T 44000 54100 5 10 0 0 0 6 1
symversion=1.0
T 44000 53900 5 10 0 0 0 6 1
value=IO
T 44000 54300 5 10 0 0 0 6 1
device=none
T 43100 52700 5 10 1 1 0 7 1
refdes=MEM_PIN_20
}
N 44000 52700 44500 52700 4
C 44000 52300 1 0 1 io-1.sym
{
T 44000 53900 5 10 0 0 0 6 1
symversion=1.0
T 44000 53700 5 10 0 0 0 6 1
value=IO
T 44000 54100 5 10 0 0 0 6 1
device=none
T 43100 52500 5 10 1 1 0 7 1
refdes=MEM_PIN_28
}
N 44000 52500 44500 52500 4
C 44000 52100 1 0 1 io-1.sym
{
T 44000 53700 5 10 0 0 0 6 1
symversion=1.0
T 44000 53500 5 10 0 0 0 6 1
value=IO
T 44000 53900 5 10 0 0 0 6 1
device=none
T 43100 52300 5 10 1 1 0 7 1
refdes=MEM_PIN_19
}
N 44000 52300 44500 52300 4
C 49800 53700 1 0 0 in-1.sym
{
T 49800 55300 5 10 0 0 0 0 1
symversion=1.0
T 49800 55100 5 10 0 0 0 0 1
value=INPUT
T 49800 55500 5 10 0 0 0 0 1
device=none
T 50700 53900 5 10 1 1 0 1 1
refdes=8051_WR#
}
N 49800 53900 49300 53900 4
C 49800 53900 1 0 0 in-1.sym
{
T 49800 55500 5 10 0 0 0 0 1
symversion=1.0
T 49800 55300 5 10 0 0 0 0 1
value=INPUT
T 49800 55700 5 10 0 0 0 0 1
device=none
T 50700 54100 5 10 1 1 0 1 1
refdes=8051_RD#
}
N 49800 54100 49300 54100 4
C 49800 53500 1 0 0 io-1.sym
{
T 49800 55100 5 10 0 0 0 0 1
symversion=1.0
T 49800 54900 5 10 0 0 0 0 1
value=IO
T 49800 55300 5 10 0 0 0 0 1
device=none
T 50700 53700 5 10 1 1 0 1 1
refdes=MEM_PIN_29
}
N 49800 53700 49300 53700 4
C 49800 53300 1 0 0 io-1.sym
{
T 49800 54900 5 10 0 0 0 0 1
symversion=1.0
T 49800 54700 5 10 0 0 0 0 1
value=IO
T 49800 55100 5 10 0 0 0 0 1
device=none
T 50700 53500 5 10 1 1 0 1 1
refdes=MEM_PIN_18
}
N 49800 53500 49300 53500 4
C 49800 53100 1 0 0 io-1.sym
{
T 49800 54700 5 10 0 0 0 0 1
symversion=1.0
T 49800 54500 5 10 0 0 0 0 1
value=IO
T 49800 54900 5 10 0 0 0 0 1
device=none
T 50700 53300 5 10 1 1 0 1 1
refdes=MEM_PIN_30
}
N 49800 53300 49300 53300 4
C 49800 52900 1 0 0 io-1.sym
{
T 49800 54500 5 10 0 0 0 0 1
symversion=1.0
T 49800 54300 5 10 0 0 0 0 1
value=IO
T 49800 54700 5 10 0 0 0 0 1
device=none
T 50700 53100 5 10 1 1 0 1 1
refdes=MEM_PIN_17
}
N 49800 53100 49300 53100 4
C 49800 52700 1 0 0 io-1.sym
{
T 49800 54300 5 10 0 0 0 0 1
symversion=1.0
T 49800 54100 5 10 0 0 0 0 1
value=IO
T 49800 54500 5 10 0 0 0 0 1
device=none
T 50700 52900 5 10 1 1 0 1 1
refdes=MEM_PIN_31
}
N 49800 52900 49300 52900 4
C 49800 52500 1 0 0 io-1.sym
{
T 49800 54100 5 10 0 0 0 0 1
symversion=1.0
T 49800 53900 5 10 0 0 0 0 1
value=IO
T 49800 54300 5 10 0 0 0 0 1
device=none
T 50700 52700 5 10 1 1 0 1 1
refdes=MEM_PIN_16
}
N 49800 52700 49300 52700 4
C 49800 52300 1 0 0 io-1.sym
{
T 49800 53900 5 10 0 0 0 0 1
symversion=1.0
T 49800 53700 5 10 0 0 0 0 1
value=IO
T 49800 54100 5 10 0 0 0 0 1
device=none
T 50700 52500 5 10 1 1 0 1 1
refdes=MEM_PIN_32
}
N 49800 52500 49300 52500 4
C 49800 52100 1 0 0 io-1.sym
{
T 49800 53700 5 10 0 0 0 0 1
symversion=1.0
T 49800 53500 5 10 0 0 0 0 1
value=IO
T 49800 53900 5 10 0 0 0 0 1
device=none
T 50700 52300 5 10 1 1 0 1 1
refdes=MEM_PIN_15
}
N 49800 52300 49300 52300 4
C 49800 51900 1 0 0 io-1.sym
{
T 49800 53500 5 10 0 0 0 0 1
symversion=1.0
T 49800 53300 5 10 0 0 0 0 1
value=IO
T 49800 53700 5 10 0 0 0 0 1
device=none
T 50700 52100 5 10 1 1 0 1 1
refdes=MEM_PIN_33
}
N 49800 52100 49300 52100 4
C 49800 51700 1 0 0 io-1.sym
{
T 49800 53300 5 10 0 0 0 0 1
symversion=1.0
T 49800 53100 5 10 0 0 0 0 1
value=IO
T 49800 53500 5 10 0 0 0 0 1
device=none
T 50700 51900 5 10 1 1 0 1 1
refdes=MEM_PIN_14
}
N 49800 51900 49300 51900 4
C 57500 47200 1 0 1 io-1.sym
{
T 57500 48800 5 10 0 0 0 6 1
symversion=1.0
T 57500 48600 5 10 0 0 0 6 1
value=IO
T 57500 49000 5 10 0 0 0 6 1
device=none
T 56600 47400 5 10 1 1 0 7 1
refdes=MEM_PIN_34
}
N 57500 47400 58000 47400 4
C 57500 47000 1 0 1 io-1.sym
{
T 57500 48600 5 10 0 0 0 6 1
symversion=1.0
T 57500 48400 5 10 0 0 0 6 1
value=IO
T 57500 48800 5 10 0 0 0 6 1
device=none
T 56600 47200 5 10 1 1 0 7 1
refdes=MEM_PIN_13
}
N 57500 47200 58000 47200 4
C 57500 46800 1 0 1 io-1.sym
{
T 57500 48400 5 10 0 0 0 6 1
symversion=1.0
T 57500 48200 5 10 0 0 0 6 1
value=IO
T 57500 48600 5 10 0 0 0 6 1
device=none
T 56600 47000 5 10 1 1 0 7 1
refdes=MEM_PIN_35
}
N 57500 47000 58000 47000 4
C 57500 46600 1 0 1 io-1.sym
{
T 57500 48200 5 10 0 0 0 6 1
symversion=1.0
T 57500 48000 5 10 0 0 0 6 1
value=IO
T 57500 48400 5 10 0 0 0 6 1
device=none
T 56600 46800 5 10 1 1 0 7 1
refdes=MEM_PIN_12
}
N 57500 46800 58000 46800 4
C 57500 46400 1 0 1 io-1.sym
{
T 57500 48000 5 10 0 0 0 6 1
symversion=1.0
T 57500 47800 5 10 0 0 0 6 1
value=IO
T 57500 48200 5 10 0 0 0 6 1
device=none
T 56600 46600 5 10 1 1 0 7 1
refdes=MEM_PIN_36
}
N 57500 46600 58000 46600 4
C 57500 46200 1 0 1 io-1.sym
{
T 57500 47800 5 10 0 0 0 6 1
symversion=1.0
T 57500 47600 5 10 0 0 0 6 1
value=IO
T 57500 48000 5 10 0 0 0 6 1
device=none
T 56600 46400 5 10 1 1 0 7 1
refdes=MEM_PIN_11
}
N 57500 46400 58000 46400 4
C 57500 46000 1 0 1 io-1.sym
{
T 57500 47600 5 10 0 0 0 6 1
symversion=1.0
T 57500 47400 5 10 0 0 0 6 1
value=IO
T 57500 47800 5 10 0 0 0 6 1
device=none
T 56600 46200 5 10 1 1 0 7 1
refdes=MEM_PIN_37
}
N 57500 46200 58000 46200 4
C 57500 45800 1 0 1 io-1.sym
{
T 57500 47400 5 10 0 0 0 6 1
symversion=1.0
T 57500 47200 5 10 0 0 0 6 1
value=IO
T 57500 47600 5 10 0 0 0 6 1
device=none
T 56600 46000 5 10 1 1 0 7 1
refdes=MEM_PIN_10
}
N 57500 46000 58000 46000 4
C 57500 45600 1 0 1 io-1.sym
{
T 57500 47200 5 10 0 0 0 6 1
symversion=1.0
T 57500 47000 5 10 0 0 0 6 1
value=IO
T 57500 47400 5 10 0 0 0 6 1
device=none
T 56600 45800 5 10 1 1 0 7 1
refdes=MEM_PIN_38
}
N 57500 45800 58000 45800 4
C 57500 45400 1 0 1 io-1.sym
{
T 57500 47000 5 10 0 0 0 6 1
symversion=1.0
T 57500 46800 5 10 0 0 0 6 1
value=IO
T 57500 47200 5 10 0 0 0 6 1
device=none
T 56600 45600 5 10 1 1 0 7 1
refdes=MEM_PIN_9
}
N 57500 45600 58000 45600 4
C 57500 45200 1 0 1 io-1.sym
{
T 57500 46800 5 10 0 0 0 6 1
symversion=1.0
T 57500 46600 5 10 0 0 0 6 1
value=IO
T 57500 47000 5 10 0 0 0 6 1
device=none
T 56600 45400 5 10 1 1 0 7 1
refdes=MEM_PIN_39
}
N 57500 45400 58000 45400 4
C 57500 45000 1 0 1 io-1.sym
{
T 57500 46600 5 10 0 0 0 6 1
symversion=1.0
T 57500 46400 5 10 0 0 0 6 1
value=IO
T 57500 46800 5 10 0 0 0 6 1
device=none
T 56600 45200 5 10 1 1 0 7 1
refdes=MEM_PIN_8
}
N 57500 45200 58000 45200 4
C 57500 44800 1 0 1 io-1.sym
{
T 57500 46400 5 10 0 0 0 6 1
symversion=1.0
T 57500 46200 5 10 0 0 0 6 1
value=IO
T 57500 46600 5 10 0 0 0 6 1
device=none
T 56600 45000 5 10 1 1 0 7 1
refdes=MEM_PIN_40
}
N 57500 45000 58000 45000 4
C 57500 44600 1 0 1 io-1.sym
{
T 57500 46200 5 10 0 0 0 6 1
symversion=1.0
T 57500 46000 5 10 0 0 0 6 1
value=IO
T 57500 46400 5 10 0 0 0 6 1
device=none
T 56600 44800 5 10 1 1 0 7 1
refdes=MEM_PIN_7
}
N 57500 44800 58000 44800 4
C 63300 47200 1 0 0 io-1.sym
{
T 63300 48800 5 10 0 0 0 0 1
symversion=1.0
T 63300 48600 5 10 0 0 0 0 1
value=IO
T 63300 49000 5 10 0 0 0 0 1
device=none
T 64200 47400 5 10 1 1 0 1 1
refdes=MEM_PIN_41
}
N 63300 47400 62800 47400 4
C 63300 47000 1 0 0 io-1.sym
{
T 63300 48600 5 10 0 0 0 0 1
symversion=1.0
T 63300 48400 5 10 0 0 0 0 1
value=IO
T 63300 48800 5 10 0 0 0 0 1
device=none
T 64200 47200 5 10 1 1 0 1 1
refdes=MEM_PIN_6
}
N 63300 47200 62800 47200 4
C 63300 46800 1 0 0 io-1.sym
{
T 63300 48400 5 10 0 0 0 0 1
symversion=1.0
T 63300 48200 5 10 0 0 0 0 1
value=IO
T 63300 48600 5 10 0 0 0 0 1
device=none
T 64200 47000 5 10 1 1 0 1 1
refdes=MEM_PIN_42
}
N 63300 47000 62800 47000 4
C 63300 46600 1 0 0 io-1.sym
{
T 63300 48200 5 10 0 0 0 0 1
symversion=1.0
T 63300 48000 5 10 0 0 0 0 1
value=IO
T 63300 48400 5 10 0 0 0 0 1
device=none
T 64200 46800 5 10 1 1 0 1 1
refdes=MEM_PIN_5
}
N 63300 46800 62800 46800 4
C 63300 46400 1 0 0 io-1.sym
{
T 63300 48000 5 10 0 0 0 0 1
symversion=1.0
T 63300 47800 5 10 0 0 0 0 1
value=IO
T 63300 48200 5 10 0 0 0 0 1
device=none
T 64200 46600 5 10 1 1 0 1 1
refdes=MEM_PIN_43
}
N 63300 46600 62800 46600 4
C 63300 46200 1 0 0 io-1.sym
{
T 63300 47800 5 10 0 0 0 0 1
symversion=1.0
T 63300 47600 5 10 0 0 0 0 1
value=IO
T 63300 48000 5 10 0 0 0 0 1
device=none
T 64200 46400 5 10 1 1 0 1 1
refdes=MEM_PIN_4
}
N 63300 46400 62800 46400 4
C 63300 46000 1 0 0 io-1.sym
{
T 63300 47600 5 10 0 0 0 0 1
symversion=1.0
T 63300 47400 5 10 0 0 0 0 1
value=IO
T 63300 47800 5 10 0 0 0 0 1
device=none
T 64200 46200 5 10 1 1 0 1 1
refdes=MEM_PIN_44
}
N 63300 46200 62800 46200 4
C 63300 45800 1 0 0 io-1.sym
{
T 63300 47400 5 10 0 0 0 0 1
symversion=1.0
T 63300 47200 5 10 0 0 0 0 1
value=IO
T 63300 47600 5 10 0 0 0 0 1
device=none
T 64200 46000 5 10 1 1 0 1 1
refdes=MEM_PIN_3
}
N 63300 46000 62800 46000 4
C 63300 45600 1 0 0 io-1.sym
{
T 63300 47200 5 10 0 0 0 0 1
symversion=1.0
T 63300 47000 5 10 0 0 0 0 1
value=IO
T 63300 47400 5 10 0 0 0 0 1
device=none
T 64200 45800 5 10 1 1 0 1 1
refdes=MEM_PIN_45
}
N 63300 45800 62800 45800 4
C 63300 45400 1 0 0 io-1.sym
{
T 63300 47000 5 10 0 0 0 0 1
symversion=1.0
T 63300 46800 5 10 0 0 0 0 1
value=IO
T 63300 47200 5 10 0 0 0 0 1
device=none
T 64200 45600 5 10 1 1 0 1 1
refdes=MEM_PIN_2
}
N 63300 45600 62800 45600 4
C 63300 45200 1 0 0 io-1.sym
{
T 63300 46800 5 10 0 0 0 0 1
symversion=1.0
T 63300 46600 5 10 0 0 0 0 1
value=IO
T 63300 47000 5 10 0 0 0 0 1
device=none
T 64200 45400 5 10 1 1 0 1 1
refdes=MEM_PIN_46
}
N 63300 45400 62800 45400 4
C 63300 45000 1 0 0 io-1.sym
{
T 63300 46600 5 10 0 0 0 0 1
symversion=1.0
T 63300 46400 5 10 0 0 0 0 1
value=IO
T 63300 46800 5 10 0 0 0 0 1
device=none
T 64200 45200 5 10 1 1 0 1 1
refdes=MEM_PIN_1
}
N 63300 45200 62800 45200 4
C 63300 44800 1 0 0 io-1.sym
{
T 63300 46400 5 10 0 0 0 0 1
symversion=1.0
T 63300 46200 5 10 0 0 0 0 1
value=IO
T 63300 46600 5 10 0 0 0 0 1
device=none
T 64200 45000 5 10 1 1 0 1 1
refdes=MEM_PIN_47
}
N 63300 45000 62800 45000 4
C 63300 44600 1 0 0 io-1.sym
{
T 63300 46200 5 10 0 0 0 0 1
symversion=1.0
T 63300 46000 5 10 0 0 0 0 1
value=IO
T 63300 46400 5 10 0 0 0 0 1
device=none
T 64200 44800 5 10 1 1 0 1 1
refdes=MEM_PIN_0
}
N 63300 44800 62800 44800 4
C 44000 46300 1 0 1 out-1.sym
{
T 44000 47900 5 10 0 0 0 6 1
symversion=1.0
T 44000 47700 5 10 0 0 0 6 1
value=OUTPUT
T 44000 48100 5 10 0 0 0 6 1
device=none
T 43100 46500 5 10 1 1 0 7 1
refdes=FX_RDY1
}
N 44000 46500 44500 46500 4
C 44000 46100 1 0 1 out-1.sym
{
T 44000 47700 5 10 0 0 0 6 1
symversion=1.0
T 44000 47500 5 10 0 0 0 6 1
value=OUTPUT
T 44000 47900 5 10 0 0 0 6 1
device=none
T 43100 46300 5 10 1 1 0 7 1
refdes=FX_RDY0
}
N 44000 46300 44500 46300 4
C 44000 45900 1 0 1 io-1.sym
{
T 44000 47500 5 10 0 0 0 6 1
symversion=1.0
T 44000 47300 5 10 0 0 0 6 1
value=IO
T 44000 47700 5 10 0 0 0 6 1
device=none
T 43100 46100 5 10 1 1 0 7 1
refdes=FX_D15
}
N 44000 46100 44500 46100 4
C 44000 45700 1 0 1 io-1.sym
{
T 44000 47300 5 10 0 0 0 6 1
symversion=1.0
T 44000 47100 5 10 0 0 0 6 1
value=IO
T 44000 47500 5 10 0 0 0 6 1
device=none
T 43100 45900 5 10 1 1 0 7 1
refdes=FX_D14
}
N 44000 45900 44500 45900 4
C 44000 45500 1 0 1 io-1.sym
{
T 44000 47100 5 10 0 0 0 6 1
symversion=1.0
T 44000 46900 5 10 0 0 0 6 1
value=IO
T 44000 47300 5 10 0 0 0 6 1
device=none
T 43100 45700 5 10 1 1 0 7 1
refdes=FX_D13
}
N 44000 45700 44500 45700 4
C 44000 45300 1 0 1 io-1.sym
{
T 44000 46900 5 10 0 0 0 6 1
symversion=1.0
T 44000 46700 5 10 0 0 0 6 1
value=IO
T 44000 47100 5 10 0 0 0 6 1
device=none
T 43100 45500 5 10 1 1 0 7 1
refdes=FX_D12
}
N 44000 45500 44500 45500 4
C 44000 44900 1 0 1 in-1.sym
{
T 44000 46500 5 10 0 0 0 6 1
symversion=1.0
T 44000 46300 5 10 0 0 0 6 1
value=INPUT
T 44000 46700 5 10 0 0 0 6 1
device=none
T 43100 45100 5 10 1 1 0 7 1
refdes=8051_A5
}
N 44000 45100 44500 45100 4
C 44000 44700 1 0 1 in-1.sym
{
T 44000 46300 5 10 0 0 0 6 1
symversion=1.0
T 44000 46100 5 10 0 0 0 6 1
value=INPUT
T 44000 46500 5 10 0 0 0 6 1
device=none
T 43100 44900 5 10 1 1 0 7 1
refdes=8051_A4
}
N 44000 44900 44500 44900 4
C 44000 44500 1 0 1 in-1.sym
{
T 44000 46100 5 10 0 0 0 6 1
symversion=1.0
T 44000 45900 5 10 0 0 0 6 1
value=INPUT
T 44000 46300 5 10 0 0 0 6 1
device=none
T 43100 44700 5 10 1 1 0 7 1
refdes=FX_A8
}
N 44000 44700 44500 44700 4
C 44000 44300 1 0 1 io-1.sym
{
T 44000 45900 5 10 0 0 0 6 1
symversion=1.0
T 44000 45700 5 10 0 0 0 6 1
value=IO
T 44000 46100 5 10 0 0 0 6 1
device=none
T 43100 44500 5 10 1 1 0 7 1
refdes=FX_D11
}
N 44000 44500 44500 44500 4
C 44000 44100 1 0 1 io-1.sym
{
T 44000 45700 5 10 0 0 0 6 1
symversion=1.0
T 44000 45500 5 10 0 0 0 6 1
value=IO
T 44000 45900 5 10 0 0 0 6 1
device=none
T 43100 44300 5 10 1 1 0 7 1
refdes=FX_D10
}
N 44000 44300 44500 44300 4
C 44000 43900 1 0 1 in-1.sym
{
T 44000 45500 5 10 0 0 0 6 1
symversion=1.0
T 44000 45300 5 10 0 0 0 6 1
value=INPUT
T 44000 45700 5 10 0 0 0 6 1
device=none
T 43100 44100 5 10 1 1 0 7 1
refdes=FX_DIR
}
N 44000 44100 44500 44100 4
C 44000 43700 1 0 1 in-1.sym
{
T 44000 45300 5 10 0 0 0 6 1
symversion=1.0
T 44000 45100 5 10 0 0 0 6 1
value=INPUT
T 44000 45500 5 10 0 0 0 6 1
device=none
T 43100 43900 5 10 1 1 0 7 1
refdes=FX_CLK
}
N 44000 43900 44500 43900 4
C 49800 46300 1 0 0 io-1.sym
{
T 49800 47900 5 10 0 0 0 0 1
symversion=1.0
T 49800 47700 5 10 0 0 0 0 1
value=IO
T 49800 48100 5 10 0 0 0 0 1
device=none
T 50700 46500 5 10 1 1 0 1 1
refdes=FX_D9
}
N 49800 46500 49300 46500 4
C 49800 45900 1 0 0 io-1.sym
{
T 49800 47500 5 10 0 0 0 0 1
symversion=1.0
T 49800 47300 5 10 0 0 0 0 1
value=IO
T 49800 47700 5 10 0 0 0 0 1
device=none
T 50700 46100 5 10 1 1 0 1 1
refdes=FX_D8
}
N 49800 46100 49300 46100 4
C 49800 45700 1 0 0 in-1.sym
{
T 49800 47300 5 10 0 0 0 0 1
symversion=1.0
T 49800 47100 5 10 0 0 0 0 1
value=INPUT
T 49800 47500 5 10 0 0 0 0 1
device=none
T 50700 45900 5 10 1 1 0 1 1
refdes=8051_A3
}
N 49800 45900 49300 45900 4
C 49800 45500 1 0 0 in-1.sym
{
T 49800 47100 5 10 0 0 0 0 1
symversion=1.0
T 49800 46900 5 10 0 0 0 0 1
value=INPUT
T 49800 47300 5 10 0 0 0 0 1
device=none
T 50700 45700 5 10 1 1 0 1 1
refdes=8051_A2
}
N 49800 45700 49300 45700 4
C 49800 45300 1 0 0 in-1.sym
{
T 49800 46900 5 10 0 0 0 0 1
symversion=1.0
T 49800 46700 5 10 0 0 0 0 1
value=INPUT
T 49800 47100 5 10 0 0 0 0 1
device=none
T 50700 45500 5 10 1 1 0 1 1
refdes=8051_A1
}
N 49800 45500 49300 45500 4
C 49800 45100 1 0 0 in-1.sym
{
T 49800 46700 5 10 0 0 0 0 1
symversion=1.0
T 49800 46500 5 10 0 0 0 0 1
value=INPUT
T 49800 46900 5 10 0 0 0 0 1
device=none
T 50700 45300 5 10 1 1 0 1 1
refdes=8051_A0
}
N 49800 45300 49300 45300 4
C 49800 44900 1 0 0 in-1.sym
{
T 49800 46500 5 10 0 0 0 0 1
symversion=1.0
T 49800 46300 5 10 0 0 0 0 1
value=INPUT
T 49800 46700 5 10 0 0 0 0 1
device=none
T 50700 45100 5 10 1 1 0 1 1
refdes=8051_D7
}
N 49800 45100 49300 45100 4
C 49800 44700 1 0 0 in-1.sym
{
T 49800 46300 5 10 0 0 0 0 1
symversion=1.0
T 49800 46100 5 10 0 0 0 0 1
value=INPUT
T 49800 46500 5 10 0 0 0 0 1
device=none
T 50700 44900 5 10 1 1 0 1 1
refdes=8051_D6
}
N 49800 44900 49300 44900 4
C 49800 44500 1 0 0 in-1.sym
{
T 49800 46100 5 10 0 0 0 0 1
symversion=1.0
T 49800 45900 5 10 0 0 0 0 1
value=INPUT
T 49800 46300 5 10 0 0 0 0 1
device=none
T 50700 44700 5 10 1 1 0 1 1
refdes=8051_D5
}
N 49800 44700 49300 44700 4
C 49800 44300 1 0 0 in-1.sym
{
T 49800 45900 5 10 0 0 0 0 1
symversion=1.0
T 49800 45700 5 10 0 0 0 0 1
value=INPUT
T 49800 46100 5 10 0 0 0 0 1
device=none
T 50700 44500 5 10 1 1 0 1 1
refdes=FX_A7
}
N 49800 44500 49300 44500 4
C 49800 44100 1 0 0 in-1.sym
{
T 49800 45700 5 10 0 0 0 0 1
symversion=1.0
T 49800 45500 5 10 0 0 0 0 1
value=INPUT
T 49800 45900 5 10 0 0 0 0 1
device=none
T 50700 44300 5 10 1 1 0 1 1
refdes=FX_A6
}
N 49800 44300 49300 44300 4
C 57500 54900 1 0 1 in-1.sym
{
T 57500 56500 5 10 0 0 0 6 1
symversion=1.0
T 57500 56300 5 10 0 0 0 6 1
value=INPUT
T 57500 56700 5 10 0 0 0 6 1
device=none
T 56600 55100 5 10 1 1 0 7 1
refdes=FX_A5
}
N 57500 55100 58000 55100 4
C 57500 54700 1 0 1 in-1.sym
{
T 57500 56300 5 10 0 0 0 6 1
symversion=1.0
T 57500 56100 5 10 0 0 0 6 1
value=INPUT
T 57500 56500 5 10 0 0 0 6 1
device=none
T 56600 54900 5 10 1 1 0 7 1
refdes=FX_A4
}
N 57500 54900 58000 54900 4
C 57500 54500 1 0 1 in-1.sym
{
T 57500 56100 5 10 0 0 0 6 1
symversion=1.0
T 57500 55900 5 10 0 0 0 6 1
value=INPUT
T 57500 56300 5 10 0 0 0 6 1
device=none
T 56600 54700 5 10 1 1 0 7 1
refdes=FX_A3
}
N 57500 54700 58000 54700 4
C 57500 54300 1 0 1 in-1.sym
{
T 57500 55900 5 10 0 0 0 6 1
symversion=1.0
T 57500 55700 5 10 0 0 0 6 1
value=INPUT
T 57500 56100 5 10 0 0 0 6 1
device=none
T 56600 54500 5 10 1 1 0 7 1
refdes=FX_A2
}
N 57500 54500 58000 54500 4
C 57500 54100 1 0 1 in-1.sym
{
T 57500 55700 5 10 0 0 0 6 1
symversion=1.0
T 57500 55500 5 10 0 0 0 6 1
value=INPUT
T 57500 55900 5 10 0 0 0 6 1
device=none
T 56600 54300 5 10 1 1 0 7 1
refdes=FX_A1
}
N 57500 54300 58000 54300 4
C 57500 53900 1 0 1 in-1.sym
{
T 57500 55500 5 10 0 0 0 6 1
symversion=1.0
T 57500 55300 5 10 0 0 0 6 1
value=INPUT
T 57500 55700 5 10 0 0 0 6 1
device=none
T 56600 54100 5 10 1 1 0 7 1
refdes=FX_A0
}
N 57500 54100 58000 54100 4
C 57500 53300 1 0 1 in-1.sym
{
T 57500 54900 5 10 0 0 0 6 1
symversion=1.0
T 57500 54700 5 10 0 0 0 6 1
value=INPUT
T 57500 55100 5 10 0 0 0 6 1
device=none
T 56600 53500 5 10 1 1 0 7 1
refdes=FX_CTL2
}
N 57500 53500 58000 53500 4
C 57500 53100 1 0 1 in-1.sym
{
T 57500 54700 5 10 0 0 0 6 1
symversion=1.0
T 57500 54500 5 10 0 0 0 6 1
value=INPUT
T 57500 54900 5 10 0 0 0 6 1
device=none
T 56600 53300 5 10 1 1 0 7 1
refdes=FX_CTL1
}
N 57500 53300 58000 53300 4
C 57500 52900 1 0 1 in-1.sym
{
T 57500 54500 5 10 0 0 0 6 1
symversion=1.0
T 57500 54300 5 10 0 0 0 6 1
value=INPUT
T 57500 54700 5 10 0 0 0 6 1
device=none
T 56600 53100 5 10 1 1 0 7 1
refdes=FX_CTL0
}
N 57500 53100 58000 53100 4
C 57500 52700 1 0 1 in-1.sym
{
T 57500 54300 5 10 0 0 0 6 1
symversion=1.0
T 57500 54100 5 10 0 0 0 6 1
value=INPUT
T 57500 54500 5 10 0 0 0 6 1
device=none
T 56600 52900 5 10 1 1 0 7 1
refdes=FX_CTL4
}
N 57500 52900 58000 52900 4
C 57500 52500 1 0 1 in-1.sym
{
T 57500 54100 5 10 0 0 0 6 1
symversion=1.0
T 57500 53900 5 10 0 0 0 6 1
value=INPUT
T 57500 54300 5 10 0 0 0 6 1
device=none
T 56600 52700 5 10 1 1 0 7 1
refdes=FX_CTL3
}
N 57500 52700 58000 52700 4
C 57500 52300 1 0 1 in-1.sym
{
T 57500 53900 5 10 0 0 0 6 1
symversion=1.0
T 57500 53700 5 10 0 0 0 6 1
value=INPUT
T 57500 54100 5 10 0 0 0 6 1
device=none
T 56600 52500 5 10 1 1 0 7 1
refdes=8051_D4
}
N 57500 52500 58000 52500 4
C 63300 54900 1 0 0 in-1.sym
{
T 63300 56500 5 10 0 0 0 0 1
symversion=1.0
T 63300 56300 5 10 0 0 0 0 1
value=INPUT
T 63300 56700 5 10 0 0 0 0 1
device=none
T 64200 55100 5 10 1 1 0 1 1
refdes=8051_D3
}
N 63300 55100 62800 55100 4
C 63300 54700 1 0 0 in-1.sym
{
T 63300 56300 5 10 0 0 0 0 1
symversion=1.0
T 63300 56100 5 10 0 0 0 0 1
value=INPUT
T 63300 56500 5 10 0 0 0 0 1
device=none
T 64200 54900 5 10 1 1 0 1 1
refdes=8051_D2
}
N 63300 54900 62800 54900 4
C 63300 54500 1 0 0 in-1.sym
{
T 63300 56100 5 10 0 0 0 0 1
symversion=1.0
T 63300 55900 5 10 0 0 0 0 1
value=INPUT
T 63300 56300 5 10 0 0 0 0 1
device=none
T 64200 54700 5 10 1 1 0 1 1
refdes=8051_D1
}
N 63300 54700 62800 54700 4
C 63300 54300 1 0 0 in-1.sym
{
T 63300 55900 5 10 0 0 0 0 1
symversion=1.0
T 63300 55700 5 10 0 0 0 0 1
value=INPUT
T 63300 56100 5 10 0 0 0 0 1
device=none
T 64200 54500 5 10 1 1 0 1 1
refdes=8051_D0
}
N 63300 54500 62800 54500 4
C 63300 54100 1 0 0 io-1.sym
{
T 63300 55700 5 10 0 0 0 0 1
symversion=1.0
T 63300 55500 5 10 0 0 0 0 1
value=IO
T 63300 55900 5 10 0 0 0 0 1
device=none
T 64200 54300 5 10 1 1 0 1 1
refdes=FX_D7
}
N 63300 54300 62800 54300 4
C 63300 53900 1 0 0 io-1.sym
{
T 63300 55500 5 10 0 0 0 0 1
symversion=1.0
T 63300 55300 5 10 0 0 0 0 1
value=IO
T 63300 55700 5 10 0 0 0 0 1
device=none
T 64200 54100 5 10 1 1 0 1 1
refdes=FX_D6
}
N 63300 54100 62800 54100 4
C 63300 53700 1 0 0 io-1.sym
{
T 63300 55300 5 10 0 0 0 0 1
symversion=1.0
T 63300 55100 5 10 0 0 0 0 1
value=IO
T 63300 55500 5 10 0 0 0 0 1
device=none
T 64200 53900 5 10 1 1 0 1 1
refdes=FX_D5
}
N 63300 53900 62800 53900 4
C 63300 53500 1 0 0 io-1.sym
{
T 63300 55100 5 10 0 0 0 0 1
symversion=1.0
T 63300 54900 5 10 0 0 0 0 1
value=IO
T 63300 55300 5 10 0 0 0 0 1
device=none
T 64200 53700 5 10 1 1 0 1 1
refdes=FX_D4
}
N 63300 53700 62800 53700 4
C 63300 52900 1 0 0 io-1.sym
{
T 63300 54500 5 10 0 0 0 0 1
symversion=1.0
T 63300 54300 5 10 0 0 0 0 1
value=IO
T 63300 54700 5 10 0 0 0 0 1
device=none
T 64200 53100 5 10 1 1 0 1 1
refdes=FX_D3
}
N 63300 53100 62800 53100 4
C 63300 52700 1 0 0 io-1.sym
{
T 63300 54300 5 10 0 0 0 0 1
symversion=1.0
T 63300 54100 5 10 0 0 0 0 1
value=IO
T 63300 54500 5 10 0 0 0 0 1
device=none
T 64200 52900 5 10 1 1 0 1 1
refdes=FX_D2
}
N 63300 52900 62800 52900 4
C 63300 52500 1 0 0 io-1.sym
{
T 63300 54100 5 10 0 0 0 0 1
symversion=1.0
T 63300 53900 5 10 0 0 0 0 1
value=IO
T 63300 54300 5 10 0 0 0 0 1
device=none
T 64200 52700 5 10 1 1 0 1 1
refdes=FX_D1
}
N 63300 52700 62800 52700 4
C 63300 52300 1 0 0 io-1.sym
{
T 63300 53900 5 10 0 0 0 0 1
symversion=1.0
T 63300 53700 5 10 0 0 0 0 1
value=IO
T 63300 54100 5 10 0 0 0 0 1
device=none
T 64200 52500 5 10 1 1 0 1 1
refdes=FX_D0
}
N 63300 52500 62800 52500 4
C 53000 47000 1 0 0 CONN5X2-1.sym
{
T 53300 49500 5 10 1 1 0 0 1
refdes=J301
T 53000 49800 5 10 0 0 0 0 1
symversion=1.0
T 53000 50000 5 10 0 0 0 0 1
device=CONNECTOR
T 53000 50200 5 10 0 0 0 0 1
footprint=IDC_10
T 53300 47300 5 10 1 1 0 2 1
value=CONN5X2
T 53300 47100 5 10 1 1 0 2 1
comment=JTAG
}
N 51000 49200 53000 49200 4
{
T 51100 49250 5 8 1 1 0 0 1
netname=TCK
}
N 53000 48800 51000 48800 4
{
T 51100 48850 5 8 1 1 0 0 1
netname=TDO
}
N 53000 48400 51000 48400 4
{
T 51100 48450 5 8 1 1 0 0 1
netname=TMS
}
N 53000 47600 51000 47600 4
{
T 51100 47650 5 8 1 1 0 0 1
netname=TDI
}
C 52600 50900 1 0 0 VCC-1.sym
C 54400 47000 1 0 0 GND-1.sym
N 54600 47400 54600 49200 4
N 54600 49200 54400 49200 4
N 54400 47600 54600 47600 4
C 54600 49500 1 0 0 VCC-1.sym
N 54800 49500 54800 48800 4
N 54800 48800 54400 48800 4
N 52800 49500 52800 47600 4
N 52400 49500 52400 48400 4
C 52200 51300 1 180 0 GND-1.sym
N 52000 49500 52000 49200 4
N 43000 51700 44500 51700 4
{
T 43100 51750 5 8 1 1 0 0 1
netname=DCLK
}
N 43000 51500 44500 51500 4
{
T 43100 51550 5 8 1 1 0 0 1
netname=nCONFIG
}
N 42700 50300 42700 50200 4
N 41900 50200 41900 50300 4
C 41300 48800 1 0 0 respack-1.sym
{
T 41200 49250 5 10 1 1 0 6 1
refdes=RP301
T 41300 50600 5 10 0 0 0 0 1
symversion=1.1
T 41300 50800 5 10 0 0 0 0 1
device=RESISTOR
T 41300 51000 5 10 0 0 0 0 1
footprint=CTS_742C_08
T 41200 49050 5 10 1 1 0 6 1
value=10k
}
C 51400 49500 1 0 0 respack-1.sym
{
T 51300 49950 5 10 1 1 0 6 1
refdes=RP302
T 51400 51300 5 10 0 0 0 0 1
symversion=1.1
T 51400 51500 5 10 0 0 0 0 1
device=RESISTOR
T 51400 51700 5 10 0 0 0 0 1
footprint=CTS_742C_08
T 51300 49750 5 10 1 1 0 6 1
value=10k
}
N 52400 50900 52800 50900 4
C 57300 54000 1 270 0 GND-1.sym
N 57700 53700 57700 53900 4
N 57700 53900 58000 53900 4
N 57700 53700 58000 53700 4
C 63500 53600 1 90 1 GND-1.sym
N 63100 53300 62800 53300 4
N 63100 53300 63100 53500 4
N 63100 53500 62800 53500 4
