// Seed: 579111822
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    output wand id_6,
    output wand id_7,
    input tri id_8,
    input supply0 id_9,
    output wor id_10,
    input tri id_11,
    output wor id_12,
    input uwire id_13
    , id_21,
    output uwire id_14,
    output wand id_15,
    input tri0 id_16,
    output wor id_17,
    output wire id_18,
    input wire id_19
);
  assign id_6 = 1;
  wire id_22;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  tri   id_7
    , id_14,
    input  tri0  id_8,
    input  uwire id_9,
    input  wire  id_10,
    output uwire id_11,
    input  uwire id_12#(.id_15(1), .id_16(1'b0), .id_17(1), .id_18(1))
);
  module_0(
      id_4,
      id_9,
      id_6,
      id_4,
      id_8,
      id_1,
      id_11,
      id_1,
      id_6,
      id_10,
      id_2,
      id_4,
      id_1,
      id_12,
      id_11,
      id_11,
      id_3,
      id_1,
      id_11,
      id_4
  );
endmodule
