// Seed: 1072190101
`define pp_2 0
`timescale 1ps / 1ps
module module_0;
  logic id_1 = 1 == 1 & 1;
endmodule
module module_1 (
    input id_0,
    inout logic id_1
);
endmodule
