-- ICAI-RiSC-16 code.
-- Archivo fuente: C:\Users\oleob\OneDrive - Universidad Pontificia Comillas\ICAI_2GITT\Sistemas_Digitales_2\ROM.asm.

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ROM is
  port(
    clk: in std_logic; -- La ROM es síncrona
    en_pc: in std_logic; -- Y tiene un enable
    dir: in std_logic_vector(5 downto 0); -- Bus de direcciones
    dat: out std_logic_vector(15 downto 0) ); -- Salida de datos
end ROM;

architecture Behavioural of ROM is
  -- Se declara un tipo de datos para albergar la memoria de programa 
  type mem_t is array (0 to 33) of std_logic_vector(15 downto 0);
  signal memoria : mem_t:= (-- Se crea la señal memoria con el contenido
                            -- del programa.
    16#0000# => X"2082", -- 	 addi r1, r0, 2
    16#0001# => X"2102", -- 	 addi r2, r0, 2
    16#0002# => X"0530", -- 	 add  r3, r1, r2
    16#0003# => X"2202", -- 	 addi r4, r0, 2
    16#0004# => X"2282", -- 	 addi r5, r0, 2
    16#0005# => X"12e0", -- 	 add  r6, r4, r5
    16#0006# => X"0000",
    16#0007# => X"0000",
    16#0008# => X"0000",
    16#0009# => X"0000",
    16#000a# => X"0000",
    16#000b# => X"0000",
    16#000c# => X"0000",
    16#000d# => X"0000",
    16#000e# => X"0000",
    16#000f# => X"0000",
    16#0010# => X"0000",
    16#0011# => X"0000",
    16#0012# => X"0000",
    16#0013# => X"0000",
    16#0014# => X"0000",
    16#0015# => X"0000",
    16#0016# => X"0000",
    16#0017# => X"0000",
    16#0018# => X"0000",
    16#0019# => X"0000",
    16#001a# => X"0000",
    16#001b# => X"0000",
    16#001c# => X"0000",
    16#001d# => X"0000",
    16#001e# => X"0000",
    16#001f# => X"0000",
    16#0020# => X"0000", -- 	 add r0, r0, r0
    others => X"0000"); -- Para las posiciones sin inicializar
  begin
    mem_rom: process(clk)
    begin
      if clk'event and clk = '1' then
        if en_pc = '1' then          dat <= memoria(to_integer(unsigned(dir)));
        end if;
      end if;
    end process mem_rom;
  end architecture Behavioural;
