

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1'
================================================================
* Date:           Sun Feb  9 20:34:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_47_val"   --->   Operation 5 'read' 'weights_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_46_val"   --->   Operation 6 'read' 'weights_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_45_val"   --->   Operation 7 'read' 'weights_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_44_val"   --->   Operation 8 'read' 'weights_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_43_val"   --->   Operation 9 'read' 'weights_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_42_val"   --->   Operation 10 'read' 'weights_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_41_val"   --->   Operation 11 'read' 'weights_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_40_val"   --->   Operation 12 'read' 'weights_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_39_val"   --->   Operation 13 'read' 'weights_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_38_val"   --->   Operation 14 'read' 'weights_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_37_val"   --->   Operation 15 'read' 'weights_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_36_val"   --->   Operation 16 'read' 'weights_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_35_val"   --->   Operation 17 'read' 'weights_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_34_val"   --->   Operation 18 'read' 'weights_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_33_val"   --->   Operation 19 'read' 'weights_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_32_val"   --->   Operation 20 'read' 'weights_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_31_val"   --->   Operation 21 'read' 'weights_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_30_val"   --->   Operation 22 'read' 'weights_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_29_val"   --->   Operation 23 'read' 'weights_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_28_val"   --->   Operation 24 'read' 'weights_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_27_val"   --->   Operation 25 'read' 'weights_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_26_val"   --->   Operation 26 'read' 'weights_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_25_val"   --->   Operation 27 'read' 'weights_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_24_val"   --->   Operation 28 'read' 'weights_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_31_val"   --->   Operation 29 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_30_val"   --->   Operation 30 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_29_val"   --->   Operation 31 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_28_val"   --->   Operation 32 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_27_val"   --->   Operation 33 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_26_val"   --->   Operation 34 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_25_val"   --->   Operation 35 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_24_val"   --->   Operation 36 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_23_val"   --->   Operation 37 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_22_val"   --->   Operation 38 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_21_val"   --->   Operation 39 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_20_val"   --->   Operation 40 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_19_val"   --->   Operation 41 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_18_val"   --->   Operation 42 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_17_val"   --->   Operation 43 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_16_val"   --->   Operation 44 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_16_val_read, i5 17, i13 %data_17_val_read, i5 18, i13 %data_18_val_read, i5 19, i13 %data_19_val_read, i5 20, i13 %data_20_val_read, i5 21, i13 %data_21_val_read, i5 22, i13 %data_22_val_read, i5 23, i13 %data_23_val_read, i5 24, i13 %data_24_val_read, i5 25, i13 %data_25_val_read, i5 26, i13 %data_26_val_read, i5 27, i13 %data_27_val_read, i5 28, i13 %data_28_val_read, i13 0, i5 %idx_read"   --->   Operation 45 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln73_55 = sext i13 %weights_24_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'sext_ln73_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_55" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7861 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'bitselect' 'tmp_7861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7862 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_7862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_335)   --->   "%tmp_7863 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitselect' 'tmp_7863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_7861, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_7862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_7864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_335)   --->   "%xor_ln42 = xor i1 %tmp_7864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_335 = and i1 %tmp_7863, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'and' 'and_ln42_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%icmp_ln42_191 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'icmp' 'icmp_ln42_191' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln42_192 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'icmp' 'icmp_ln42_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%icmp_ln42_193 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'icmp' 'icmp_ln42_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%select_ln42 = select i1 %and_ln42_335, i1 %icmp_ln42_192, i1 %icmp_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%tmp_7865 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_7865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%xor_ln42_286 = xor i1 %tmp_7865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%and_ln42_336 = and i1 %icmp_ln42_191, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%select_ln42_191 = select i1 %and_ln42_335, i1 %and_ln42_336, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'select' 'select_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_191 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%or_ln42_143 = or i1 %tmp_7864, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_192 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_338 = and i1 %or_ln42_143, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'and' 'and_ln42_338' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_339 = and i1 %tmp_7864, i1 %select_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'and' 'and_ln42_339' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln73_56 = sext i13 %weights_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'sext' 'sext_ln73_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.89ns)   --->   "%mul_ln73_47 = mul i26 %sext_ln73, i26 %sext_ln73_56" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7866 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_7866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_47, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_7867 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'bitselect' 'tmp_7867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_7868 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_7868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = trunc i26 %mul_ln73_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'trunc' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.70ns)   --->   "%icmp_ln42_194 = icmp_ne  i8 %trunc_ln42_70, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'icmp' 'icmp_ln42_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_342)   --->   "%tmp_7869 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'bitselect' 'tmp_7869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%or_ln42_145 = or i1 %tmp_7867, i1 %icmp_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%and_ln42_341 = and i1 %or_ln42_145, i1 %tmp_7868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%zext_ln42_47 = zext i1 %and_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_47 = add i13 %trunc_ln42_s, i13 %zext_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7870 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'bitselect' 'tmp_7870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_342)   --->   "%xor_ln42_194 = xor i1 %tmp_7870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_342 = and i1 %tmp_7869, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'and' 'and_ln42_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2917 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_47, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_2917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.57ns)   --->   "%icmp_ln42_195 = icmp_eq  i3 %tmp_2917, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_195' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2918 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_47, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'tmp_2918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%icmp_ln42_196 = icmp_eq  i4 %tmp_2918, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'icmp' 'icmp_ln42_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_197 = icmp_eq  i4 %tmp_2918, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%select_ln42_194 = select i1 %and_ln42_342, i1 %icmp_ln42_196, i1 %icmp_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'select' 'select_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%tmp_7871 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_7871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%xor_ln42_287 = xor i1 %tmp_7871, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%and_ln42_343 = and i1 %icmp_ln42_195, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'and' 'and_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%select_ln42_195 = select i1 %and_ln42_342, i1 %and_ln42_343, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'select' 'select_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_195 = xor i1 %select_ln42_194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%or_ln42_146 = or i1 %tmp_7870, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_196 = xor i1 %tmp_7866, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_345 = and i1 %or_ln42_146, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'and' 'and_ln42_345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_346 = and i1 %tmp_7870, i1 %select_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'and' 'and_ln42_346' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln73_57 = sext i13 %weights_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'sext' 'sext_ln73_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.89ns)   --->   "%mul_ln73_48 = mul i26 %sext_ln73, i26 %sext_ln73_57" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7872 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'bitselect' 'tmp_7872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%trunc_ln42_45 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_48, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_7873 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_7873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_7874 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_7874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = trunc i26 %mul_ln73_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'trunc' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_198 = icmp_ne  i8 %trunc_ln42_71, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_349)   --->   "%tmp_7875 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_7875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%or_ln42_148 = or i1 %tmp_7873, i1 %icmp_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%and_ln42_348 = and i1 %or_ln42_148, i1 %tmp_7874" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%zext_ln42_48 = zext i1 %and_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_48 = add i13 %trunc_ln42_45, i13 %zext_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7876 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_7876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_349)   --->   "%xor_ln42_198 = xor i1 %tmp_7876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_349 = and i1 %tmp_7875, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2919 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_48, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'partselect' 'tmp_2919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.57ns)   --->   "%icmp_ln42_199 = icmp_eq  i3 %tmp_2919, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'icmp' 'icmp_ln42_199' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2920 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_48, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'tmp_2920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln42_200 = icmp_eq  i4 %tmp_2920, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'icmp' 'icmp_ln42_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln42_201 = icmp_eq  i4 %tmp_2920, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'icmp' 'icmp_ln42_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%select_ln42_198 = select i1 %and_ln42_349, i1 %icmp_ln42_200, i1 %icmp_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'select' 'select_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%tmp_7877 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_7877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%xor_ln42_288 = xor i1 %tmp_7877, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%and_ln42_350 = and i1 %icmp_ln42_199, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%select_ln42_199 = select i1 %and_ln42_349, i1 %and_ln42_350, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'select' 'select_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_199 = xor i1 %select_ln42_198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%or_ln42_149 = or i1 %tmp_7876, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_200 = xor i1 %tmp_7872, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_352 = and i1 %or_ln42_149, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_352' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_353 = and i1 %tmp_7876, i1 %select_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_353' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i13 %weights_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'sext' 'sext_ln73_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.89ns)   --->   "%mul_ln73_49 = mul i26 %sext_ln73, i26 %sext_ln73_58" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_7878 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_7878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%trunc_ln42_46 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_49, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_7879 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'bitselect' 'tmp_7879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_7880 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_7880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = trunc i26 %mul_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'trunc' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln42_202 = icmp_ne  i8 %trunc_ln42_72, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_356)   --->   "%tmp_7881 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_7881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%or_ln42_151 = or i1 %tmp_7879, i1 %icmp_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%and_ln42_355 = and i1 %or_ln42_151, i1 %tmp_7880" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%zext_ln42_49 = zext i1 %and_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_49 = add i13 %trunc_ln42_46, i13 %zext_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_7882 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'bitselect' 'tmp_7882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_356)   --->   "%xor_ln42_202 = xor i1 %tmp_7882, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_356 = and i1 %tmp_7881, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2921 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_49, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_2921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.57ns)   --->   "%icmp_ln42_203 = icmp_eq  i3 %tmp_2921, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_203' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2922 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_49, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'partselect' 'tmp_2922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln42_204 = icmp_eq  i4 %tmp_2922, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'icmp' 'icmp_ln42_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln42_205 = icmp_eq  i4 %tmp_2922, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%select_ln42_202 = select i1 %and_ln42_356, i1 %icmp_ln42_204, i1 %icmp_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'select' 'select_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%tmp_7883 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'bitselect' 'tmp_7883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%xor_ln42_289 = xor i1 %tmp_7883, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%and_ln42_357 = and i1 %icmp_ln42_203, i1 %xor_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%select_ln42_203 = select i1 %and_ln42_356, i1 %and_ln42_357, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'select' 'select_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_203 = xor i1 %select_ln42_202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%or_ln42_152 = or i1 %tmp_7882, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_204 = xor i1 %tmp_7878, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_359 = and i1 %or_ln42_152, i1 %xor_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_360 = and i1 %tmp_7882, i1 %select_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'and' 'and_ln42_360' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i13 %weights_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sext' 'sext_ln73_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.89ns)   --->   "%mul_ln73_50 = mul i26 %sext_ln73, i26 %sext_ln73_59" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_7884 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_7884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%trunc_ln42_47 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_50, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_7885 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_7885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_7886 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'bitselect' 'tmp_7886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = trunc i26 %mul_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'trunc' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_206 = icmp_ne  i8 %trunc_ln42_73, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_363)   --->   "%tmp_7887 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_7887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%or_ln42_154 = or i1 %tmp_7885, i1 %icmp_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'or' 'or_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%and_ln42_362 = and i1 %or_ln42_154, i1 %tmp_7886" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'and' 'and_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%zext_ln42_50 = zext i1 %and_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_50 = add i13 %trunc_ln42_47, i13 %zext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7888 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_7888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_363)   --->   "%xor_ln42_206 = xor i1 %tmp_7888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_363 = and i1 %tmp_7887, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_2923 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_50, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'partselect' 'tmp_2923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.57ns)   --->   "%icmp_ln42_207 = icmp_eq  i3 %tmp_2923, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'icmp' 'icmp_ln42_207' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2924 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_50, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'partselect' 'tmp_2924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln42_208 = icmp_eq  i4 %tmp_2924, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'icmp' 'icmp_ln42_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.70ns)   --->   "%icmp_ln42_209 = icmp_eq  i4 %tmp_2924, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'icmp' 'icmp_ln42_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%select_ln42_206 = select i1 %and_ln42_363, i1 %icmp_ln42_208, i1 %icmp_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%tmp_7889 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_7889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%xor_ln42_290 = xor i1 %tmp_7889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%and_ln42_364 = and i1 %icmp_ln42_207, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%select_ln42_207 = select i1 %and_ln42_363, i1 %and_ln42_364, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'select' 'select_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_207 = xor i1 %select_ln42_206, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%or_ln42_155 = or i1 %tmp_7888, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'or' 'or_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_208 = xor i1 %tmp_7884, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_366 = and i1 %or_ln42_155, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_366' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_367 = and i1 %tmp_7888, i1 %select_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_367' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln73_60 = sext i13 %weights_29_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'sext' 'sext_ln73_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln73_51 = mul i26 %sext_ln73, i26 %sext_ln73_60" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_7890 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_7890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%trunc_ln42_48 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_51, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_7891 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_7891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_7892 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_7892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = trunc i26 %mul_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'trunc' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_210 = icmp_ne  i8 %trunc_ln42_74, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_370)   --->   "%tmp_7893 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'bitselect' 'tmp_7893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%or_ln42_157 = or i1 %tmp_7891, i1 %icmp_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'or' 'or_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%and_ln42_369 = and i1 %or_ln42_157, i1 %tmp_7892" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'and' 'and_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%zext_ln42_51 = zext i1 %and_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_51 = add i13 %trunc_ln42_48, i13 %zext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_7894 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_7894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_370)   --->   "%xor_ln42_210 = xor i1 %tmp_7894, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_370 = and i1 %tmp_7893, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2925 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_51, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_2925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.57ns)   --->   "%icmp_ln42_211 = icmp_eq  i3 %tmp_2925, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_211' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_2926 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_51, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'tmp_2926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln42_212 = icmp_eq  i4 %tmp_2926, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'icmp' 'icmp_ln42_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_213 = icmp_eq  i4 %tmp_2926, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%select_ln42_210 = select i1 %and_ln42_370, i1 %icmp_ln42_212, i1 %icmp_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'select' 'select_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%tmp_7895 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_7895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%xor_ln42_291 = xor i1 %tmp_7895, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%and_ln42_371 = and i1 %icmp_ln42_211, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%select_ln42_211 = select i1 %and_ln42_370, i1 %and_ln42_371, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'select' 'select_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_211 = xor i1 %select_ln42_210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%or_ln42_158 = or i1 %tmp_7894, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_212 = xor i1 %tmp_7890, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_373 = and i1 %or_ln42_158, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_374 = and i1 %tmp_7894, i1 %select_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_374' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.58ns)   --->   "%a_7 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_17_val_read, i5 17, i13 %data_18_val_read, i5 18, i13 %data_19_val_read, i5 19, i13 %data_20_val_read, i5 20, i13 %data_21_val_read, i5 21, i13 %data_22_val_read, i5 22, i13 %data_23_val_read, i5 23, i13 %data_24_val_read, i5 24, i13 %data_25_val_read, i5 25, i13 %data_26_val_read, i5 26, i13 %data_27_val_read, i5 27, i13 %data_28_val_read, i5 28, i13 %data_29_val_read, i13 0, i5 %idx_read"   --->   Operation 233 'sparsemux' 'a_7' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln73_61 = sext i13 %a_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'sext' 'sext_ln73_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln73_62 = sext i13 %weights_30_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'sext' 'sext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.89ns)   --->   "%mul_ln73_52 = mul i26 %sext_ln73_61, i26 %sext_ln73_62" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_7896 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_7896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%trunc_ln42_49 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_52, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_7897 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'bitselect' 'tmp_7897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_7898 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_7898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = trunc i26 %mul_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'trunc' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln42_214 = icmp_ne  i8 %trunc_ln42_75, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'icmp' 'icmp_ln42_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_377)   --->   "%tmp_7899 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'bitselect' 'tmp_7899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%or_ln42_160 = or i1 %tmp_7897, i1 %icmp_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%and_ln42_376 = and i1 %or_ln42_160, i1 %tmp_7898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%zext_ln42_52 = zext i1 %and_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_52 = add i13 %trunc_ln42_49, i13 %zext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_7900 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'bitselect' 'tmp_7900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_377)   --->   "%xor_ln42_214 = xor i1 %tmp_7900, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_377 = and i1 %tmp_7899, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'and' 'and_ln42_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_2927 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_52, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'partselect' 'tmp_2927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.57ns)   --->   "%icmp_ln42_215 = icmp_eq  i3 %tmp_2927, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_215' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_2928 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_52, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'partselect' 'tmp_2928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.70ns)   --->   "%icmp_ln42_216 = icmp_eq  i4 %tmp_2928, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'icmp' 'icmp_ln42_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.70ns)   --->   "%icmp_ln42_217 = icmp_eq  i4 %tmp_2928, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'icmp' 'icmp_ln42_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%select_ln42_214 = select i1 %and_ln42_377, i1 %icmp_ln42_216, i1 %icmp_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%tmp_7901 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_7901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%xor_ln42_292 = xor i1 %tmp_7901, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%and_ln42_378 = and i1 %icmp_ln42_215, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%select_ln42_215 = select i1 %and_ln42_377, i1 %and_ln42_378, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_215 = xor i1 %select_ln42_214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%or_ln42_161 = or i1 %tmp_7900, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_216 = xor i1 %tmp_7896, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_380 = and i1 %or_ln42_161, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_381 = and i1 %tmp_7900, i1 %select_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_381' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_63 = sext i13 %weights_31_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.89ns)   --->   "%mul_ln73_53 = mul i26 %sext_ln73_61, i26 %sext_ln73_63" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_7902 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_7902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%trunc_ln42_50 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_53, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_7903 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_7903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_7904 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_7904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = trunc i26 %mul_ln73_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_218 = icmp_ne  i8 %trunc_ln42_76, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_384)   --->   "%tmp_7905 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_7905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%or_ln42_163 = or i1 %tmp_7903, i1 %icmp_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%and_ln42_383 = and i1 %or_ln42_163, i1 %tmp_7904" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%zext_ln42_53 = zext i1 %and_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_53 = add i13 %trunc_ln42_50, i13 %zext_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_7906 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_53, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_7906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_384)   --->   "%xor_ln42_218 = xor i1 %tmp_7906, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_384 = and i1 %tmp_7905, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2929 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_53, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_2929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.57ns)   --->   "%icmp_ln42_219 = icmp_eq  i3 %tmp_2929, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_219' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_2930 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_53, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_2930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_220 = icmp_eq  i4 %tmp_2930, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_221 = icmp_eq  i4 %tmp_2930, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%select_ln42_218 = select i1 %and_ln42_384, i1 %icmp_ln42_220, i1 %icmp_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%tmp_7907 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'bitselect' 'tmp_7907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%xor_ln42_293 = xor i1 %tmp_7907, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%and_ln42_385 = and i1 %icmp_ln42_219, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%select_ln42_219 = select i1 %and_ln42_384, i1 %and_ln42_385, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'select' 'select_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_219 = xor i1 %select_ln42_218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%or_ln42_164 = or i1 %tmp_7906, i1 %xor_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_220 = xor i1 %tmp_7902, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_387 = and i1 %or_ln42_164, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_387' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_388 = and i1 %tmp_7906, i1 %select_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'and' 'and_ln42_388' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln73_64 = sext i13 %weights_32_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'sext' 'sext_ln73_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.89ns)   --->   "%mul_ln73_54 = mul i26 %sext_ln73_61, i26 %sext_ln73_64" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_7908 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_7908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%trunc_ln42_51 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_54, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_7909 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'bitselect' 'tmp_7909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_7910 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_7910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = trunc i26 %mul_ln73_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'trunc' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.70ns)   --->   "%icmp_ln42_222 = icmp_ne  i8 %trunc_ln42_77, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'icmp' 'icmp_ln42_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_391)   --->   "%tmp_7911 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_7911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%or_ln42_166 = or i1 %tmp_7909, i1 %icmp_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%and_ln42_390 = and i1 %or_ln42_166, i1 %tmp_7910" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%zext_ln42_54 = zext i1 %and_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_54 = add i13 %trunc_ln42_51, i13 %zext_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'add' 'add_ln42_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_7912 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_54, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'bitselect' 'tmp_7912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_391)   --->   "%xor_ln42_222 = xor i1 %tmp_7912, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_391 = and i1 %tmp_7911, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'and' 'and_ln42_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_2931 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_54, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'tmp_2931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.57ns)   --->   "%icmp_ln42_223 = icmp_eq  i3 %tmp_2931, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'icmp' 'icmp_ln42_223' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_2932 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_54, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'partselect' 'tmp_2932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.70ns)   --->   "%icmp_ln42_224 = icmp_eq  i4 %tmp_2932, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'icmp' 'icmp_ln42_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln42_225 = icmp_eq  i4 %tmp_2932, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%select_ln42_222 = select i1 %and_ln42_391, i1 %icmp_ln42_224, i1 %icmp_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%tmp_7913 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'bitselect' 'tmp_7913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%xor_ln42_294 = xor i1 %tmp_7913, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%and_ln42_392 = and i1 %icmp_ln42_223, i1 %xor_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%select_ln42_223 = select i1 %and_ln42_391, i1 %and_ln42_392, i1 %icmp_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'select' 'select_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%xor_ln42_223 = xor i1 %select_ln42_222, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%or_ln42_167 = or i1 %tmp_7912, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%xor_ln42_224 = xor i1 %tmp_7908, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_394 = and i1 %or_ln42_167, i1 %xor_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_394' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_395 = and i1 %tmp_7912, i1 %select_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_395' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln73_65 = sext i13 %weights_33_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'sext' 'sext_ln73_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.89ns)   --->   "%mul_ln73_55 = mul i26 %sext_ln73_61, i26 %sext_ln73_65" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_7914 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_7914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%trunc_ln42_52 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_55, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_7915 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_7915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_7916 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_7916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = trunc i26 %mul_ln73_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'trunc' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.70ns)   --->   "%icmp_ln42_226 = icmp_ne  i8 %trunc_ln42_78, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'icmp' 'icmp_ln42_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_398)   --->   "%tmp_7917 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_7917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%or_ln42_169 = or i1 %tmp_7915, i1 %icmp_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'or' 'or_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%and_ln42_397 = and i1 %or_ln42_169, i1 %tmp_7916" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'and' 'and_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%zext_ln42_55 = zext i1 %and_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_55 = add i13 %trunc_ln42_52, i13 %zext_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'add' 'add_ln42_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_7918 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_55, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'bitselect' 'tmp_7918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_398)   --->   "%xor_ln42_226 = xor i1 %tmp_7918, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_398 = and i1 %tmp_7917, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'and' 'and_ln42_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_2933 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_55, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'partselect' 'tmp_2933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.57ns)   --->   "%icmp_ln42_227 = icmp_eq  i3 %tmp_2933, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'icmp' 'icmp_ln42_227' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_2934 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_55, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_2934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.70ns)   --->   "%icmp_ln42_228 = icmp_eq  i4 %tmp_2934, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_229 = icmp_eq  i4 %tmp_2934, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%select_ln42_226 = select i1 %and_ln42_398, i1 %icmp_ln42_228, i1 %icmp_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'select' 'select_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%tmp_7919 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'bitselect' 'tmp_7919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%xor_ln42_295 = xor i1 %tmp_7919, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%and_ln42_399 = and i1 %icmp_ln42_227, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%select_ln42_227 = select i1 %and_ln42_398, i1 %and_ln42_399, i1 %icmp_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'select' 'select_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%xor_ln42_227 = xor i1 %select_ln42_226, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%or_ln42_170 = or i1 %tmp_7918, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'or' 'or_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%xor_ln42_228 = xor i1 %tmp_7914, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_401 = and i1 %or_ln42_170, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'and' 'and_ln42_401' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_402 = and i1 %tmp_7918, i1 %select_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'and' 'and_ln42_402' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln73_66 = sext i13 %weights_34_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'sext' 'sext_ln73_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.89ns)   --->   "%mul_ln73_56 = mul i26 %sext_ln73_61, i26 %sext_ln73_66" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_7920 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_7920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%trunc_ln42_53 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_56, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_7921 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'bitselect' 'tmp_7921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_7922 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'bitselect' 'tmp_7922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = trunc i26 %mul_ln73_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'trunc' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.70ns)   --->   "%icmp_ln42_230 = icmp_ne  i8 %trunc_ln42_79, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_405)   --->   "%tmp_7923 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'bitselect' 'tmp_7923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%or_ln42_172 = or i1 %tmp_7921, i1 %icmp_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'or' 'or_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%and_ln42_404 = and i1 %or_ln42_172, i1 %tmp_7922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'and' 'and_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%zext_ln42_56 = zext i1 %and_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_56 = add i13 %trunc_ln42_53, i13 %zext_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'add' 'add_ln42_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_7924 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_56, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_7924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_405)   --->   "%xor_ln42_230 = xor i1 %tmp_7924, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_405 = and i1 %tmp_7923, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_2935 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_56, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'partselect' 'tmp_2935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.57ns)   --->   "%icmp_ln42_231 = icmp_eq  i3 %tmp_2935, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_231' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2936 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_56, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'partselect' 'tmp_2936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.70ns)   --->   "%icmp_ln42_232 = icmp_eq  i4 %tmp_2936, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'icmp' 'icmp_ln42_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.70ns)   --->   "%icmp_ln42_233 = icmp_eq  i4 %tmp_2936, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'icmp' 'icmp_ln42_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%select_ln42_230 = select i1 %and_ln42_405, i1 %icmp_ln42_232, i1 %icmp_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'select' 'select_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%tmp_7925 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_7925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%xor_ln42_296 = xor i1 %tmp_7925, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%and_ln42_406 = and i1 %icmp_ln42_231, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%select_ln42_231 = select i1 %and_ln42_405, i1 %and_ln42_406, i1 %icmp_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%xor_ln42_231 = xor i1 %select_ln42_230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%or_ln42_173 = or i1 %tmp_7924, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'or' 'or_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%xor_ln42_232 = xor i1 %tmp_7920, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_408 = and i1 %or_ln42_173, i1 %xor_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_408' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_409 = and i1 %tmp_7924, i1 %select_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'and' 'and_ln42_409' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln73_67 = sext i13 %weights_35_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'sext' 'sext_ln73_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.89ns)   --->   "%mul_ln73_57 = mul i26 %sext_ln73_61, i26 %sext_ln73_67" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'mul' 'mul_ln73_57' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_7926 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_7926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%trunc_ln42_54 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_57, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_7927 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'bitselect' 'tmp_7927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_7928 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_7928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = trunc i26 %mul_ln73_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'trunc' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln42_234 = icmp_ne  i8 %trunc_ln42_80, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'icmp' 'icmp_ln42_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_412)   --->   "%tmp_7929 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_7929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%or_ln42_175 = or i1 %tmp_7927, i1 %icmp_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'or' 'or_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%and_ln42_411 = and i1 %or_ln42_175, i1 %tmp_7928" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%zext_ln42_57 = zext i1 %and_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_57 = add i13 %trunc_ln42_54, i13 %zext_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'add' 'add_ln42_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_7930 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_57, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'bitselect' 'tmp_7930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_412)   --->   "%xor_ln42_234 = xor i1 %tmp_7930, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'xor' 'xor_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_412 = and i1 %tmp_7929, i1 %xor_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'and' 'and_ln42_412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_2937 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_57, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'tmp_2937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.57ns)   --->   "%icmp_ln42_235 = icmp_eq  i3 %tmp_2937, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_235' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_2938 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_57, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'partselect' 'tmp_2938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln42_236 = icmp_eq  i4 %tmp_2938, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'icmp' 'icmp_ln42_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln42_237 = icmp_eq  i4 %tmp_2938, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'icmp' 'icmp_ln42_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%select_ln42_234 = select i1 %and_ln42_412, i1 %icmp_ln42_236, i1 %icmp_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'select' 'select_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%tmp_7931 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_7931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%xor_ln42_297 = xor i1 %tmp_7931, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%and_ln42_413 = and i1 %icmp_ln42_235, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%select_ln42_235 = select i1 %and_ln42_412, i1 %and_ln42_413, i1 %icmp_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'select' 'select_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%xor_ln42_235 = xor i1 %select_ln42_234, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%or_ln42_176 = or i1 %tmp_7930, i1 %xor_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'or' 'or_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%xor_ln42_236 = xor i1 %tmp_7926, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'xor' 'xor_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_415 = and i1 %or_ln42_176, i1 %xor_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'and' 'and_ln42_415' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_416 = and i1 %tmp_7930, i1 %select_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_416' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.58ns)   --->   "%a_8 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_18_val_read, i5 17, i13 %data_19_val_read, i5 18, i13 %data_20_val_read, i5 19, i13 %data_21_val_read, i5 20, i13 %data_22_val_read, i5 21, i13 %data_23_val_read, i5 22, i13 %data_24_val_read, i5 23, i13 %data_25_val_read, i5 24, i13 %data_26_val_read, i5 25, i13 %data_27_val_read, i5 26, i13 %data_28_val_read, i5 27, i13 %data_29_val_read, i5 28, i13 %data_30_val_read, i13 0, i5 %idx_read"   --->   Operation 421 'sparsemux' 'a_8' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln73_68 = sext i13 %a_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'sext' 'sext_ln73_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln73_69 = sext i13 %weights_36_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'sext' 'sext_ln73_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.89ns)   --->   "%mul_ln73_58 = mul i26 %sext_ln73_68, i26 %sext_ln73_69" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'mul' 'mul_ln73_58' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_7932 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_7932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%trunc_ln42_55 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_58, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_7933 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'bitselect' 'tmp_7933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_7934 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_7934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = trunc i26 %mul_ln73_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'trunc' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.70ns)   --->   "%icmp_ln42_238 = icmp_ne  i8 %trunc_ln42_81, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'icmp' 'icmp_ln42_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_419)   --->   "%tmp_7935 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_7935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%or_ln42_178 = or i1 %tmp_7933, i1 %icmp_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%and_ln42_418 = and i1 %or_ln42_178, i1 %tmp_7934" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%zext_ln42_58 = zext i1 %and_ln42_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_58 = add i13 %trunc_ln42_55, i13 %zext_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'add' 'add_ln42_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_7936 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_58, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'bitselect' 'tmp_7936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_419)   --->   "%xor_ln42_238 = xor i1 %tmp_7936, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'xor' 'xor_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_419 = and i1 %tmp_7935, i1 %xor_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2939 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_58, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'partselect' 'tmp_2939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.57ns)   --->   "%icmp_ln42_239 = icmp_eq  i3 %tmp_2939, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'icmp' 'icmp_ln42_239' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_2940 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_58, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'partselect' 'tmp_2940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln42_240 = icmp_eq  i4 %tmp_2940, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'icmp' 'icmp_ln42_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.70ns)   --->   "%icmp_ln42_241 = icmp_eq  i4 %tmp_2940, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%select_ln42_238 = select i1 %and_ln42_419, i1 %icmp_ln42_240, i1 %icmp_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_423)   --->   "%tmp_7937 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_58, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'bitselect' 'tmp_7937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_423)   --->   "%xor_ln42_298 = xor i1 %tmp_7937, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_423)   --->   "%and_ln42_420 = and i1 %icmp_ln42_239, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_423)   --->   "%select_ln42_239 = select i1 %and_ln42_419, i1 %and_ln42_420, i1 %icmp_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%xor_ln42_239 = xor i1 %select_ln42_238, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%or_ln42_179 = or i1 %tmp_7936, i1 %xor_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'or' 'or_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_422)   --->   "%xor_ln42_240 = xor i1 %tmp_7932, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'xor' 'xor_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_422 = and i1 %or_ln42_179, i1 %xor_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_422' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_423 = and i1 %tmp_7936, i1 %select_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'and' 'and_ln42_423' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln73_70 = sext i13 %weights_37_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'sext' 'sext_ln73_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.89ns)   --->   "%mul_ln73_59 = mul i26 %sext_ln73_68, i26 %sext_ln73_70" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'mul' 'mul_ln73_59' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_7938 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_7938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%trunc_ln42_56 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_59, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_7939 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_7939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_7940 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_7940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = trunc i26 %mul_ln73_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'trunc' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.70ns)   --->   "%icmp_ln42_242 = icmp_ne  i8 %trunc_ln42_82, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'icmp' 'icmp_ln42_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_426)   --->   "%tmp_7941 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'bitselect' 'tmp_7941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%or_ln42_181 = or i1 %tmp_7939, i1 %icmp_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'or' 'or_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%and_ln42_425 = and i1 %or_ln42_181, i1 %tmp_7940" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%zext_ln42_59 = zext i1 %and_ln42_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_59 = add i13 %trunc_ln42_56, i13 %zext_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'add' 'add_ln42_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_7942 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_59, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_7942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_426)   --->   "%xor_ln42_242 = xor i1 %tmp_7942, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_426 = and i1 %tmp_7941, i1 %xor_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_426' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_2941 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_59, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'partselect' 'tmp_2941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.57ns)   --->   "%icmp_ln42_243 = icmp_eq  i3 %tmp_2941, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_243' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_2942 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_59, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'partselect' 'tmp_2942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.70ns)   --->   "%icmp_ln42_244 = icmp_eq  i4 %tmp_2942, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'icmp' 'icmp_ln42_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.70ns)   --->   "%icmp_ln42_245 = icmp_eq  i4 %tmp_2942, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'icmp' 'icmp_ln42_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%select_ln42_242 = select i1 %and_ln42_426, i1 %icmp_ln42_244, i1 %icmp_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'select' 'select_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_430)   --->   "%tmp_7943 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_59, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'bitselect' 'tmp_7943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_430)   --->   "%xor_ln42_299 = xor i1 %tmp_7943, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_430)   --->   "%and_ln42_427 = and i1 %icmp_ln42_243, i1 %xor_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_430)   --->   "%select_ln42_243 = select i1 %and_ln42_426, i1 %and_ln42_427, i1 %icmp_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'select' 'select_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%xor_ln42_243 = xor i1 %select_ln42_242, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%or_ln42_182 = or i1 %tmp_7942, i1 %xor_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_429)   --->   "%xor_ln42_244 = xor i1 %tmp_7938, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'xor' 'xor_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_429 = and i1 %or_ln42_182, i1 %xor_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'and' 'and_ln42_429' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_430 = and i1 %tmp_7942, i1 %select_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'and' 'and_ln42_430' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln73_71 = sext i13 %weights_38_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'sext' 'sext_ln73_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.89ns)   --->   "%mul_ln73_60 = mul i26 %sext_ln73_68, i26 %sext_ln73_71" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'mul' 'mul_ln73_60' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_7944 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_7944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%trunc_ln42_57 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_60, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_7945 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_7945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_7946 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'bitselect' 'tmp_7946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = trunc i26 %mul_ln73_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'trunc' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.70ns)   --->   "%icmp_ln42_246 = icmp_ne  i8 %trunc_ln42_83, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'icmp' 'icmp_ln42_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_433)   --->   "%tmp_7947 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'bitselect' 'tmp_7947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%or_ln42_184 = or i1 %tmp_7945, i1 %icmp_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'or' 'or_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%and_ln42_432 = and i1 %or_ln42_184, i1 %tmp_7946" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%zext_ln42_60 = zext i1 %and_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_60 = add i13 %trunc_ln42_57, i13 %zext_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'add' 'add_ln42_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_7948 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_60, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'bitselect' 'tmp_7948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_433)   --->   "%xor_ln42_246 = xor i1 %tmp_7948, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'xor' 'xor_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_433 = and i1 %tmp_7947, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'and' 'and_ln42_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_2943 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_60, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_2943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.57ns)   --->   "%icmp_ln42_247 = icmp_eq  i3 %tmp_2943, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_247' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_2944 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_60, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'partselect' 'tmp_2944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_248 = icmp_eq  i4 %tmp_2944, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.70ns)   --->   "%icmp_ln42_249 = icmp_eq  i4 %tmp_2944, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'icmp' 'icmp_ln42_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%select_ln42_246 = select i1 %and_ln42_433, i1 %icmp_ln42_248, i1 %icmp_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_437)   --->   "%tmp_7949 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_60, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_7949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_437)   --->   "%xor_ln42_300 = xor i1 %tmp_7949, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_437)   --->   "%and_ln42_434 = and i1 %icmp_ln42_247, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_437)   --->   "%select_ln42_247 = select i1 %and_ln42_433, i1 %and_ln42_434, i1 %icmp_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'select' 'select_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%xor_ln42_247 = xor i1 %select_ln42_246, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%or_ln42_185 = or i1 %tmp_7948, i1 %xor_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_436)   --->   "%xor_ln42_248 = xor i1 %tmp_7944, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_436 = and i1 %or_ln42_185, i1 %xor_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_436' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_437 = and i1 %tmp_7948, i1 %select_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_437' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln73_72 = sext i13 %weights_39_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'sext' 'sext_ln73_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (1.89ns)   --->   "%mul_ln73_61 = mul i26 %sext_ln73_68, i26 %sext_ln73_72" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'mul' 'mul_ln73_61' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_7950 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_7950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%trunc_ln42_58 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_61, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_7951 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_7951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_7952 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'bitselect' 'tmp_7952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = trunc i26 %mul_ln73_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'trunc' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_250 = icmp_ne  i8 %trunc_ln42_84, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_440)   --->   "%tmp_7953 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'bitselect' 'tmp_7953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%or_ln42_187 = or i1 %tmp_7951, i1 %icmp_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'or' 'or_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%and_ln42_439 = and i1 %or_ln42_187, i1 %tmp_7952" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'and' 'and_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%zext_ln42_61 = zext i1 %and_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_61 = add i13 %trunc_ln42_58, i13 %zext_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'add' 'add_ln42_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_7954 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_61, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'bitselect' 'tmp_7954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_440)   --->   "%xor_ln42_250 = xor i1 %tmp_7954, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_440 = and i1 %tmp_7953, i1 %xor_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'and' 'and_ln42_440' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_2945 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_61, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'partselect' 'tmp_2945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.57ns)   --->   "%icmp_ln42_251 = icmp_eq  i3 %tmp_2945, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'icmp' 'icmp_ln42_251' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_2946 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_61, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'partselect' 'tmp_2946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.70ns)   --->   "%icmp_ln42_252 = icmp_eq  i4 %tmp_2946, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'icmp' 'icmp_ln42_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.70ns)   --->   "%icmp_ln42_253 = icmp_eq  i4 %tmp_2946, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'icmp' 'icmp_ln42_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%select_ln42_250 = select i1 %and_ln42_440, i1 %icmp_ln42_252, i1 %icmp_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'select' 'select_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_444)   --->   "%tmp_7955 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'bitselect' 'tmp_7955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_444)   --->   "%xor_ln42_301 = xor i1 %tmp_7955, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_444)   --->   "%and_ln42_441 = and i1 %icmp_ln42_251, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_444)   --->   "%select_ln42_251 = select i1 %and_ln42_440, i1 %and_ln42_441, i1 %icmp_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'select' 'select_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%xor_ln42_251 = xor i1 %select_ln42_250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%or_ln42_188 = or i1 %tmp_7954, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_443)   --->   "%xor_ln42_252 = xor i1 %tmp_7950, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_443 = and i1 %or_ln42_188, i1 %xor_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_443' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_444 = and i1 %tmp_7954, i1 %select_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_444' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln73_73 = sext i13 %weights_40_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'sext' 'sext_ln73_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (1.89ns)   --->   "%mul_ln73_62 = mul i26 %sext_ln73_68, i26 %sext_ln73_73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'mul' 'mul_ln73_62' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_7956 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_7956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%trunc_ln42_59 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_62, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_7957 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'bitselect' 'tmp_7957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_7958 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'bitselect' 'tmp_7958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = trunc i26 %mul_ln73_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'trunc' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.70ns)   --->   "%icmp_ln42_254 = icmp_ne  i8 %trunc_ln42_85, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'icmp' 'icmp_ln42_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_447)   --->   "%tmp_7959 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'bitselect' 'tmp_7959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%or_ln42_190 = or i1 %tmp_7957, i1 %icmp_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%and_ln42_446 = and i1 %or_ln42_190, i1 %tmp_7958" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%zext_ln42_62 = zext i1 %and_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_62 = add i13 %trunc_ln42_59, i13 %zext_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'add' 'add_ln42_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_7960 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_62, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'bitselect' 'tmp_7960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_447)   --->   "%xor_ln42_254 = xor i1 %tmp_7960, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_447 = and i1 %tmp_7959, i1 %xor_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_447' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_2947 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_62, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'partselect' 'tmp_2947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.57ns)   --->   "%icmp_ln42_255 = icmp_eq  i3 %tmp_2947, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'icmp' 'icmp_ln42_255' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_2948 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_62, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'partselect' 'tmp_2948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.70ns)   --->   "%icmp_ln42_256 = icmp_eq  i4 %tmp_2948, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'icmp' 'icmp_ln42_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.70ns)   --->   "%icmp_ln42_257 = icmp_eq  i4 %tmp_2948, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'icmp' 'icmp_ln42_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%select_ln42_254 = select i1 %and_ln42_447, i1 %icmp_ln42_256, i1 %icmp_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_451)   --->   "%tmp_7961 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_7961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_451)   --->   "%xor_ln42_302 = xor i1 %tmp_7961, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_451)   --->   "%and_ln42_448 = and i1 %icmp_ln42_255, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_451)   --->   "%select_ln42_255 = select i1 %and_ln42_447, i1 %and_ln42_448, i1 %icmp_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'select' 'select_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%xor_ln42_255 = xor i1 %select_ln42_254, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%or_ln42_191 = or i1 %tmp_7960, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_450)   --->   "%xor_ln42_256 = xor i1 %tmp_7956, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_450 = and i1 %or_ln42_191, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_450' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_451 = and i1 %tmp_7960, i1 %select_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'and' 'and_ln42_451' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln73_74 = sext i13 %weights_41_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'sext' 'sext_ln73_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (1.89ns)   --->   "%mul_ln73_63 = mul i26 %sext_ln73_68, i26 %sext_ln73_74" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'mul' 'mul_ln73_63' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_7962 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'bitselect' 'tmp_7962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%trunc_ln42_60 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_63, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_7963 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'bitselect' 'tmp_7963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_7964 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_7964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln42_86 = trunc i26 %mul_ln73_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'trunc' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.70ns)   --->   "%icmp_ln42_258 = icmp_ne  i8 %trunc_ln42_86, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'icmp' 'icmp_ln42_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_454)   --->   "%tmp_7965 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'bitselect' 'tmp_7965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%or_ln42_193 = or i1 %tmp_7963, i1 %icmp_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%and_ln42_453 = and i1 %or_ln42_193, i1 %tmp_7964" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'and' 'and_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%zext_ln42_63 = zext i1 %and_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_63 = add i13 %trunc_ln42_60, i13 %zext_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'add' 'add_ln42_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_7966 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_63, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'bitselect' 'tmp_7966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_454)   --->   "%xor_ln42_258 = xor i1 %tmp_7966, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_454 = and i1 %tmp_7965, i1 %xor_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_454' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_2949 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_63, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'partselect' 'tmp_2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.57ns)   --->   "%icmp_ln42_259 = icmp_eq  i3 %tmp_2949, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'icmp' 'icmp_ln42_259' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_2950 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_63, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'partselect' 'tmp_2950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.70ns)   --->   "%icmp_ln42_260 = icmp_eq  i4 %tmp_2950, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'icmp' 'icmp_ln42_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.70ns)   --->   "%icmp_ln42_261 = icmp_eq  i4 %tmp_2950, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'icmp' 'icmp_ln42_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%select_ln42_258 = select i1 %and_ln42_454, i1 %icmp_ln42_260, i1 %icmp_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'select' 'select_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_458)   --->   "%tmp_7967 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'bitselect' 'tmp_7967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_458)   --->   "%xor_ln42_303 = xor i1 %tmp_7967, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'xor' 'xor_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_458)   --->   "%and_ln42_455 = and i1 %icmp_ln42_259, i1 %xor_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'and' 'and_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_458)   --->   "%select_ln42_259 = select i1 %and_ln42_454, i1 %and_ln42_455, i1 %icmp_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%xor_ln42_259 = xor i1 %select_ln42_258, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'xor' 'xor_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%or_ln42_194 = or i1 %tmp_7966, i1 %xor_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_457)   --->   "%xor_ln42_260 = xor i1 %tmp_7962, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_457 = and i1 %or_ln42_194, i1 %xor_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_457' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_458 = and i1 %tmp_7966, i1 %select_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'and' 'and_ln42_458' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.58ns)   --->   "%a_9 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_19_val_read, i5 17, i13 %data_20_val_read, i5 18, i13 %data_21_val_read, i5 19, i13 %data_22_val_read, i5 20, i13 %data_23_val_read, i5 21, i13 %data_24_val_read, i5 22, i13 %data_25_val_read, i5 23, i13 %data_26_val_read, i5 24, i13 %data_27_val_read, i5 25, i13 %data_28_val_read, i5 26, i13 %data_29_val_read, i5 27, i13 %data_30_val_read, i5 28, i13 %data_31_val_read, i13 0, i5 %idx_read"   --->   Operation 609 'sparsemux' 'a_9' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln73_75 = sext i13 %a_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'sext' 'sext_ln73_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln73_76 = sext i13 %weights_42_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'sext' 'sext_ln73_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (1.89ns)   --->   "%mul_ln73_64 = mul i26 %sext_ln73_75, i26 %sext_ln73_76" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'mul' 'mul_ln73_64' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_7968 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_7968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%trunc_ln42_61 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_64, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_7969 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'bitselect' 'tmp_7969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_7970 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'bitselect' 'tmp_7970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln42_87 = trunc i26 %mul_ln73_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'trunc' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.70ns)   --->   "%icmp_ln42_262 = icmp_ne  i8 %trunc_ln42_87, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'icmp' 'icmp_ln42_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_461)   --->   "%tmp_7971 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'bitselect' 'tmp_7971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%or_ln42_196 = or i1 %tmp_7969, i1 %icmp_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%and_ln42_460 = and i1 %or_ln42_196, i1 %tmp_7970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%zext_ln42_64 = zext i1 %and_ln42_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_64 = add i13 %trunc_ln42_61, i13 %zext_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'add' 'add_ln42_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_7972 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_64, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'bitselect' 'tmp_7972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_461)   --->   "%xor_ln42_262 = xor i1 %tmp_7972, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'xor' 'xor_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_461 = and i1 %tmp_7971, i1 %xor_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_2951 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_64, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'partselect' 'tmp_2951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.57ns)   --->   "%icmp_ln42_263 = icmp_eq  i3 %tmp_2951, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'icmp' 'icmp_ln42_263' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_2952 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_64, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'partselect' 'tmp_2952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.70ns)   --->   "%icmp_ln42_264 = icmp_eq  i4 %tmp_2952, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'icmp' 'icmp_ln42_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.70ns)   --->   "%icmp_ln42_265 = icmp_eq  i4 %tmp_2952, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'icmp' 'icmp_ln42_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%select_ln42_262 = select i1 %and_ln42_461, i1 %icmp_ln42_264, i1 %icmp_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'select' 'select_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_465)   --->   "%tmp_7973 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'bitselect' 'tmp_7973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_465)   --->   "%xor_ln42_304 = xor i1 %tmp_7973, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_465)   --->   "%and_ln42_462 = and i1 %icmp_ln42_263, i1 %xor_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_465)   --->   "%select_ln42_263 = select i1 %and_ln42_461, i1 %and_ln42_462, i1 %icmp_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%xor_ln42_263 = xor i1 %select_ln42_262, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'xor' 'xor_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%or_ln42_197 = or i1 %tmp_7972, i1 %xor_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_464)   --->   "%xor_ln42_264 = xor i1 %tmp_7968, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'xor' 'xor_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_464 = and i1 %or_ln42_197, i1 %xor_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'and' 'and_ln42_464' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_465 = and i1 %tmp_7972, i1 %select_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_465' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln73_77 = sext i13 %weights_43_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'sext' 'sext_ln73_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (1.89ns)   --->   "%mul_ln73_65 = mul i26 %sext_ln73_75, i26 %sext_ln73_77" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'mul' 'mul_ln73_65' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_7974 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'bitselect' 'tmp_7974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%trunc_ln42_62 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_65, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_7975 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_7975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_7976 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'bitselect' 'tmp_7976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln42_88 = trunc i26 %mul_ln73_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'trunc' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln42_266 = icmp_ne  i8 %trunc_ln42_88, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'icmp' 'icmp_ln42_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_468)   --->   "%tmp_7977 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'bitselect' 'tmp_7977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%or_ln42_199 = or i1 %tmp_7975, i1 %icmp_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%and_ln42_467 = and i1 %or_ln42_199, i1 %tmp_7976" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'and' 'and_ln42_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%zext_ln42_65 = zext i1 %and_ln42_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_65 = add i13 %trunc_ln42_62, i13 %zext_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'add' 'add_ln42_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_7978 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_65, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'bitselect' 'tmp_7978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_468)   --->   "%xor_ln42_266 = xor i1 %tmp_7978, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'xor' 'xor_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_468 = and i1 %tmp_7977, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'and' 'and_ln42_468' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_2953 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_65, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'partselect' 'tmp_2953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.57ns)   --->   "%icmp_ln42_267 = icmp_eq  i3 %tmp_2953, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'icmp' 'icmp_ln42_267' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_2954 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_65, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'partselect' 'tmp_2954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.70ns)   --->   "%icmp_ln42_268 = icmp_eq  i4 %tmp_2954, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'icmp' 'icmp_ln42_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.70ns)   --->   "%icmp_ln42_269 = icmp_eq  i4 %tmp_2954, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'icmp' 'icmp_ln42_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%select_ln42_266 = select i1 %and_ln42_468, i1 %icmp_ln42_268, i1 %icmp_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_472)   --->   "%tmp_7979 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'bitselect' 'tmp_7979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_472)   --->   "%xor_ln42_305 = xor i1 %tmp_7979, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_472)   --->   "%and_ln42_469 = and i1 %icmp_ln42_267, i1 %xor_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'and' 'and_ln42_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_472)   --->   "%select_ln42_267 = select i1 %and_ln42_468, i1 %and_ln42_469, i1 %icmp_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'select' 'select_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%xor_ln42_267 = xor i1 %select_ln42_266, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'xor' 'xor_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%or_ln42_200 = or i1 %tmp_7978, i1 %xor_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'or' 'or_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_471)   --->   "%xor_ln42_268 = xor i1 %tmp_7974, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'xor' 'xor_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_471 = and i1 %or_ln42_200, i1 %xor_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'and' 'and_ln42_471' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_472 = and i1 %tmp_7978, i1 %select_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_472' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln73_78 = sext i13 %weights_44_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'sext' 'sext_ln73_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.89ns)   --->   "%mul_ln73_66 = mul i26 %sext_ln73_75, i26 %sext_ln73_78" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'mul' 'mul_ln73_66' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_7980 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'bitselect' 'tmp_7980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%trunc_ln42_63 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_66, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_7981 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'bitselect' 'tmp_7981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_7982 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'bitselect' 'tmp_7982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln42_89 = trunc i26 %mul_ln73_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'trunc' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.70ns)   --->   "%icmp_ln42_270 = icmp_ne  i8 %trunc_ln42_89, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'icmp' 'icmp_ln42_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_475)   --->   "%tmp_7983 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_7983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%or_ln42_202 = or i1 %tmp_7981, i1 %icmp_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'or' 'or_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%and_ln42_474 = and i1 %or_ln42_202, i1 %tmp_7982" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'and' 'and_ln42_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%zext_ln42_66 = zext i1 %and_ln42_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_66 = add i13 %trunc_ln42_63, i13 %zext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_7984 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'bitselect' 'tmp_7984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_475)   --->   "%xor_ln42_270 = xor i1 %tmp_7984, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'xor' 'xor_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_475 = and i1 %tmp_7983, i1 %xor_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'and' 'and_ln42_475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_2955 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_66, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'partselect' 'tmp_2955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.57ns)   --->   "%icmp_ln42_271 = icmp_eq  i3 %tmp_2955, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'icmp' 'icmp_ln42_271' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_2956 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_66, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'partselect' 'tmp_2956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.70ns)   --->   "%icmp_ln42_272 = icmp_eq  i4 %tmp_2956, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'icmp' 'icmp_ln42_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.70ns)   --->   "%icmp_ln42_273 = icmp_eq  i4 %tmp_2956, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'icmp' 'icmp_ln42_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%select_ln42_270 = select i1 %and_ln42_475, i1 %icmp_ln42_272, i1 %icmp_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'select' 'select_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_479)   --->   "%tmp_7985 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'bitselect' 'tmp_7985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_479)   --->   "%xor_ln42_306 = xor i1 %tmp_7985, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'xor' 'xor_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_479)   --->   "%and_ln42_476 = and i1 %icmp_ln42_271, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'and' 'and_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_479)   --->   "%select_ln42_271 = select i1 %and_ln42_475, i1 %and_ln42_476, i1 %icmp_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%xor_ln42_271 = xor i1 %select_ln42_270, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'xor' 'xor_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%or_ln42_203 = or i1 %tmp_7984, i1 %xor_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_478)   --->   "%xor_ln42_272 = xor i1 %tmp_7980, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_478 = and i1 %or_ln42_203, i1 %xor_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_478' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_479 = and i1 %tmp_7984, i1 %select_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_479' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln73_79 = sext i13 %weights_45_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'sext' 'sext_ln73_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (1.89ns)   --->   "%mul_ln73_67 = mul i26 %sext_ln73_75, i26 %sext_ln73_79" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'mul' 'mul_ln73_67' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_7986 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'bitselect' 'tmp_7986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%trunc_ln42_64 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_67, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_7987 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'bitselect' 'tmp_7987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_7988 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'bitselect' 'tmp_7988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln42_90 = trunc i26 %mul_ln73_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'trunc' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.70ns)   --->   "%icmp_ln42_274 = icmp_ne  i8 %trunc_ln42_90, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'icmp' 'icmp_ln42_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_482)   --->   "%tmp_7989 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'bitselect' 'tmp_7989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%or_ln42_205 = or i1 %tmp_7987, i1 %icmp_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%and_ln42_481 = and i1 %or_ln42_205, i1 %tmp_7988" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'and' 'and_ln42_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%zext_ln42_67 = zext i1 %and_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_67 = add i13 %trunc_ln42_64, i13 %zext_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_7990 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_7990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_482)   --->   "%xor_ln42_274 = xor i1 %tmp_7990, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_482 = and i1 %tmp_7989, i1 %xor_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_2957 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_67, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'partselect' 'tmp_2957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.57ns)   --->   "%icmp_ln42_275 = icmp_eq  i3 %tmp_2957, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'icmp' 'icmp_ln42_275' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_2958 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_67, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'partselect' 'tmp_2958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.70ns)   --->   "%icmp_ln42_276 = icmp_eq  i4 %tmp_2958, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'icmp' 'icmp_ln42_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.70ns)   --->   "%icmp_ln42_277 = icmp_eq  i4 %tmp_2958, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'icmp' 'icmp_ln42_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%select_ln42_274 = select i1 %and_ln42_482, i1 %icmp_ln42_276, i1 %icmp_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'select' 'select_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_486)   --->   "%tmp_7991 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'bitselect' 'tmp_7991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_486)   --->   "%xor_ln42_307 = xor i1 %tmp_7991, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'xor' 'xor_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_486)   --->   "%and_ln42_483 = and i1 %icmp_ln42_275, i1 %xor_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'and' 'and_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_486)   --->   "%select_ln42_275 = select i1 %and_ln42_482, i1 %and_ln42_483, i1 %icmp_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'select' 'select_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%xor_ln42_275 = xor i1 %select_ln42_274, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'xor' 'xor_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%or_ln42_206 = or i1 %tmp_7990, i1 %xor_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'or' 'or_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_485)   --->   "%xor_ln42_276 = xor i1 %tmp_7986, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'xor' 'xor_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_485 = and i1 %or_ln42_206, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'and' 'and_ln42_485' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_486 = and i1 %tmp_7990, i1 %select_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'and' 'and_ln42_486' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln73_80 = sext i13 %weights_46_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'sext' 'sext_ln73_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (1.89ns)   --->   "%mul_ln73_68 = mul i26 %sext_ln73_75, i26 %sext_ln73_80" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'mul' 'mul_ln73_68' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_7992 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_7992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%trunc_ln42_65 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_68, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_7993 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'bitselect' 'tmp_7993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_7994 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'bitselect' 'tmp_7994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln42_91 = trunc i26 %mul_ln73_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'trunc' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.70ns)   --->   "%icmp_ln42_278 = icmp_ne  i8 %trunc_ln42_91, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'icmp' 'icmp_ln42_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_489)   --->   "%tmp_7995 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'bitselect' 'tmp_7995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%or_ln42_208 = or i1 %tmp_7993, i1 %icmp_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'or' 'or_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%and_ln42_488 = and i1 %or_ln42_208, i1 %tmp_7994" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%zext_ln42_68 = zext i1 %and_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_68 = add i13 %trunc_ln42_65, i13 %zext_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_7996 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'bitselect' 'tmp_7996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_489)   --->   "%xor_ln42_278 = xor i1 %tmp_7996, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'xor' 'xor_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_489 = and i1 %tmp_7995, i1 %xor_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'and' 'and_ln42_489' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_2959 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_68, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'partselect' 'tmp_2959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.57ns)   --->   "%icmp_ln42_279 = icmp_eq  i3 %tmp_2959, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'icmp' 'icmp_ln42_279' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_2960 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_68, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'partselect' 'tmp_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.70ns)   --->   "%icmp_ln42_280 = icmp_eq  i4 %tmp_2960, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'icmp' 'icmp_ln42_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.70ns)   --->   "%icmp_ln42_281 = icmp_eq  i4 %tmp_2960, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'icmp' 'icmp_ln42_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%select_ln42_278 = select i1 %and_ln42_489, i1 %icmp_ln42_280, i1 %icmp_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'select' 'select_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_493)   --->   "%tmp_7997 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'bitselect' 'tmp_7997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_493)   --->   "%xor_ln42_308 = xor i1 %tmp_7997, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'xor' 'xor_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_493)   --->   "%and_ln42_490 = and i1 %icmp_ln42_279, i1 %xor_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'and' 'and_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_493)   --->   "%select_ln42_279 = select i1 %and_ln42_489, i1 %and_ln42_490, i1 %icmp_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'select' 'select_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%xor_ln42_279 = xor i1 %select_ln42_278, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'xor' 'xor_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%or_ln42_209 = or i1 %tmp_7996, i1 %xor_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'or' 'or_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_492)   --->   "%xor_ln42_280 = xor i1 %tmp_7992, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'xor' 'xor_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_492 = and i1 %or_ln42_209, i1 %xor_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_492' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_493 = and i1 %tmp_7996, i1 %select_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'and' 'and_ln42_493' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln73_81 = sext i13 %weights_47_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'sext' 'sext_ln73_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.89ns)   --->   "%mul_ln73_69 = mul i26 %sext_ln73_75, i26 %sext_ln73_81" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'mul' 'mul_ln73_69' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_7998 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'bitselect' 'tmp_7998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%trunc_ln42_66 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_69, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_7999 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'bitselect' 'tmp_7999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_8000 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'bitselect' 'tmp_8000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_92 = trunc i26 %mul_ln73_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'trunc' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_282 = icmp_ne  i8 %trunc_ln42_92, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_496)   --->   "%tmp_8001 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'bitselect' 'tmp_8001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%or_ln42_211 = or i1 %tmp_7999, i1 %icmp_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'or' 'or_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%and_ln42_495 = and i1 %or_ln42_211, i1 %tmp_8000" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'and' 'and_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%zext_ln42_69 = zext i1 %and_ln42_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_69 = add i13 %trunc_ln42_66, i13 %zext_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'add' 'add_ln42_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_8002 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'bitselect' 'tmp_8002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_496)   --->   "%xor_ln42_282 = xor i1 %tmp_8002, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'xor' 'xor_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_496 = and i1 %tmp_8001, i1 %xor_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'and' 'and_ln42_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_2961 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_69, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'partselect' 'tmp_2961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.57ns)   --->   "%icmp_ln42_283 = icmp_eq  i3 %tmp_2961, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'icmp' 'icmp_ln42_283' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_2962 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_69, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'partselect' 'tmp_2962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.70ns)   --->   "%icmp_ln42_284 = icmp_eq  i4 %tmp_2962, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'icmp' 'icmp_ln42_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.70ns)   --->   "%icmp_ln42_285 = icmp_eq  i4 %tmp_2962, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'icmp' 'icmp_ln42_285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%select_ln42_282 = select i1 %and_ln42_496, i1 %icmp_ln42_284, i1 %icmp_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'select' 'select_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_500)   --->   "%tmp_8003 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'bitselect' 'tmp_8003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_500)   --->   "%xor_ln42_309 = xor i1 %tmp_8003, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'xor' 'xor_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_500)   --->   "%and_ln42_497 = and i1 %icmp_ln42_283, i1 %xor_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'and' 'and_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_500)   --->   "%select_ln42_283 = select i1 %and_ln42_496, i1 %and_ln42_497, i1 %icmp_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%xor_ln42_283 = xor i1 %select_ln42_282, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'xor' 'xor_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%or_ln42_212 = or i1 %tmp_8002, i1 %xor_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'or' 'or_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_499)   --->   "%xor_ln42_284 = xor i1 %tmp_7998, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'xor' 'xor_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_499 = and i1 %or_ln42_212, i1 %xor_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'and' 'and_ln42_499' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_500 = and i1 %tmp_8002, i1 %select_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'and' 'and_ln42_500' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%and_ln42_337 = and i1 %and_ln42_335, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'and' 'and_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%or_ln42_214 = or i1 %and_ln42_337, i1 %and_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'or' 'or_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%xor_ln42_193 = xor i1 %or_ln42_214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%and_ln42_340 = and i1 %tmp, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'and' 'and_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_193)   --->   "%select_ln42_192 = select i1 %and_ln42_338, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'select' 'select_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_144 = or i1 %and_ln42_338, i1 %and_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_193 = select i1 %or_ln42_144, i13 %select_ln42_192, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'select' 'select_ln42_193' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%and_ln42_344 = and i1 %and_ln42_342, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'and' 'and_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%or_ln42_215 = or i1 %and_ln42_344, i1 %and_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'or' 'or_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%xor_ln42_197 = xor i1 %or_ln42_215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%and_ln42_347 = and i1 %tmp_7866, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_197)   --->   "%select_ln42_196 = select i1 %and_ln42_345, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'select' 'select_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_147 = or i1 %and_ln42_345, i1 %and_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_197 = select i1 %or_ln42_147, i13 %select_ln42_196, i13 %add_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'select' 'select_ln42_197' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%and_ln42_351 = and i1 %and_ln42_349, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'and' 'and_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%or_ln42_216 = or i1 %and_ln42_351, i1 %and_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'or' 'or_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%xor_ln42_201 = xor i1 %or_ln42_216, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%and_ln42_354 = and i1 %tmp_7872, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'and' 'and_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_201)   --->   "%select_ln42_200 = select i1 %and_ln42_352, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'select' 'select_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_150 = or i1 %and_ln42_352, i1 %and_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_201 = select i1 %or_ln42_150, i13 %select_ln42_200, i13 %add_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_201' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_358 = and i1 %and_ln42_356, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%or_ln42_217 = or i1 %and_ln42_358, i1 %and_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'or' 'or_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%xor_ln42_205 = xor i1 %or_ln42_217, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_361 = and i1 %tmp_7878, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'and' 'and_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_205)   --->   "%select_ln42_204 = select i1 %and_ln42_359, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'select' 'select_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_153 = or i1 %and_ln42_359, i1 %and_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'or' 'or_ln42_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_205 = select i1 %or_ln42_153, i13 %select_ln42_204, i13 %add_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'select' 'select_ln42_205' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%and_ln42_365 = and i1 %and_ln42_363, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'and' 'and_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%or_ln42_218 = or i1 %and_ln42_365, i1 %and_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'or' 'or_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%xor_ln42_209 = xor i1 %or_ln42_218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%and_ln42_368 = and i1 %tmp_7884, i1 %xor_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'and' 'and_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_209)   --->   "%select_ln42_208 = select i1 %and_ln42_366, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_156 = or i1 %and_ln42_366, i1 %and_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'or' 'or_ln42_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_209 = select i1 %or_ln42_156, i13 %select_ln42_208, i13 %add_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'select' 'select_ln42_209' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%and_ln42_372 = and i1 %and_ln42_370, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'and' 'and_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%or_ln42_219 = or i1 %and_ln42_372, i1 %and_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'or' 'or_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%xor_ln42_213 = xor i1 %or_ln42_219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%and_ln42_375 = and i1 %tmp_7890, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'and' 'and_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_213)   --->   "%select_ln42_212 = select i1 %and_ln42_373, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'select' 'select_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_159 = or i1 %and_ln42_373, i1 %and_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'or' 'or_ln42_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_213 = select i1 %or_ln42_159, i13 %select_ln42_212, i13 %add_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'select' 'select_ln42_213' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%and_ln42_379 = and i1 %and_ln42_377, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'and' 'and_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%or_ln42_220 = or i1 %and_ln42_379, i1 %and_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%xor_ln42_217 = xor i1 %or_ln42_220, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%and_ln42_382 = and i1 %tmp_7896, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'and' 'and_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_217)   --->   "%select_ln42_216 = select i1 %and_ln42_380, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'select' 'select_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_162 = or i1 %and_ln42_380, i1 %and_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_217 = select i1 %or_ln42_162, i13 %select_ln42_216, i13 %add_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'select' 'select_ln42_217' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%and_ln42_386 = and i1 %and_ln42_384, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%or_ln42_221 = or i1 %and_ln42_386, i1 %and_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'or' 'or_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%xor_ln42_221 = xor i1 %or_ln42_221, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%and_ln42_389 = and i1 %tmp_7902, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'and' 'and_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_221)   --->   "%select_ln42_220 = select i1 %and_ln42_387, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'select' 'select_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_165 = or i1 %and_ln42_387, i1 %and_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_221 = select i1 %or_ln42_165, i13 %select_ln42_220, i13 %add_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_221' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%and_ln42_393 = and i1 %and_ln42_391, i1 %icmp_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'and' 'and_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%or_ln42_222 = or i1 %and_ln42_393, i1 %and_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'or' 'or_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%xor_ln42_225 = xor i1 %or_ln42_222, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%and_ln42_396 = and i1 %tmp_7908, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'and' 'and_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_225)   --->   "%select_ln42_224 = select i1 %and_ln42_394, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'select' 'select_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_168 = or i1 %and_ln42_394, i1 %and_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'or' 'or_ln42_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_225 = select i1 %or_ln42_168, i13 %select_ln42_224, i13 %add_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'select' 'select_ln42_225' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%and_ln42_400 = and i1 %and_ln42_398, i1 %icmp_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'and' 'and_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%or_ln42_223 = or i1 %and_ln42_400, i1 %and_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'or' 'or_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%xor_ln42_229 = xor i1 %or_ln42_223, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%and_ln42_403 = and i1 %tmp_7914, i1 %xor_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'and' 'and_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_229)   --->   "%select_ln42_228 = select i1 %and_ln42_401, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'select' 'select_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_171 = or i1 %and_ln42_401, i1 %and_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'or' 'or_ln42_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_229 = select i1 %or_ln42_171, i13 %select_ln42_228, i13 %add_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_229' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%and_ln42_407 = and i1 %and_ln42_405, i1 %icmp_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'and' 'and_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%or_ln42_224 = or i1 %and_ln42_407, i1 %and_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'or' 'or_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%xor_ln42_233 = xor i1 %or_ln42_224, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'xor' 'xor_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%and_ln42_410 = and i1 %tmp_7920, i1 %xor_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'and' 'and_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_233)   --->   "%select_ln42_232 = select i1 %and_ln42_408, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'select' 'select_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_174 = or i1 %and_ln42_408, i1 %and_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'or' 'or_ln42_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_233 = select i1 %or_ln42_174, i13 %select_ln42_232, i13 %add_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'select' 'select_ln42_233' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%and_ln42_414 = and i1 %and_ln42_412, i1 %icmp_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'and' 'and_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%or_ln42_225 = or i1 %and_ln42_414, i1 %and_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'or' 'or_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%xor_ln42_237 = xor i1 %or_ln42_225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'xor' 'xor_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%and_ln42_417 = and i1 %tmp_7926, i1 %xor_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'and' 'and_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_237)   --->   "%select_ln42_236 = select i1 %and_ln42_415, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'select' 'select_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_177 = or i1 %and_ln42_415, i1 %and_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'or' 'or_ln42_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_237 = select i1 %or_ln42_177, i13 %select_ln42_236, i13 %add_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'select' 'select_ln42_237' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%and_ln42_421 = and i1 %and_ln42_419, i1 %icmp_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'and' 'and_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%or_ln42_226 = or i1 %and_ln42_421, i1 %and_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'or' 'or_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%xor_ln42_241 = xor i1 %or_ln42_226, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_180)   --->   "%and_ln42_424 = and i1 %tmp_7932, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_241)   --->   "%select_ln42_240 = select i1 %and_ln42_422, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'select' 'select_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_180 = or i1 %and_ln42_422, i1 %and_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'or' 'or_ln42_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_241 = select i1 %or_ln42_180, i13 %select_ln42_240, i13 %add_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'select' 'select_ln42_241' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_183)   --->   "%and_ln42_428 = and i1 %and_ln42_426, i1 %icmp_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'and' 'and_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_183)   --->   "%or_ln42_227 = or i1 %and_ln42_428, i1 %and_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'or' 'or_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_183)   --->   "%xor_ln42_245 = xor i1 %or_ln42_227, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'xor' 'xor_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_183)   --->   "%and_ln42_431 = and i1 %tmp_7938, i1 %xor_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'and' 'and_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_245)   --->   "%select_ln42_244 = select i1 %and_ln42_429, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'select' 'select_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_183 = or i1 %and_ln42_429, i1 %and_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'or' 'or_ln42_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_245 = select i1 %or_ln42_183, i13 %select_ln42_244, i13 %add_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_245' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_186)   --->   "%and_ln42_435 = and i1 %and_ln42_433, i1 %icmp_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_186)   --->   "%or_ln42_228 = or i1 %and_ln42_435, i1 %and_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'or' 'or_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_186)   --->   "%xor_ln42_249 = xor i1 %or_ln42_228, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'xor' 'xor_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_186)   --->   "%and_ln42_438 = and i1 %tmp_7944, i1 %xor_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'and' 'and_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_249)   --->   "%select_ln42_248 = select i1 %and_ln42_436, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'select' 'select_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_186 = or i1 %and_ln42_436, i1 %and_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'or' 'or_ln42_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_249 = select i1 %or_ln42_186, i13 %select_ln42_248, i13 %add_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'select' 'select_ln42_249' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_189)   --->   "%and_ln42_442 = and i1 %and_ln42_440, i1 %icmp_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'and' 'and_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_189)   --->   "%or_ln42_229 = or i1 %and_ln42_442, i1 %and_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'or' 'or_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_189)   --->   "%xor_ln42_253 = xor i1 %or_ln42_229, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_189)   --->   "%and_ln42_445 = and i1 %tmp_7950, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'and' 'and_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_253)   --->   "%select_ln42_252 = select i1 %and_ln42_443, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_189 = or i1 %and_ln42_443, i1 %and_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 907 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_253 = select i1 %or_ln42_189, i13 %select_ln42_252, i13 %add_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 908 'select' 'select_ln42_253' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%and_ln42_449 = and i1 %and_ln42_447, i1 %icmp_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 909 'and' 'and_ln42_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%or_ln42_230 = or i1 %and_ln42_449, i1 %and_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 910 'or' 'or_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%xor_ln42_257 = xor i1 %or_ln42_230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 911 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_192)   --->   "%and_ln42_452 = and i1 %tmp_7956, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 912 'and' 'and_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_257)   --->   "%select_ln42_256 = select i1 %and_ln42_450, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 913 'select' 'select_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_192 = or i1 %and_ln42_450, i1 %and_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 914 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_257 = select i1 %or_ln42_192, i13 %select_ln42_256, i13 %add_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 915 'select' 'select_ln42_257' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_195)   --->   "%and_ln42_456 = and i1 %and_ln42_454, i1 %icmp_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 916 'and' 'and_ln42_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_195)   --->   "%or_ln42_231 = or i1 %and_ln42_456, i1 %and_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 917 'or' 'or_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_195)   --->   "%xor_ln42_261 = xor i1 %or_ln42_231, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 918 'xor' 'xor_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_195)   --->   "%and_ln42_459 = and i1 %tmp_7962, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 919 'and' 'and_ln42_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_261)   --->   "%select_ln42_260 = select i1 %and_ln42_457, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'select' 'select_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_195 = or i1 %and_ln42_457, i1 %and_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 921 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_261 = select i1 %or_ln42_195, i13 %select_ln42_260, i13 %add_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'select' 'select_ln42_261' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_198)   --->   "%and_ln42_463 = and i1 %and_ln42_461, i1 %icmp_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'and' 'and_ln42_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_198)   --->   "%or_ln42_232 = or i1 %and_ln42_463, i1 %and_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 924 'or' 'or_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_198)   --->   "%xor_ln42_265 = xor i1 %or_ln42_232, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'xor' 'xor_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_198)   --->   "%and_ln42_466 = and i1 %tmp_7968, i1 %xor_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'and' 'and_ln42_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_265)   --->   "%select_ln42_264 = select i1 %and_ln42_464, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 927 'select' 'select_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_198 = or i1 %and_ln42_464, i1 %and_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'or' 'or_ln42_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_265 = select i1 %or_ln42_198, i13 %select_ln42_264, i13 %add_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'select' 'select_ln42_265' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_201)   --->   "%and_ln42_470 = and i1 %and_ln42_468, i1 %icmp_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 930 'and' 'and_ln42_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_201)   --->   "%or_ln42_233 = or i1 %and_ln42_470, i1 %and_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'or' 'or_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_201)   --->   "%xor_ln42_269 = xor i1 %or_ln42_233, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'xor' 'xor_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_201)   --->   "%and_ln42_473 = and i1 %tmp_7974, i1 %xor_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 933 'and' 'and_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_269)   --->   "%select_ln42_268 = select i1 %and_ln42_471, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 934 'select' 'select_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_201 = or i1 %and_ln42_471, i1 %and_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'or' 'or_ln42_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_269 = select i1 %or_ln42_201, i13 %select_ln42_268, i13 %add_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 936 'select' 'select_ln42_269' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%and_ln42_477 = and i1 %and_ln42_475, i1 %icmp_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'and' 'and_ln42_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%or_ln42_234 = or i1 %and_ln42_477, i1 %and_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 938 'or' 'or_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%xor_ln42_273 = xor i1 %or_ln42_234, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'xor' 'xor_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_204)   --->   "%and_ln42_480 = and i1 %tmp_7980, i1 %xor_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 940 'and' 'and_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_273)   --->   "%select_ln42_272 = select i1 %and_ln42_478, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'select' 'select_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_204 = or i1 %and_ln42_478, i1 %and_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'or' 'or_ln42_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_273 = select i1 %or_ln42_204, i13 %select_ln42_272, i13 %add_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'select' 'select_ln42_273' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_207)   --->   "%and_ln42_484 = and i1 %and_ln42_482, i1 %icmp_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'and' 'and_ln42_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_207)   --->   "%or_ln42_235 = or i1 %and_ln42_484, i1 %and_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 945 'or' 'or_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_207)   --->   "%xor_ln42_277 = xor i1 %or_ln42_235, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 946 'xor' 'xor_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_207)   --->   "%and_ln42_487 = and i1 %tmp_7986, i1 %xor_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 947 'and' 'and_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_277)   --->   "%select_ln42_276 = select i1 %and_ln42_485, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'select' 'select_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_207 = or i1 %and_ln42_485, i1 %and_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'or' 'or_ln42_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_277 = select i1 %or_ln42_207, i13 %select_ln42_276, i13 %add_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 950 'select' 'select_ln42_277' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_210)   --->   "%and_ln42_491 = and i1 %and_ln42_489, i1 %icmp_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 951 'and' 'and_ln42_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_210)   --->   "%or_ln42_236 = or i1 %and_ln42_491, i1 %and_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 952 'or' 'or_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_210)   --->   "%xor_ln42_281 = xor i1 %or_ln42_236, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'xor' 'xor_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_210)   --->   "%and_ln42_494 = and i1 %tmp_7992, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'and' 'and_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_281)   --->   "%select_ln42_280 = select i1 %and_ln42_492, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'select' 'select_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_210 = or i1 %and_ln42_492, i1 %and_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 956 'or' 'or_ln42_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_281 = select i1 %or_ln42_210, i13 %select_ln42_280, i13 %add_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 957 'select' 'select_ln42_281' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_213)   --->   "%and_ln42_498 = and i1 %and_ln42_496, i1 %icmp_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 958 'and' 'and_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_213)   --->   "%or_ln42_237 = or i1 %and_ln42_498, i1 %and_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'or' 'or_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_213)   --->   "%xor_ln42_285 = xor i1 %or_ln42_237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 960 'xor' 'xor_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_213)   --->   "%and_ln42_501 = and i1 %tmp_7998, i1 %xor_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'and' 'and_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_285)   --->   "%select_ln42_284 = select i1 %and_ln42_499, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 962 'select' 'select_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_213 = or i1 %and_ln42_499, i1 %and_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'or' 'or_ln42_213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_285 = select i1 %or_ln42_213, i13 %select_ln42_284, i13 %add_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'select' 'select_ln42_285' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i13 %select_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.75ns)   --->   "%add_ln58_54 = add i13 %select_ln42_217, i13 %select_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_71, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_8004 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'bitselect' 'tmp_8004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_8005 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_54, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'bitselect' 'tmp_8005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%xor_ln58 = xor i1 %tmp_8004, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%and_ln58 = and i1 %tmp_8005, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_143 = xor i1 %tmp_8005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'xor' 'xor_ln58_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%and_ln58_71 = and i1 %tmp_8004, i1 %xor_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'and' 'and_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.12ns)   --->   "%xor_ln58_144 = xor i1 %tmp_8004, i1 %tmp_8005" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'xor' 'xor_ln58_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%xor_ln58_145 = xor i1 %xor_ln58_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'xor' 'xor_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%select_ln58 = select i1 %xor_ln58_144, i13 4095, i13 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %and_ln58_71, i13 4096, i13 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'select' 'select_ln58_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_108 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'select' 'select_ln58_108' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i13 %select_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i13 %select_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.75ns)   --->   "%add_ln58_55 = add i13 %select_ln42_221, i13 %select_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i14 %sext_ln58_73, i14 %sext_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_8006 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_35, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'bitselect' 'tmp_8006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_8007 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_55, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'bitselect' 'tmp_8007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%xor_ln58_146 = xor i1 %tmp_8006, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'xor' 'xor_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%and_ln58_72 = and i1 %tmp_8007, i1 %xor_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'and' 'and_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_147 = xor i1 %tmp_8007, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'xor' 'xor_ln58_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%and_ln58_73 = and i1 %tmp_8006, i1 %xor_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'and' 'and_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.12ns)   --->   "%xor_ln58_148 = xor i1 %tmp_8006, i1 %tmp_8007" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'xor' 'xor_ln58_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%xor_ln58_149 = xor i1 %xor_ln58_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'xor' 'xor_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%or_ln58_35 = or i1 %and_ln58_72, i1 %xor_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%select_ln58_109 = select i1 %xor_ln58_148, i13 4095, i13 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'select' 'select_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %and_ln58_73, i13 4096, i13 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'select' 'select_ln58_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_111 = select i1 %or_ln58_35, i13 %select_ln58_109, i13 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i13 %select_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i13 %select_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.75ns)   --->   "%add_ln58_56 = add i13 %select_ln42_225, i13 %select_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i14 %sext_ln58_75, i14 %sext_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_8008 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_36, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'bitselect' 'tmp_8008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_8009 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_56, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'bitselect' 'tmp_8009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%xor_ln58_150 = xor i1 %tmp_8008, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'xor' 'xor_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%and_ln58_74 = and i1 %tmp_8009, i1 %xor_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'and' 'and_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_151 = xor i1 %tmp_8009, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'xor' 'xor_ln58_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%and_ln58_75 = and i1 %tmp_8008, i1 %xor_ln58_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'and' 'and_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.12ns)   --->   "%xor_ln58_152 = xor i1 %tmp_8008, i1 %tmp_8009" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'xor' 'xor_ln58_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%xor_ln58_153 = xor i1 %xor_ln58_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'xor' 'xor_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%or_ln58_36 = or i1 %and_ln58_74, i1 %xor_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%select_ln58_112 = select i1 %xor_ln58_152, i13 4095, i13 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_113 = select i1 %and_ln58_75, i13 4096, i13 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_114 = select i1 %or_ln58_36, i13 %select_ln58_112, i13 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'select' 'select_ln58_114' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i13 %select_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln58_77 = sext i13 %select_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'sext' 'sext_ln58_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.75ns)   --->   "%add_ln58_57 = add i13 %select_ln42_229, i13 %select_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.75ns)   --->   "%add_ln58_37 = add i14 %sext_ln58_77, i14 %sext_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_8010 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_37, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'bitselect' 'tmp_8010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_8011 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_57, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'bitselect' 'tmp_8011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%xor_ln58_154 = xor i1 %tmp_8010, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'xor' 'xor_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%and_ln58_76 = and i1 %tmp_8011, i1 %xor_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'and' 'and_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_155 = xor i1 %tmp_8011, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'xor' 'xor_ln58_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%and_ln58_77 = and i1 %tmp_8010, i1 %xor_ln58_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'and' 'and_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.12ns)   --->   "%xor_ln58_156 = xor i1 %tmp_8010, i1 %tmp_8011" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'xor' 'xor_ln58_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%xor_ln58_157 = xor i1 %xor_ln58_156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'xor' 'xor_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%or_ln58_37 = or i1 %and_ln58_76, i1 %xor_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'or' 'or_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%select_ln58_115 = select i1 %xor_ln58_156, i13 4095, i13 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'select' 'select_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %and_ln58_77, i13 4096, i13 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'select' 'select_ln58_116' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_117 = select i1 %or_ln58_37, i13 %select_ln58_115, i13 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'select' 'select_ln58_117' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i13 %select_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'sext' 'sext_ln58_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i13 %select_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'sext' 'sext_ln58_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.75ns)   --->   "%add_ln58_58 = add i13 %select_ln42_233, i13 %select_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.75ns)   --->   "%add_ln58_38 = add i14 %sext_ln58_79, i14 %sext_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_8012 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_38, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'bitselect' 'tmp_8012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_8013 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_58, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'bitselect' 'tmp_8013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%xor_ln58_158 = xor i1 %tmp_8012, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'xor' 'xor_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%and_ln58_78 = and i1 %tmp_8013, i1 %xor_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'and' 'and_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_159 = xor i1 %tmp_8013, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'xor' 'xor_ln58_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%and_ln58_79 = and i1 %tmp_8012, i1 %xor_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'and' 'and_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.12ns)   --->   "%xor_ln58_160 = xor i1 %tmp_8012, i1 %tmp_8013" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'xor' 'xor_ln58_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%xor_ln58_161 = xor i1 %xor_ln58_160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'xor' 'xor_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%or_ln58_38 = or i1 %and_ln58_78, i1 %xor_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'or' 'or_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%select_ln58_118 = select i1 %xor_ln58_160, i13 4095, i13 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'select' 'select_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_119 = select i1 %and_ln58_79, i13 4096, i13 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'select' 'select_ln58_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_120 = select i1 %or_ln58_38, i13 %select_ln58_118, i13 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'select' 'select_ln58_120' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i13 %select_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'sext' 'sext_ln58_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln58_81 = sext i13 %select_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'sext' 'sext_ln58_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.75ns)   --->   "%add_ln58_59 = add i13 %select_ln42_237, i13 %select_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.75ns)   --->   "%add_ln58_39 = add i14 %sext_ln58_81, i14 %sext_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_8014 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_39, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'bitselect' 'tmp_8014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_8015 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_59, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'bitselect' 'tmp_8015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%xor_ln58_162 = xor i1 %tmp_8014, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'xor' 'xor_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%and_ln58_80 = and i1 %tmp_8015, i1 %xor_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'and' 'and_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_163 = xor i1 %tmp_8015, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'xor' 'xor_ln58_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%and_ln58_81 = and i1 %tmp_8014, i1 %xor_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'and' 'and_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.12ns)   --->   "%xor_ln58_164 = xor i1 %tmp_8014, i1 %tmp_8015" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'xor' 'xor_ln58_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%xor_ln58_165 = xor i1 %xor_ln58_164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'xor' 'xor_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%or_ln58_39 = or i1 %and_ln58_80, i1 %xor_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'or' 'or_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%select_ln58_121 = select i1 %xor_ln58_164, i13 4095, i13 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'select' 'select_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_122 = select i1 %and_ln58_81, i13 4096, i13 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'select' 'select_ln58_122' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_123 = select i1 %or_ln58_39, i13 %select_ln58_121, i13 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'select' 'select_ln58_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln58_82 = sext i13 %select_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'sext' 'sext_ln58_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i13 %select_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'sext' 'sext_ln58_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.75ns)   --->   "%add_ln58_60 = add i13 %select_ln42_241, i13 %select_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [1/1] (0.75ns)   --->   "%add_ln58_40 = add i14 %sext_ln58_83, i14 %sext_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_8016 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_40, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'bitselect' 'tmp_8016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_8017 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_60, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'bitselect' 'tmp_8017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%xor_ln58_166 = xor i1 %tmp_8016, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'xor' 'xor_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%and_ln58_82 = and i1 %tmp_8017, i1 %xor_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'and' 'and_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_167 = xor i1 %tmp_8017, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'xor' 'xor_ln58_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%and_ln58_83 = and i1 %tmp_8016, i1 %xor_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'and' 'and_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.12ns)   --->   "%xor_ln58_168 = xor i1 %tmp_8016, i1 %tmp_8017" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'xor' 'xor_ln58_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%xor_ln58_169 = xor i1 %xor_ln58_168, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'xor' 'xor_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%or_ln58_40 = or i1 %and_ln58_82, i1 %xor_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'or' 'or_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%select_ln58_124 = select i1 %xor_ln58_168, i13 4095, i13 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'select' 'select_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_125 = select i1 %and_ln58_83, i13 4096, i13 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'select' 'select_ln58_125' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_126 = select i1 %or_ln58_40, i13 %select_ln58_124, i13 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'select' 'select_ln58_126' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i13 %select_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'sext' 'sext_ln58_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln58_85 = sext i13 %select_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'sext' 'sext_ln58_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.75ns)   --->   "%add_ln58_61 = add i13 %select_ln42_245, i13 %select_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.75ns)   --->   "%add_ln58_41 = add i14 %sext_ln58_85, i14 %sext_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_8018 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_41, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'bitselect' 'tmp_8018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_8019 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_61, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'bitselect' 'tmp_8019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%xor_ln58_170 = xor i1 %tmp_8018, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'xor' 'xor_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%and_ln58_84 = and i1 %tmp_8019, i1 %xor_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'and' 'and_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_171 = xor i1 %tmp_8019, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'xor' 'xor_ln58_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%and_ln58_85 = and i1 %tmp_8018, i1 %xor_ln58_171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'and' 'and_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.12ns)   --->   "%xor_ln58_172 = xor i1 %tmp_8018, i1 %tmp_8019" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'xor' 'xor_ln58_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%xor_ln58_173 = xor i1 %xor_ln58_172, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'xor' 'xor_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%or_ln58_41 = or i1 %and_ln58_84, i1 %xor_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'or' 'or_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%select_ln58_127 = select i1 %xor_ln58_172, i13 4095, i13 %add_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'select' 'select_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_128 = select i1 %and_ln58_85, i13 4096, i13 %add_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'select' 'select_ln58_128' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_129 = select i1 %or_ln58_41, i13 %select_ln58_127, i13 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'select' 'select_ln58_129' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i13 %select_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'sext' 'sext_ln58_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln58_87 = sext i13 %select_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.75ns)   --->   "%add_ln58_62 = add i13 %select_ln42_249, i13 %select_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.75ns)   --->   "%add_ln58_42 = add i14 %sext_ln58_87, i14 %sext_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_8020 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_42, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'bitselect' 'tmp_8020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_8021 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_62, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'bitselect' 'tmp_8021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%xor_ln58_174 = xor i1 %tmp_8020, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1099 'xor' 'xor_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%and_ln58_86 = and i1 %tmp_8021, i1 %xor_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1100 'and' 'and_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_175 = xor i1 %tmp_8021, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'xor' 'xor_ln58_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%and_ln58_87 = and i1 %tmp_8020, i1 %xor_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'and' 'and_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.12ns)   --->   "%xor_ln58_176 = xor i1 %tmp_8020, i1 %tmp_8021" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'xor' 'xor_ln58_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%xor_ln58_177 = xor i1 %xor_ln58_176, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'xor' 'xor_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%or_ln58_42 = or i1 %and_ln58_86, i1 %xor_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'or' 'or_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%select_ln58_130 = select i1 %xor_ln58_176, i13 4095, i13 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'select' 'select_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_131 = select i1 %and_ln58_87, i13 4096, i13 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'select' 'select_ln58_131' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_132 = select i1 %or_ln58_42, i13 %select_ln58_130, i13 %select_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'select' 'select_ln58_132' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i13 %select_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'sext' 'sext_ln58_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln58_89 = sext i13 %select_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.75ns)   --->   "%add_ln58_63 = add i13 %select_ln42_253, i13 %select_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.75ns)   --->   "%add_ln58_43 = add i14 %sext_ln58_89, i14 %sext_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_8022 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_43, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'bitselect' 'tmp_8022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_8023 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_63, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'bitselect' 'tmp_8023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%xor_ln58_178 = xor i1 %tmp_8022, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'xor' 'xor_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%and_ln58_88 = and i1 %tmp_8023, i1 %xor_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'and' 'and_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_179 = xor i1 %tmp_8023, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'xor' 'xor_ln58_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%and_ln58_89 = and i1 %tmp_8022, i1 %xor_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'and' 'and_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.12ns)   --->   "%xor_ln58_180 = xor i1 %tmp_8022, i1 %tmp_8023" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'xor' 'xor_ln58_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%xor_ln58_181 = xor i1 %xor_ln58_180, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'xor' 'xor_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%or_ln58_43 = or i1 %and_ln58_88, i1 %xor_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'or' 'or_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%select_ln58_133 = select i1 %xor_ln58_180, i13 4095, i13 %add_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'select' 'select_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_134 = select i1 %and_ln58_89, i13 4096, i13 %add_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'select' 'select_ln58_134' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_135 = select i1 %or_ln58_43, i13 %select_ln58_133, i13 %select_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'select' 'select_ln58_135' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i13 %select_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i13 %select_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.75ns)   --->   "%add_ln58_64 = add i13 %select_ln42_257, i13 %select_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.75ns)   --->   "%add_ln58_44 = add i14 %sext_ln58_91, i14 %sext_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_8024 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_44, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'bitselect' 'tmp_8024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_8025 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_64, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'bitselect' 'tmp_8025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%xor_ln58_182 = xor i1 %tmp_8024, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'xor' 'xor_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%and_ln58_90 = and i1 %tmp_8025, i1 %xor_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'and' 'and_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_183 = xor i1 %tmp_8025, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'xor' 'xor_ln58_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%and_ln58_91 = and i1 %tmp_8024, i1 %xor_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'and' 'and_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.12ns)   --->   "%xor_ln58_184 = xor i1 %tmp_8024, i1 %tmp_8025" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'xor' 'xor_ln58_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%xor_ln58_185 = xor i1 %xor_ln58_184, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'xor' 'xor_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%or_ln58_44 = or i1 %and_ln58_90, i1 %xor_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'or' 'or_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%select_ln58_136 = select i1 %xor_ln58_184, i13 4095, i13 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'select' 'select_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_137 = select i1 %and_ln58_91, i13 4096, i13 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'select' 'select_ln58_137' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_138 = select i1 %or_ln58_44, i13 %select_ln58_136, i13 %select_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'select' 'select_ln58_138' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i13 %select_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln58_93 = sext i13 %select_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'sext' 'sext_ln58_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.75ns)   --->   "%add_ln58_65 = add i13 %select_ln42_261, i13 %select_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.75ns)   --->   "%add_ln58_45 = add i14 %sext_ln58_93, i14 %sext_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_8026 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_45, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'bitselect' 'tmp_8026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_8027 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_65, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'bitselect' 'tmp_8027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%xor_ln58_186 = xor i1 %tmp_8026, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'xor' 'xor_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%and_ln58_92 = and i1 %tmp_8027, i1 %xor_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'and' 'and_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_187 = xor i1 %tmp_8027, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'xor' 'xor_ln58_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%and_ln58_93 = and i1 %tmp_8026, i1 %xor_ln58_187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'and' 'and_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.12ns)   --->   "%xor_ln58_188 = xor i1 %tmp_8026, i1 %tmp_8027" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'xor' 'xor_ln58_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%xor_ln58_189 = xor i1 %xor_ln58_188, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'xor' 'xor_ln58_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%or_ln58_45 = or i1 %and_ln58_92, i1 %xor_ln58_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'or' 'or_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%select_ln58_139 = select i1 %xor_ln58_188, i13 4095, i13 %add_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'select' 'select_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_140 = select i1 %and_ln58_93, i13 4096, i13 %add_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'select' 'select_ln58_140' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_141 = select i1 %or_ln58_45, i13 %select_ln58_139, i13 %select_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'select' 'select_ln58_141' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln58_94 = sext i13 %select_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'sext' 'sext_ln58_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln58_95 = sext i13 %select_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'sext' 'sext_ln58_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.75ns)   --->   "%add_ln58_66 = add i13 %select_ln42_265, i13 %select_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.75ns)   --->   "%add_ln58_46 = add i14 %sext_ln58_95, i14 %sext_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_8028 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_46, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'bitselect' 'tmp_8028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_8029 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'bitselect' 'tmp_8029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln58_96 = sext i13 %select_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'sext' 'sext_ln58_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln58_97 = sext i13 %select_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'sext' 'sext_ln58_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.75ns)   --->   "%add_ln58_67 = add i13 %select_ln42_269, i13 %select_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.75ns)   --->   "%add_ln58_47 = add i14 %sext_ln58_97, i14 %sext_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_8030 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_47, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'bitselect' 'tmp_8030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_8031 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'bitselect' 'tmp_8031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln58_98 = sext i13 %select_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'sext' 'sext_ln58_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln58_99 = sext i13 %select_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'sext' 'sext_ln58_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.75ns)   --->   "%add_ln58_68 = add i13 %select_ln42_273, i13 %select_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1172 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i14 %sext_ln58_99, i14 %sext_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_8032 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_48, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'bitselect' 'tmp_8032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_8033 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'bitselect' 'tmp_8033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln58_100 = sext i13 %select_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'sext' 'sext_ln58_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln58_101 = sext i13 %select_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'sext' 'sext_ln58_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.75ns)   --->   "%add_ln58_69 = add i13 %select_ln42_277, i13 %select_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i14 %sext_ln58_101, i14 %sext_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_8034 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_49, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'bitselect' 'tmp_8034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_8035 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'bitselect' 'tmp_8035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_102 = sext i13 %select_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_103 = sext i13 %select_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_70 = add i13 %select_ln42_281, i13 %select_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_50 = add i14 %sext_ln58_103, i14 %sext_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_8036 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_50, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_8036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_8037 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_8037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln58_104 = sext i13 %select_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'sext' 'sext_ln58_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln58_105 = sext i13 %select_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'sext' 'sext_ln58_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.75ns)   --->   "%add_ln58_71 = add i13 %select_ln42_285, i13 %select_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'add' 'add_ln58_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.75ns)   --->   "%add_ln58_51 = add i14 %sext_ln58_105, i14 %sext_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_8038 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_51, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'bitselect' 'tmp_8038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_8039 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'bitselect' 'tmp_8039' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1193 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 24, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1194 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%xor_ln58_190 = xor i1 %tmp_8028, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'xor' 'xor_ln58_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%and_ln58_94 = and i1 %tmp_8029, i1 %xor_ln58_190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'and' 'and_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_143)   --->   "%xor_ln58_191 = xor i1 %tmp_8029, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1197 'xor' 'xor_ln58_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_143)   --->   "%and_ln58_95 = and i1 %tmp_8028, i1 %xor_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1198 'and' 'and_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.12ns)   --->   "%xor_ln58_192 = xor i1 %tmp_8028, i1 %tmp_8029" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1199 'xor' 'xor_ln58_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%xor_ln58_193 = xor i1 %xor_ln58_192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1200 'xor' 'xor_ln58_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%or_ln58_46 = or i1 %and_ln58_94, i1 %xor_ln58_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1201 'or' 'or_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%select_ln58_142 = select i1 %xor_ln58_192, i13 4095, i13 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1202 'select' 'select_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_143 = select i1 %and_ln58_95, i13 4096, i13 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1203 'select' 'select_ln58_143' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_144 = select i1 %or_ln58_46, i13 %select_ln58_142, i13 %select_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1204 'select' 'select_ln58_144' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%xor_ln58_194 = xor i1 %tmp_8030, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1205 'xor' 'xor_ln58_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%and_ln58_96 = and i1 %tmp_8031, i1 %xor_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1206 'and' 'and_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_146)   --->   "%xor_ln58_195 = xor i1 %tmp_8031, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1207 'xor' 'xor_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_146)   --->   "%and_ln58_97 = and i1 %tmp_8030, i1 %xor_ln58_195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1208 'and' 'and_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.12ns)   --->   "%xor_ln58_196 = xor i1 %tmp_8030, i1 %tmp_8031" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1209 'xor' 'xor_ln58_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%xor_ln58_197 = xor i1 %xor_ln58_196, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1210 'xor' 'xor_ln58_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%or_ln58_47 = or i1 %and_ln58_96, i1 %xor_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1211 'or' 'or_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%select_ln58_145 = select i1 %xor_ln58_196, i13 4095, i13 %add_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1212 'select' 'select_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_146 = select i1 %and_ln58_97, i13 4096, i13 %add_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1213 'select' 'select_ln58_146' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_147 = select i1 %or_ln58_47, i13 %select_ln58_145, i13 %select_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1214 'select' 'select_ln58_147' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%xor_ln58_198 = xor i1 %tmp_8032, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1215 'xor' 'xor_ln58_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%and_ln58_98 = and i1 %tmp_8033, i1 %xor_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1216 'and' 'and_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_149)   --->   "%xor_ln58_199 = xor i1 %tmp_8033, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1217 'xor' 'xor_ln58_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_149)   --->   "%and_ln58_99 = and i1 %tmp_8032, i1 %xor_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1218 'and' 'and_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.12ns)   --->   "%xor_ln58_200 = xor i1 %tmp_8032, i1 %tmp_8033" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1219 'xor' 'xor_ln58_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%xor_ln58_201 = xor i1 %xor_ln58_200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1220 'xor' 'xor_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%or_ln58_48 = or i1 %and_ln58_98, i1 %xor_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1221 'or' 'or_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%select_ln58_148 = select i1 %xor_ln58_200, i13 4095, i13 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1222 'select' 'select_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_149 = select i1 %and_ln58_99, i13 4096, i13 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1223 'select' 'select_ln58_149' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_150 = select i1 %or_ln58_48, i13 %select_ln58_148, i13 %select_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1224 'select' 'select_ln58_150' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%xor_ln58_202 = xor i1 %tmp_8034, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1225 'xor' 'xor_ln58_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%and_ln58_100 = and i1 %tmp_8035, i1 %xor_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1226 'and' 'and_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_152)   --->   "%xor_ln58_203 = xor i1 %tmp_8035, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1227 'xor' 'xor_ln58_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_152)   --->   "%and_ln58_101 = and i1 %tmp_8034, i1 %xor_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1228 'and' 'and_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.12ns)   --->   "%xor_ln58_204 = xor i1 %tmp_8034, i1 %tmp_8035" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1229 'xor' 'xor_ln58_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%xor_ln58_205 = xor i1 %xor_ln58_204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1230 'xor' 'xor_ln58_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%or_ln58_49 = or i1 %and_ln58_100, i1 %xor_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1231 'or' 'or_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%select_ln58_151 = select i1 %xor_ln58_204, i13 4095, i13 %add_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1232 'select' 'select_ln58_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_152 = select i1 %and_ln58_101, i13 4096, i13 %add_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1233 'select' 'select_ln58_152' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_153 = select i1 %or_ln58_49, i13 %select_ln58_151, i13 %select_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1234 'select' 'select_ln58_153' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%xor_ln58_206 = xor i1 %tmp_8036, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1235 'xor' 'xor_ln58_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%and_ln58_102 = and i1 %tmp_8037, i1 %xor_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1236 'and' 'and_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_155)   --->   "%xor_ln58_207 = xor i1 %tmp_8037, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1237 'xor' 'xor_ln58_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_155)   --->   "%and_ln58_103 = and i1 %tmp_8036, i1 %xor_ln58_207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1238 'and' 'and_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.12ns)   --->   "%xor_ln58_208 = xor i1 %tmp_8036, i1 %tmp_8037" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1239 'xor' 'xor_ln58_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%xor_ln58_209 = xor i1 %xor_ln58_208, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1240 'xor' 'xor_ln58_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%or_ln58_50 = or i1 %and_ln58_102, i1 %xor_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1241 'or' 'or_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%select_ln58_154 = select i1 %xor_ln58_208, i13 4095, i13 %add_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1242 'select' 'select_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_155 = select i1 %and_ln58_103, i13 4096, i13 %add_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1243 'select' 'select_ln58_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_156 = select i1 %or_ln58_50, i13 %select_ln58_154, i13 %select_ln58_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1244 'select' 'select_ln58_156' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%xor_ln58_210 = xor i1 %tmp_8038, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1245 'xor' 'xor_ln58_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%and_ln58_104 = and i1 %tmp_8039, i1 %xor_ln58_210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1246 'and' 'and_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_158)   --->   "%xor_ln58_211 = xor i1 %tmp_8039, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1247 'xor' 'xor_ln58_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_158)   --->   "%and_ln58_105 = and i1 %tmp_8038, i1 %xor_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1248 'and' 'and_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.12ns)   --->   "%xor_ln58_212 = xor i1 %tmp_8038, i1 %tmp_8039" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1249 'xor' 'xor_ln58_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%xor_ln58_213 = xor i1 %xor_ln58_212, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1250 'xor' 'xor_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%or_ln58_51 = or i1 %and_ln58_104, i1 %xor_ln58_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1251 'or' 'or_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%select_ln58_157 = select i1 %xor_ln58_212, i13 4095, i13 %add_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1252 'select' 'select_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_158 = select i1 %and_ln58_105, i13 4096, i13 %add_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1253 'select' 'select_ln58_158' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_159 = select i1 %or_ln58_51, i13 %select_ln58_157, i13 %select_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1254 'select' 'select_ln58_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%mrv = insertvalue i78 <undef>, i13 %select_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1255 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i78 %mrv, i13 %select_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1256 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i78 %mrv_1, i13 %select_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1257 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i78 %mrv_2, i13 %select_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1258 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i78 %mrv_3, i13 %select_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1259 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i78 %mrv_4, i13 %select_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1260 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i78 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1261 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [44]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [85]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [94]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_335', firmware/nnet_utils/nnet_dense_latency.h:42) [102]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_191', firmware/nnet_utils/nnet_dense_latency.h:42) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_143', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_338', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_337', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_214', firmware/nnet_utils/nnet_dense_latency.h:42) [119]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_193', firmware/nnet_utils/nnet_dense_latency.h:42) [120]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_340', firmware/nnet_utils/nnet_dense_latency.h:42) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_144', firmware/nnet_utils/nnet_dense_latency.h:42) [123]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_193', firmware/nnet_utils/nnet_dense_latency.h:42) [124]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_54', firmware/nnet_utils/nnet_dense_latency.h:58) [1007]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_107', firmware/nnet_utils/nnet_dense_latency.h:58) [1019]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_108', firmware/nnet_utils/nnet_dense_latency.h:58) [1020]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_60', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_125', firmware/nnet_utils/nnet_dense_latency.h:58) [1115]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_126', firmware/nnet_utils/nnet_dense_latency.h:58) [1116]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_66', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_191', firmware/nnet_utils/nnet_dense_latency.h:58) [1205]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_95', firmware/nnet_utils/nnet_dense_latency.h:58) [1206]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_143', firmware/nnet_utils/nnet_dense_latency.h:58) [1211]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_144', firmware/nnet_utils/nnet_dense_latency.h:58) [1212]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
