0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/full_adder_half_adder/full_adder_half_adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/full_adder_half_adder/full_adder_half_adder.srcs/sim_1/new/full_adder_half_adder_tb.v,1744987741,verilog,,,,full_adder_half_adder_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/full_adder_half_adder/full_adder_half_adder.srcs/sources_1/new/full_adder_half_adder.v,1744987586,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/full_adder_half_adder/full_adder_half_adder.srcs/sim_1/new/full_adder_half_adder_tb.v,,full_adder_half_adder;half_adder,,,,,,,,
