INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.sim/sim_1/impl/timing/xsim/tb_soc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD30
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module ROM_8_512_H
INFO: [VRFC 10-311] analyzing module ROM_8_512_L
INFO: [VRFC 10-311] analyzing module SoC
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-311] analyzing module pario
INFO: [VRFC 10-311] analyzing module regfile16x16
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module regfile16x16_dist_mem_gen_v8_0_17
INFO: [VRFC 10-311] analyzing module regfile16x16_dist_mem_gen_v8_0_17_synth
INFO: [VRFC 10-311] analyzing module regfile16x16_dpram
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H_blk_mem_gen_v8_4_11
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H_blk_mem_gen_v8_4_11_synth
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L_blk_mem_gen_v8_4_11
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L_blk_mem_gen_v8_4_11_synth
INFO: [VRFC 10-311] analyzing module ROM_8_512_H_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ROM_8_512_H_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ROM_8_512_H_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module ROM_8_512_H_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ROM_8_512_H_blk_mem_gen_v8_4_11
INFO: [VRFC 10-311] analyzing module ROM_8_512_H_blk_mem_gen_v8_4_11_synth
INFO: [VRFC 10-311] analyzing module ROM_8_512_L_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ROM_8_512_L_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ROM_8_512_L_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module ROM_8_512_L_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ROM_8_512_L_blk_mem_gen_v8_4_11
INFO: [VRFC 10-311] analyzing module ROM_8_512_L_blk_mem_gen_v8_4_11_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sim_1/new/tb_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_soc
