

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.389 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720917|   720917|  3.605 ms|  3.605 ms|  720917|  720917|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_93_7_VITIS_LOOP_95_8  |   720915|   720915|        31|         11|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 11, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 34 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln987 = alloca i32 1"   --->   Operation 35 'alloca' 'add_ln987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kk = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:92]   --->   Operation 36 'alloca' 'kk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 39 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten31"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln93 = store i9 0, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 41 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln92 = store i17 0, i17 %kk" [benchmarks/jianyicheng/gemver/src/gemver.cpp:92]   --->   Operation 42 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln95 = store i9 0, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 43 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc116"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%first_iter_3 = phi i1 0, void %new.latch.for.inc116.split, i1 1, void %newFuncRoot"   --->   Operation 45 'phi' 'first_iter_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i17 %indvar_flatten31" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 46 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.10ns)   --->   "%icmp_ln93 = icmp_eq  i17 %indvar_flatten31_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 47 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.10ns)   --->   "%add_ln93 = add i17 %indvar_flatten31_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 48 'add' 'add_ln93' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc122, void %for.inc.i.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 49 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 50 'load' 'j_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%icmp_ln95 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 51 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%or_ln93 = or i1 %icmp_ln95, i1 %first_iter_3" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 52 'or' 'or_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.96ns)   --->   "%select_ln93 = select i1 %icmp_ln95, i9 0, i9 %j_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 53 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %or_ln93, void %for.inc116.split, void %for.first.iter.for.inc116" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 54 'br' 'br_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%add_ln987_load = load i17 %add_ln987" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 55 'load' 'add_ln987_load' <Predicate = (!icmp_ln93 & icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%kk_load = load i17 %kk" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 56 'load' 'kk_load' <Predicate = (!icmp_ln93 & !icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%select_ln93_2 = select i1 %icmp_ln95, i17 %add_ln987_load, i17 %kk_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 57 'select' 'select_ln93_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i17 %select_ln93_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 58 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i9 %select_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 59 'zext' 'zext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %select_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 60 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.07ns)   --->   "%add_ln96 = add i16 %zext_ln95_1, i16 %trunc_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 61 'add' 'add_ln96' <Predicate = (!icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x_s, i64 0, i64 %zext_ln95" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 62 'getelementptr' 'x_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%x_load = load i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 63 'load' 'x_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (2.10ns)   --->   "%add_ln98 = add i17 %select_ln93_2, i17 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:98]   --->   Operation 64 'add' 'add_ln98' <Predicate = (!icmp_ln93)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln93 = store i17 %add_ln93, i17 %indvar_flatten31" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 65 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln92 = store i17 %select_ln93_2, i17 %kk" [benchmarks/jianyicheng/gemver/src/gemver.cpp:92]   --->   Operation 66 'store' 'store_ln92' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln98 = store i17 %add_ln98, i17 %add_ln987" [benchmarks/jianyicheng/gemver/src/gemver.cpp:98]   --->   Operation 67 'store' 'store_ln98' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc116" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 68 'br' 'br_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i16 %add_ln96" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 69 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A_s, i64 0, i64 %zext_ln96" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 70 'getelementptr' 'A_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 71 'load' 'A_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%x_load = load i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 72 'load' 'x_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 73 'load' 'A_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 74 [8/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 74 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 75 [7/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 75 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 76 [6/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 76 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 77 [5/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 77 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 78 [4/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 78 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 79 [3/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 79 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 80 [2/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 80 'fmul' 'mul4' <Predicate = (!icmp_ln93)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln95 = add i9 %select_ln93, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 81 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (1.82ns)   --->   "%icmp_ln95_1 = icmp_eq  i9 %add_ln95, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 82 'icmp' 'icmp_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %new.latch.for.inc116.split, void %last.iter.for.inc116.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 83 'br' 'br_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln95 = store i9 %add_ln95, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 84 'store' 'store_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.79>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 85 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln93_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 86 'add' 'add_ln93_1' <Predicate = (icmp_ln95)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.96ns)   --->   "%select_ln93_1 = select i1 %icmp_ln95, i9 %add_ln93_1, i9 %i_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 87 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/8] (2.56ns)   --->   "%mul4 = fmul i32 %A_load, i32 0.73" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 88 'fmul' 'mul4' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_7_VITIS_LOOP_95_8_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %select_ln93_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 91 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w_s, i64 0, i64 %zext_ln93" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 92 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (3.25ns)   --->   "%tmp_1 = load i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 93 'load' 'tmp_1' <Predicate = (or_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 94 [8/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 94 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln93 = store i9 %select_ln93_1, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:93]   --->   Operation 95 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 96 [1/2] (3.25ns)   --->   "%tmp_1 = load i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 96 'load' 'tmp_1' <Predicate = (or_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 97 [7/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 97 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 98 [6/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 98 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 99 [5/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 99 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 100 [4/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 100 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 101 [3/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 101 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 102 [2/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 102 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %tmp_1, i32 %tmp" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 103 'store' 'store_ln94' <Predicate = (or_ln93)> <Delay = 1.58>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc116.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 104 'br' 'br_ln95' <Predicate = (or_ln93)> <Delay = 0.00>
ST_20 : Operation 105 [1/8] (2.56ns)   --->   "%mul5 = fmul i32 %mul4, i32 %x_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 105 'fmul' 'mul5' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4_load = load i32 %tmp" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 106 'load' 'tmp_4_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [10/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 107 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 108 [9/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 108 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 109 [8/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 109 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 110 [7/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 110 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 111 [6/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 111 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 112 [5/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 112 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 113 [4/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 113 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 114 [3/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 114 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 115 [2/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 115 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 116 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 117 [1/10] (3.35ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [benchmarks/jianyicheng/gemver/src/gemver.cpp:96]   --->   Operation 117 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %tmp_2, i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:97]   --->   Operation 118 'store' 'store_ln97' <Predicate = (icmp_ln95_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln95 = br void %new.latch.for.inc116.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:95]   --->   Operation 119 'br' 'br_ln95' <Predicate = (icmp_ln95_1)> <Delay = 0.00>
ST_31 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %tmp_2, i32 %tmp" [benchmarks/jianyicheng/gemver/src/gemver.cpp:94]   --->   Operation 120 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.389ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln95', benchmarks/jianyicheng/gemver/src/gemver.cpp:95) of constant 0 on local variable 'j', benchmarks/jianyicheng/gemver/src/gemver.cpp:95 [13]  (1.588 ns)
	'load' operation 9 bit ('j_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:95) on local variable 'j', benchmarks/jianyicheng/gemver/src/gemver.cpp:95 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', benchmarks/jianyicheng/gemver/src/gemver.cpp:95) [28]  (1.823 ns)
	'or' operation 1 bit ('or_ln93', benchmarks/jianyicheng/gemver/src/gemver.cpp:93) [29]  (0.978 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('x_addr', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [52]  (0.000 ns)
	'load' operation 32 bit ('x_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) on array 'x_s' [53]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('A_addr', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [49]  (0.000 ns)
	'load' operation 32 bit ('A_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) on array 'A_s' [50]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) on array 'A_s' [50]  (3.254 ns)

 <State 5>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [51]  (2.566 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [51]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [51]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [51]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [51]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [51]  (2.566 ns)

 <State 11>: 3.646ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln95', benchmarks/jianyicheng/gemver/src/gemver.cpp:95) [56]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln95_1', benchmarks/jianyicheng/gemver/src/gemver.cpp:95) [57]  (1.823 ns)

 <State 12>: 2.790ns
The critical path consists of the following:
	'load' operation 9 bit ('i_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:93) on local variable 'i', benchmarks/jianyicheng/gemver/src/gemver.cpp:93 [25]  (0.000 ns)
	'add' operation 9 bit ('add_ln93_1', benchmarks/jianyicheng/gemver/src/gemver.cpp:93) [31]  (1.823 ns)
	'select' operation 9 bit ('select_ln93_1', benchmarks/jianyicheng/gemver/src/gemver.cpp:93) [32]  (0.968 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('w_addr', benchmarks/jianyicheng/gemver/src/gemver.cpp:94) [35]  (0.000 ns)
	'load' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:94) on array 'w_s' [38]  (3.254 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:94) on array 'w_s' [38]  (3.254 ns)

 <State 15>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [54]  (2.566 ns)

 <State 16>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [54]  (2.566 ns)

 <State 17>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [54]  (2.566 ns)

 <State 18>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [54]  (2.566 ns)

 <State 19>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [54]  (2.566 ns)

 <State 20>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [54]  (2.566 ns)

 <State 21>: 3.356ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp_4_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) on local variable 'tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:94 [42]  (0.000 ns)
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 22>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 23>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 24>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 25>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 26>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 27>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 28>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 29>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 30>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96) [55]  (3.356 ns)

 <State 31>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln97', benchmarks/jianyicheng/gemver/src/gemver.cpp:97) of variable 'tmp', benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on array 'w_s' [61]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
