8:53:15 AM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 08:53:20 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@E: CS179 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":67:7:67:11|Assignment target LBENn must be a net type
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 08:53:21 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 08:53:21 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 08:53:44 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 08:53:44 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 08:53:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 08:53:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 08:53:46 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 08:53:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     57   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 08:53:46 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 08:53:47 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 131 /        57
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               57         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 08:53:48 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.498

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.9 MHz      12.500        12.998        -0.498     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.498  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.483
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.476
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       -0.448
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.448
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.385
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       1.252 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.301 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.336 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.385 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -0.498
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -0.498
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       0.437 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       0.578 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       0.718 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       0.858 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       0.998 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.138 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.154 
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.182 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]               SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                          Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      O        Out     0.449     2.588       -         
N_151                                     Net          -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      I1       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      O        Out     0.400     4.359       -         
SDRAM_COUNTER17                           Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      I2       In      -         5.729       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      O        Out     0.379     6.108       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      I3       In      -         7.479       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      O        Out     0.316     7.795       -         
N_48                                      Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      I1       In      -         9.166       -         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      O        Out     0.400     9.566       -         
CS0_EN_0                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      I0       In      -         10.937      -         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      O        Out     0.449     11.385      -         
CS0_EN_set                                Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                         SB_DFFSR     D        In      -         12.892      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]               SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                          Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      O        Out     0.449     2.588       -         
N_151                                     Net          -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      I1       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      O        Out     0.400     4.359       -         
SDRAM_COUNTER17                           Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      I2       In      -         5.729       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      O        Out     0.379     6.108       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      I3       In      -         7.479       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      O        Out     0.316     7.795       -         
N_48                                      Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                   SB_LUT4      I1       In      -         9.166       -         
U400_SDRAM.CS1_EN_RNO_0                   SB_LUT4      O        Out     0.400     9.566       -         
CS1_EN_0                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                     SB_LUT4      I0       In      -         10.937      -         
U400_SDRAM.CS1_EN_RNO                     SB_LUT4      O        Out     0.449     11.385      -         
CS1_EN_set                                Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                         SB_DFFSR     D        In      -         12.892      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.386     2.525       -         
N_32                                     Net          -        -       1.371     -           17        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      O        Out     0.449     4.345       -         
SDRAM_COUNTER17                          Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      I2       In      -         5.715       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      O        Out     0.379     6.094       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]          Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      I3       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      O        Out     0.316     7.781       -         
N_48                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         9.152       -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.552       -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         10.922      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     11.371      -         
CS0_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         12.878      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]               SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                          Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      O        Out     0.449     2.588       -         
N_151                                     Net          -        -       1.371     -           13        
U400_SDRAM.SDRAM_CONFIGURED_RNIRITU       SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIRITU       SB_LUT4      O        Out     0.449     4.408       -         
un1_SDRAM_COUNTER_16_i_0_0_a4_0_1[0]      Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      I3       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      O        Out     0.316     6.094       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      I3       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      O        Out     0.316     7.781       -         
N_48                                      Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      I1       In      -         9.152       -         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      O        Out     0.400     9.552       -         
CS0_EN_0                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      I0       In      -         10.922      -         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      O        Out     0.449     11.371      -         
CS0_EN_set                                Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                         SB_DFFSR     D        In      -         12.878      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.386     2.525       -         
N_32                                     Net          -        -       1.371     -           17        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      O        Out     0.449     4.345       -         
SDRAM_COUNTER17                          Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      I2       In      -         5.715       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      O        Out     0.379     6.094       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]          Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      I3       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      O        Out     0.316     7.781       -         
N_48                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      I1       In      -         9.152       -         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.552       -         
CS1_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      I0       In      -         10.922      -         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      O        Out     0.449     11.371      -         
CS1_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                        SB_DFFSR     D        In      -         12.878      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          4 uses
SB_DFFE         8 uses
SB_DFFER        10 uses
SB_DFFESR       14 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        11 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         127 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   57 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 127 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 127 = 127 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 08:53:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	127
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	132
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	74
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	132/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.9 (sec)

Final Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	132/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 130.12 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 772
used logic cells: 132
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 772
used logic cells: 132
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 204 
I1212: Iteration  1 :    46 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 09:37:26 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_BYTE_ENABLE.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:37:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:37:27 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:37:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:37:29 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 09:37:29 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     57   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 09:37:29 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 09:37:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 131 /        57
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               57         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 09:37:31 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.498

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.9 MHz      12.500        12.998        -0.498     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.498  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.483
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.476
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       -0.448
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.448
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.385
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       1.252 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.301 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.336 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.385 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -0.498
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -0.498
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       0.437 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       0.578 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       0.718 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       0.858 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       0.998 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.138 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       1.154 
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       1.182 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]               SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                          Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      O        Out     0.449     2.588       -         
N_151                                     Net          -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      I1       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      O        Out     0.400     4.359       -         
SDRAM_COUNTER17                           Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      I2       In      -         5.729       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      O        Out     0.379     6.108       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      I3       In      -         7.479       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      O        Out     0.316     7.795       -         
N_48                                      Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      I1       In      -         9.166       -         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      O        Out     0.400     9.566       -         
CS0_EN_0                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      I0       In      -         10.937      -         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      O        Out     0.449     11.385      -         
CS0_EN_set                                Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                         SB_DFFSR     D        In      -         12.892      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]               SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                          Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      O        Out     0.449     2.588       -         
N_151                                     Net          -        -       1.371     -           13        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      I1       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]      SB_LUT4      O        Out     0.400     4.359       -         
SDRAM_COUNTER17                           Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      I2       In      -         5.729       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      O        Out     0.379     6.108       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      I3       In      -         7.479       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      O        Out     0.316     7.795       -         
N_48                                      Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                   SB_LUT4      I1       In      -         9.166       -         
U400_SDRAM.CS1_EN_RNO_0                   SB_LUT4      O        Out     0.400     9.566       -         
CS1_EN_0                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                     SB_LUT4      I0       In      -         10.937      -         
U400_SDRAM.CS1_EN_RNO                     SB_LUT4      O        Out     0.449     11.385      -         
CS1_EN_set                                Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                         SB_DFFSR     D        In      -         12.892      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.037(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.386     2.525       -         
N_32                                     Net          -        -       1.371     -           17        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      O        Out     0.449     4.345       -         
SDRAM_COUNTER17                          Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      I2       In      -         5.715       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      O        Out     0.379     6.094       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]          Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      I3       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      O        Out     0.316     7.781       -         
N_48                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         9.152       -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.552       -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         10.922      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     11.371      -         
CS0_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         12.878      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]               SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                          Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD_1[0]     SB_LUT4      O        Out     0.449     2.588       -         
N_151                                     Net          -        -       1.371     -           13        
U400_SDRAM.SDRAM_CONFIGURED_RNIRITU       SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIRITU       SB_LUT4      O        Out     0.449     4.408       -         
un1_SDRAM_COUNTER_16_i_0_0_a4_0_1[0]      Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      I3       In      -         5.779       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3      SB_LUT4      O        Out     0.316     6.094       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      I3       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5      SB_LUT4      O        Out     0.316     7.781       -         
N_48                                      Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      I1       In      -         9.152       -         
U400_SDRAM.CS0_EN_RNO_0                   SB_LUT4      O        Out     0.400     9.552       -         
CS0_EN_0                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      I0       In      -         10.922      -         
U400_SDRAM.CS0_EN_RNO                     SB_LUT4      O        Out     0.449     11.371      -         
CS0_EN_set                                Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                         SB_DFFSR     D        In      -         12.878      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.483

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.386     2.525       -         
N_32                                     Net          -        -       1.371     -           17        
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIKV4N1[1]     SB_LUT4      O        Out     0.449     4.345       -         
SDRAM_COUNTER17                          Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      I2       In      -         5.715       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIUF3K3     SB_LUT4      O        Out     0.379     6.094       -         
un1_SDRAM_COUNTER_16_i_0_0_0[0]          Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      I3       In      -         7.465       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJTCS5     SB_LUT4      O        Out     0.316     7.781       -         
N_48                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      I1       In      -         9.152       -         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.552       -         
CS1_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      I0       In      -         10.922      -         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      O        Out     0.449     11.371      -         
CS1_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                        SB_DFFSR     D        In      -         12.878      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          4 uses
SB_DFFE         8 uses
SB_DFFER        10 uses
SB_DFFESR       14 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        11 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         127 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   57 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 127 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 127 = 127 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 09:37:31 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	127
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	132
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	74
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	132/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.3 (sec)

Final Design Statistics
    Number of LUTs      	:	132
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	132/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 130.12 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 772
used logic cells: 132
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 772
used logic cells: 132
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 204 
I1212: Iteration  1 :    46 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 09:49:13 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":120:0:120:5|Register bit CLK_EN is always 1.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:49:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:49:13 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:49:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:49:14 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 09:49:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     56   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 09:49:15 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 09:49:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 129 /        56
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":120:0:120:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 56 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               56         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 140MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 09:49:16 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.638

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.1 MHz      12.500        13.138        -0.638     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.638  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.638
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.603
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.539
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.168 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.189 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.273 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.939 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       2.939 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       3.072 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -0.638
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.554
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.490
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.490
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.490
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       -0.490
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       -0.490
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.483
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       -0.455
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.638

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.386     2.525       -         
N_33                                     Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      O        Out     0.449     4.345       -         
N_135                                    Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      I0       In      -         5.715       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      O        Out     0.449     6.164       -         
N_96                                     Net          -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      I1       In      -         7.535       -         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      O        Out     0.400     7.935       -         
N_15                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         9.306       -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.706       -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         11.077      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     11.525      -         
CS0_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         13.033      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.638

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.386     2.525       -         
N_33                                     Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      O        Out     0.449     4.345       -         
N_135                                    Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      I0       In      -         5.715       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      O        Out     0.449     6.164       -         
N_96                                     Net          -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      I1       In      -         7.535       -         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      O        Out     0.400     7.935       -         
N_15                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      I1       In      -         9.306       -         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.706       -         
CS1_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      I0       In      -         11.077      -         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      O        Out     0.449     11.525      -         
CS1_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                        SB_DFFSR     D        In      -         13.033      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.379     2.518       -         
N_33                                     Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      O        Out     0.449     4.338       -         
N_135                                    Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      I0       In      -         5.708       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      O        Out     0.449     6.157       -         
N_96                                     Net          -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      I1       In      -         7.528       -         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      O        Out     0.400     7.928       -         
N_15                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         9.299       -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.699       -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         11.070      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     11.519      -         
CS0_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.379     2.518       -         
N_33                                     Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      O        Out     0.449     4.338       -         
N_135                                    Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      I0       In      -         5.708       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      O        Out     0.449     6.157       -         
N_96                                     Net          -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      I1       In      -         7.528       -         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      O        Out     0.400     7.928       -         
N_15                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      I1       In      -         9.299       -         
U400_SDRAM.CS1_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.699       -         
CS1_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      I0       In      -         11.070      -         
U400_SDRAM.CS1_EN_RNO                    SB_LUT4      O        Out     0.449     11.519      -         
CS1_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                        SB_DFFSR     D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.603

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.351     2.490       -         
N_33                                     Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      I0       In      -         3.861       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91[2]     SB_LUT4      O        Out     0.449     4.309       -         
N_135                                    Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      I0       In      -         5.680       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITAGQ1     SB_LUT4      O        Out     0.449     6.129       -         
N_96                                     Net          -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      I1       In      -         7.500       -         
U400_SDRAM.CPU_CYCLE_START_RNIDH4C4      SB_LUT4      O        Out     0.400     7.900       -         
N_15                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         9.271       -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     9.671       -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I0       In      -         11.042      -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.449     11.490      -         
CS0_EN_set                               Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         12.997      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.103 is 3.142(24.0%) logic and 9.961(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          6 uses
SB_DFFE         11 uses
SB_DFFER        10 uses
SB_DFFESR       16 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        5 uses
SB_DFFSS        6 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         126 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   56 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 126 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 09:49:16 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	56
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	130
    Number of DFFs      	:	56
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	73
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	131/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.0 (sec)

Final Design Statistics
    Number of LUTs      	:	130
    Number of DFFs      	:	56
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	131/1280
    PLBs                        :	43/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 137.22 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 751
used logic cells: 131
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 751
used logic cells: 131
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 198 
I1212: Iteration  1 :    47 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 09:53:39 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:53:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:53:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:53:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 09:53:41 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 09:53:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     56   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 09:53:41 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 09:53:42 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 126 /        56
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 56 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               56         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 141MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 09:53:43 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.282

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      67.6 MHz      12.500        14.782        -2.282     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -2.282  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -2.282
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -2.233
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -2.212
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -2.149
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -0.413
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       -0.392
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       -0.385
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       1.364 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.427 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       2.981 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -2.282
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -2.282
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[6]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.631
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[7]     12.395       -0.603
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.282

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_80_mux                                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_7_0                                      Net          -        -       1.371     -           4         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      O        Out     0.386     6.164       -         
m75_ns_1                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      I3       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      O        Out     0.316     7.851       -         
i9_mux_3                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      I2       In      -         9.222       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      O        Out     0.379     9.601       -         
N_77                                       Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I2       In      -         10.972      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.379     11.350      -         
CS0_EN_0                                   Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I0       In      -         12.721      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.449     13.170      -         
CS0_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.677      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.782 is 3.450(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.282

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_80_mux                                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_7_0                                      Net          -        -       1.371     -           4         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      O        Out     0.386     6.164       -         
m75_ns_1                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      I3       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      O        Out     0.316     7.851       -         
i9_mux_3                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      I2       In      -         9.222       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      O        Out     0.379     9.601       -         
N_77                                       Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      I2       In      -         10.972      -         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      O        Out     0.379     11.350      -         
CS1_EN_0                                   Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      I0       In      -         12.721      -         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      O        Out     0.449     13.170      -         
CS1_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                          SB_DFFSR     D        In      -         14.677      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.782 is 3.450(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.275

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_80_mux                                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_11_0                                     Net          -        -       1.371     -           3         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      I1       In      -         5.779       -         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      O        Out     0.379     6.157       -         
m75_ns_1                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      I3       In      -         7.528       -         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      O        Out     0.316     7.844       -         
i9_mux_3                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      I2       In      -         9.215       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      O        Out     0.379     9.594       -         
N_77                                       Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I2       In      -         10.965      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.379     11.343      -         
CS0_EN_0                                   Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I0       In      -         12.714      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.449     13.163      -         
CS0_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.670      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.775 is 3.443(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.275

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_80_mux                                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_11_0                                     Net          -        -       1.371     -           3         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      I1       In      -         5.779       -         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      O        Out     0.379     6.157       -         
m75_ns_1                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      I3       In      -         7.528       -         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      O        Out     0.316     7.844       -         
i9_mux_3                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      I2       In      -         9.215       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      O        Out     0.379     9.594       -         
N_77                                       Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      I2       In      -         10.965      -         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      O        Out     0.379     11.343      -         
CS1_EN_0                                   Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      I0       In      -         12.714      -         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      O        Out     0.449     13.163      -         
CS1_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                          SB_DFFSR     D        In      -         14.670      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.775 is 3.443(23.3%) logic and 11.332(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.233

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.400     2.539       -         
N_80_mux                                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_0[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_7_0                                      Net          -        -       1.371     -           4         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.REFRESH_RNIDC2S2                SB_LUT4      O        Out     0.386     6.115       -         
m75_ns_1                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      I3       In      -         7.486       -         
U400_SDRAM.SDRAM_COUNTER_RNI1C7J4[1]       SB_LUT4      O        Out     0.316     7.802       -         
i9_mux_3                                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      I2       In      -         9.173       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI430U7       SB_LUT4      O        Out     0.379     9.552       -         
N_77                                       Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I2       In      -         10.922      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.379     11.301      -         
CS0_EN_0                                   Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I0       In      -         12.672      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.449     13.121      -         
CS0_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.628      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.733 is 3.401(23.1%) logic and 11.332(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          4 uses
SB_DFFE         8 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        7 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         123 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   56 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 123 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 123 = 123 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 09:53:43 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	123
    Number of DFFs      	:	56
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	129
    Number of DFFs      	:	56
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	71
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	129/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.8 (sec)

Final Design Statistics
    Number of LUTs      	:	129
    Number of DFFs      	:	56
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	129/1280
    PLBs                        :	45/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 139.30 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 720
used logic cells: 129
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 720
used logic cells: 129
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 199 
I1212: Iteration  1 :    34 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 10:00:08 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG426 :"D:\LocalBus68040\U400\U400_SDRAM.v":236:20:236:25|Assignment target CLK_EN must be of type reg or genvar
@E: CG426 :"D:\LocalBus68040\U400\U400_SDRAM.v":249:20:249:25|Assignment target CLK_EN must be of type reg or genvar
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:00:09 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:00:09 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 10:00:42 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:00:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:00:43 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:00:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:00:44 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 10:00:44 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     57   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:00:44 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 10:00:44 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 126 /        57
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":121:0:121:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               57         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 10:00:46 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.799

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.2 MHz      12.500        13.299        -0.799     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.799  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.799
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.750
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.729
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.666
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.070 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.091 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       2.890 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       2.911 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.974 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.072 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       -0.799
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFF       D       SDRAM_CMD_0             12.395       -0.799
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFF       D       SDRAM_CMD_1             12.395       -0.799
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.638
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -0.610
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -0.610
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.589
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.575
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.799

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     8.047       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.867       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     I0       In      -         11.238      -         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD                                  Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         13.194      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.799

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     8.047       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.867       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     I0       In      -         11.238      -         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_1                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                    SB_DFF      D        In      -         13.194      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.799

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     8.047       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.867       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]                SB_LUT4     I0       In      -         11.238      -         
U400_SDRAM.SDRAM_CMD_RNO[1]                SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_0                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                    SB_DFF      D        In      -         13.194      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.400     2.539       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.359       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.729       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.178       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     7.998       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.818       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD                                  Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         13.145      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.400     2.539       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.359       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.729       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.178       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     7.998       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.818       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD_1                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                    SB_DFF      D        In      -         13.145      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         119 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   57 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 119 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:00:46 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	124
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	124/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.1 (sec)

Final Design Statistics
    Number of LUTs      	:	124
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	124/1280
    PLBs                        :	42/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 144.38 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 725
used logic cells: 124
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 725
used logic cells: 124
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 194 
I1212: Iteration  1 :    37 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 10:08:14 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:08:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:08:14 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:08:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:08:15 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 10:08:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     58   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:08:16 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 10:08:16 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 126 /        58
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               58         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 10:08:17 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.799

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.2 MHz      12.500        13.299        -0.799     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.799  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.799
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.750
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.729
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.666
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       1.070 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.091 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       2.890 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       2.911 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.974 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR     Q       WRITE_CYCLE          0.540       3.072 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       -0.799
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFF       D       SDRAM_CMD_0             12.395       -0.799
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFF       D       SDRAM_CMD_1             12.395       -0.799
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]     12.395       -0.638
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -0.610
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -0.610
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.589
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.575
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.799

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     8.047       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.867       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     I0       In      -         11.238      -         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD                                  Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         13.194      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.799

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     8.047       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.867       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     I0       In      -         11.238      -         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_1                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                    SB_DFF      D        In      -         13.194      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.799

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.449     2.588       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.227       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     8.047       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.418       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.867       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]                SB_LUT4     I0       In      -         11.238      -         
U400_SDRAM.SDRAM_CMD_RNO[1]                SB_LUT4     O        Out     0.449     11.687      -         
SDRAM_CMD_0                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                    SB_DFF      D        In      -         13.194      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.299 is 3.338(25.1%) logic and 9.961(74.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.400     2.539       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.359       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.729       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.178       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     7.998       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.818       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD                                  Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                    SB_DFF      D        In      -         13.145      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4     O        Out     0.400     2.539       -         
N_107_mux                                  Net         -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_2[0]     SB_LUT4     O        Out     0.449     4.359       -         
N_5_0                                      Net         -        -       1.371     -           13        
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     I0       In      -         5.729       -         
U400_SDRAM.CPU_CYCLE_START_RNIGB5F1_1      SB_LUT4     O        Out     0.449     6.178       -         
N_25_0                                     Net         -        -       1.371     -           2         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     I0       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNI15P23_0     SB_LUT4     O        Out     0.449     7.998       -         
N_28_0                                     Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIM5436[1]       SB_LUT4     O        Out     0.449     9.818       -         
N_31_0                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_CMD_RNO[2]                SB_LUT4     O        Out     0.449     11.638      -         
SDRAM_CMD_1                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                    SB_DFF      D        In      -         13.145      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.250 is 3.289(24.8%) logic and 9.961(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          3 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        10 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         119 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 119 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:08:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	125
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	125/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.7 (sec)

Final Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	125/1280
    PLBs                        :	44/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 137.75 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 719
used logic cells: 125
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 719
used logic cells: 125
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 193 
I1212: Iteration  1 :    42 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 10:24:30 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:24:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:24:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:24:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:24:32 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 10:24:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     58   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:24:32 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 10:24:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 128 /        58
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               58         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 10:24:33 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.203

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.5 MHz      12.500        11.297        1.203     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      1.203  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival          
Instance                        Reference     Type         Pin     Net                  Time        Slack
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       1.203
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       1.252
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.252
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.273
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.301
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.322
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       2.890
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       2.939
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       2.960
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       3.023
=========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                      Required          
Instance                        Reference     Type         Pin     Net                        Time         Slack
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_1                   12.395       1.203
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_1                   12.395       1.203
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFE      E       SDRAM_CMD_3_sqmuxa_1_i     12.500       1.470
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFE      E       SDRAM_CMD_3_sqmuxa_1_i     12.500       1.470
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFE      E       SDRAM_CMD_3_sqmuxa_1_i     12.500       1.470
U400_SDRAM.CLK_EN               CLK80         SB_DFFSS     D       CLK_EN                     12.395       2.890
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFFE      D       CPU_CYCLE_5                12.395       2.890
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[0]        12.395       2.890
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]        12.395       2.890
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]        12.395       2.904
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.192
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.203

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[3] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[3]              SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[3]                         Net          -        -       1.599     -           16        
U400_SDRAM.SDRAM_COUNTER_RNIG21O[1]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIG21O[1]      SB_LUT4      O        Out     0.449     2.588       -         
N_123                                    Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI0OJB1[1]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNI0OJB1[1]     SB_LUT4      O        Out     0.449     4.408       -         
un1_SDRAM_COUNTER_15_i_0_i_0[0]          Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIGG7V2[0]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIGG7V2[0]     SB_LUT4      O        Out     0.449     6.227       -         
N_17                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.CS0_EN_RNO_0                  SB_LUT4      O        Out     0.400     7.998       -         
CS0_EN_0                                 Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      I3       In      -         9.369       -         
U400_SDRAM.CS0_EN_RNO                    SB_LUT4      O        Out     0.316     9.685       -         
CS0_EN_1                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                        SB_DFFSR     D        In      -         11.192      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.297 is 2.707(24.0%) logic and 8.590(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFFE         12 uses
SB_DFFER        10 uses
SB_DFFESR       16 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        9 uses
SB_DFFSS        9 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         124 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 124 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 124 = 124 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:24:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	124
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	131
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	71
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	131/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.6 (sec)

Final Design Statistics
    Number of LUTs      	:	131
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	131/1280
    PLBs                        :	41/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 160.40 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 776
used logic cells: 131
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 776
used logic cells: 131
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 197 
I1212: Iteration  1 :    35 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 10:33:45 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:33:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:33:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:33:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:33:46 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 10:33:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     58   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:33:47 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 10:33:47 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 130 /        58
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               58         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 10:33:48 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.554

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.6 MHz      12.500        13.054        -0.554     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.554  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.554
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.547
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.210 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       1.238 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       1.301 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       2.939 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       2.988 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       3.009 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       3.058 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       3.072 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required           
Instance                        Reference     Type          Pin     Net                           Time         Slack 
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFF        D       SDRAM_CMD_0                   12.395       -0.554
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF        D       SDRAM_CMD                     12.395       -0.533
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFF        D       SDRAM_CMD_1                   12.395       -0.533
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFSR      D       WRITE_CYCLE_0                 12.395       1.196 
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR      D       CS0_EN_1                      12.395       1.203 
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR      D       CS1_EN_1                      12.395       1.203 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[1]           12.395       1.217 
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFF        D       CPU_CYCLE_0                   12.395       1.280 
U400_SDRAM.BANK0_esr            CLK80         SB_DFFESR     E       un1_SDRAM_COUNTER45_4_0_0     12.500       1.301 
U400_SDRAM.BANK1_esr            CLK80         SB_DFFESR     E       un1_SDRAM_COUNTER45_4_0_0     12.500       1.301 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.554

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net         -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     O        Out     0.386     2.525       -         
N_52                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     O        Out     0.386     4.281       -         
N_55                                     Net         -        -       1.371     -           15        
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     I0       In      -         5.652       -         
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     O        Out     0.449     6.101       -         
N_87                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     I0       In      -         7.472       -         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     O        Out     0.449     7.921       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     I2       In      -         9.292       -         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     O        Out     0.379     9.671       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4     I1       In      -         11.042      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.400     11.441      -         
SDRAM_CMD_0                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         12.948      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.054 is 3.093(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.547

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[7] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[7]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[7]                         Net         -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     O        Out     0.379     2.518       -         
N_52                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     O        Out     0.386     4.274       -         
N_55                                     Net         -        -       1.371     -           15        
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     O        Out     0.449     6.094       -         
N_87                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     I0       In      -         7.465       -         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     O        Out     0.449     7.914       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     I2       In      -         9.285       -         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     O        Out     0.379     9.664       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4     I1       In      -         11.035      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4     O        Out     0.400     11.434      -         
SDRAM_CMD_0                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFF      D        In      -         12.941      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.047 is 3.086(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.533

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net         -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     O        Out     0.386     2.525       -         
N_52                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     O        Out     0.386     4.281       -         
N_55                                     Net         -        -       1.371     -           15        
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     I0       In      -         5.652       -         
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     O        Out     0.449     6.101       -         
N_87                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     I0       In      -         7.472       -         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     O        Out     0.449     7.921       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     I2       In      -         9.292       -         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     O        Out     0.379     9.671       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.042      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.420      -         
SDRAM_CMD_1                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.927      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.033 is 3.072(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.533

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                         Net         -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     O        Out     0.386     2.525       -         
N_52                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     O        Out     0.386     4.281       -         
N_55                                     Net         -        -       1.371     -           15        
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     I0       In      -         5.652       -         
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     O        Out     0.449     6.101       -         
N_87                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     I0       In      -         7.472       -         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     O        Out     0.449     7.921       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     I2       In      -         9.292       -         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     O        Out     0.379     9.671       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     I2       In      -         11.042      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4     O        Out     0.379     11.420      -         
SDRAM_CMD                                Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFF      D        In      -         12.927      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.033 is 3.072(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.526

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[7] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[7]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[7]                         Net         -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI3EPD[6]      SB_LUT4     O        Out     0.379     2.518       -         
N_52                                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[5]     SB_LUT4     O        Out     0.386     4.274       -         
N_55                                     Net         -        -       1.371     -           15        
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     I0       In      -         5.645       -         
U400_SDRAM.SDRAM_CONFIGURED_RNISIJS1     SB_LUT4     O        Out     0.449     6.094       -         
N_87                                     Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     I0       In      -         7.465       -         
U400_SDRAM.CPU_CYCLE_START_RNI28LR3      SB_LUT4     O        Out     0.449     7.914       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net         -        -       1.371     -           1         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     I2       In      -         9.285       -         
U400_SDRAM.CPU_CYCLE_START_RNI8HEG8      SB_LUT4     O        Out     0.379     9.664       -         
SDRAM_CMD_3_sqmuxa_1                     Net         -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     I2       In      -         11.035      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.413      -         
SDRAM_CMD_1                              Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         12.920      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.026 is 3.065(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFF          9 uses
SB_DFFE         8 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        6 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         126 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 126 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:33:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	131
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	71
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	131/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.4 (sec)

Final Design Statistics
    Number of LUTs      	:	131
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	131/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 165.86 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 763
used logic cells: 131
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 763
used logic cells: 131
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 199 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 10:58:22 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:58:22 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:58:23 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:58:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 10:58:24 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 10:58:24 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     58   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:58:24 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 10:58:24 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.18ns		 131 /        58
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               58         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 10:58:25 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.373

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      67.2 MHz      12.500        14.873        -2.373     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -2.373  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -2.373
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -2.366
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -2.338
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -2.275
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -0.568
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       -0.547
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       -0.483
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       1.189 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       1.238 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       3.044 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.CS0_EN               CLK80         SB_DFFSR     D       CS0_EN_set              12.395       -2.373
U400_SDRAM.CS1_EN               CLK80         SB_DFFSR     D       CS1_EN_set              12.395       -2.373
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFF       D       SDRAM_CMD_0             12.395       -0.638
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFF       D       SDRAM_CMD_1             12.395       -0.638
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFF       D       SDRAM_CMD               12.395       -0.589
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       -0.589
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[4]     12.395       -0.575
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      D       SDRAM_COUNTER_lm[5]     12.395       -0.575
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.373

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.386     2.525       -         
SDRAM_COUNTER_RNI2OIR[7]                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      O        Out     0.449     4.345       -         
N_12_0                                     Net          -        -       1.371     -           8         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      I0       In      -         5.715       -         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      O        Out     0.449     6.164       -         
CPU_CYCLE_START_RNILJMI1                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      I0       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      O        Out     0.449     7.984       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      I1       In      -         9.355       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      O        Out     0.400     9.755       -         
N_46_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I3       In      -         11.126      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.316     11.441      -         
CS0_EN_en                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I0       In      -         12.812      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.449     13.261      -         
CS0_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.768      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.873 is 3.541(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.373

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.386     2.525       -         
SDRAM_COUNTER_RNI2OIR[7]                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      I0       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      O        Out     0.449     4.345       -         
N_12_0                                     Net          -        -       1.371     -           8         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      I0       In      -         5.715       -         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      O        Out     0.449     6.164       -         
CPU_CYCLE_START_RNILJMI1                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      I0       In      -         7.535       -         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      O        Out     0.449     7.984       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      I1       In      -         9.355       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      O        Out     0.400     9.755       -         
N_46_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      I3       In      -         11.126      -         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      O        Out     0.316     11.441      -         
CS1_EN_en                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      I0       In      -         12.812      -         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      O        Out     0.449     13.261      -         
CS1_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                          SB_DFFSR     D        In      -         14.768      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.873 is 3.541(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.366

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.379     2.518       -         
SDRAM_COUNTER_RNI2OIR[7]                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      O        Out     0.449     4.338       -         
N_12_0                                     Net          -        -       1.371     -           8         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      I0       In      -         5.708       -         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      O        Out     0.449     6.157       -         
CPU_CYCLE_START_RNILJMI1                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      I0       In      -         7.528       -         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      O        Out     0.449     7.977       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      I1       In      -         9.348       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      O        Out     0.400     9.748       -         
N_46_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I3       In      -         11.119      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.316     11.434      -         
CS0_EN_en                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I0       In      -         12.805      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.449     13.254      -         
CS0_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.761      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.866 is 3.534(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.366

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.CS1_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.379     2.518       -         
SDRAM_COUNTER_RNI2OIR[7]                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      I0       In      -         3.889       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      O        Out     0.449     4.338       -         
N_12_0                                     Net          -        -       1.371     -           8         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      I0       In      -         5.708       -         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      O        Out     0.449     6.157       -         
CPU_CYCLE_START_RNILJMI1                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      I0       In      -         7.528       -         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      O        Out     0.449     7.977       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      I1       In      -         9.348       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      O        Out     0.400     9.748       -         
N_46_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      I3       In      -         11.119      -         
U400_SDRAM.CS1_EN_RNO_0                    SB_LUT4      O        Out     0.316     11.434      -         
CS1_EN_en                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      I0       In      -         12.805      -         
U400_SDRAM.CS1_EN_RNO                      SB_LUT4      O        Out     0.449     13.254      -         
CS1_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS1_EN                          SB_DFFSR     D        In      -         14.761      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.866 is 3.534(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.338

    Number of logic level(s):                7
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[6] / Q
    Ending point:                            U400_SDRAM.CS0_EN / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[6]                SB_DFFE      Q        Out     0.540     0.540       -         
SDRAM_COUNTER[6]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I2       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.351     2.490       -         
SDRAM_COUNTER_RNI2OIR[7]                   Net          -        -       1.371     -           14        
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      I0       In      -         3.861       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1_5[2]     SB_LUT4      O        Out     0.449     4.309       -         
N_12_0                                     Net          -        -       1.371     -           8         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      I0       In      -         5.680       -         
U400_SDRAM.CPU_CYCLE_START_RNILJMI1        SB_LUT4      O        Out     0.449     6.129       -         
CPU_CYCLE_START_RNILJMI1                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      I0       In      -         7.500       -         
U400_SDRAM.SDRAM_COUNTER_RNI9JR93[1]       SB_LUT4      O        Out     0.449     7.949       -         
N_45_0                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIECKK6       SB_LUT4      O        Out     0.400     9.720       -         
N_46_0                                     Net          -        -       1.371     -           2         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      I3       In      -         11.091      -         
U400_SDRAM.CS0_EN_RNO_0                    SB_LUT4      O        Out     0.316     11.406      -         
CS0_EN_en                                  Net          -        -       1.371     -           1         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      I0       In      -         12.777      -         
U400_SDRAM.CS0_EN_RNO                      SB_LUT4      O        Out     0.449     13.226      -         
CS0_EN_set                                 Net          -        -       1.507     -           1         
U400_SDRAM.CS0_EN                          SB_DFFSR     D        In      -         14.733      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.838 is 3.506(23.6%) logic and 11.332(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          8 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       14 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        7 uses
SB_DFFSS        8 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         129 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 129 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 129 = 129 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 10:58:25 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	129
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	133
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	73
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	133/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.8 (sec)

Final Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	133/1280
    PLBs                        :	45/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 137.22 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 720
used logic cells: 133
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 720
used logic cells: 133
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 201 
I1212: Iteration  1 :    43 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Mar 01 11:01:32 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":122:0:122:5|Register bit CLK_EN is always 1.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 11:01:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 11:01:32 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 11:01:32 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 01 11:01:33 2025

###########################################################]
Pre-mapping Report

# Sat Mar 01 11:01:34 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     57   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 11:01:34 2025

###########################################################]
Map & Optimize Report

# Sat Mar 01 11:01:34 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.43ns		 126 /        57
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":122:0:122:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               57         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 01 11:01:35 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.687

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.8 MHz      12.500        13.187        -0.687     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  12.500      -0.687  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference     Type         Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.687
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.638
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.617
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.554
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       1.182 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       1.252 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       2.911 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFSR     Q       CPU_CYCLE_START      0.540       2.981 
U400_SDRAM.REFRESH              CLK80         SB_DFFR      Q       REFRESH              0.540       3.009 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       3.037 
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[0]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[2]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[3]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[4]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[5]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[6]     12.395       -0.687
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[1]     12.395       -0.680
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFE       D       SDRAM_COUNTER_lm[7]     12.395       -0.652
U400_SDRAM.BANK0_esr            CLK80         SB_DFFESR     E       N_124_0                 12.500       -0.546
U400_SDRAM.BANK1_esr            CLK80         SB_DFFESR     E       N_124_0                 12.500       -0.546
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.687

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
N_151_mux                                Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_4_0                                    Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_20_0                                   Net         -        -       1.371     -           3         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     O        Out     0.400     7.998       -         
N_21_0                                   Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     O        Out     0.449     9.818       -         
N_251_0_i                                Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_COUNTER_RNO[2]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[2]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[2]              SB_DFFE     D        In      -         13.082      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.687

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
N_151_mux                                Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_4_0                                    Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_20_0                                   Net         -        -       1.371     -           3         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     O        Out     0.400     7.998       -         
N_21_0                                   Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNO_0[0]        SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNO_0[0]        SB_LUT4     O        Out     0.449     9.818       -         
N_23_0                                   Net         -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[0]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFE     D        In      -         13.082      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.687

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
N_151_mux                                Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_4_0                                    Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_20_0                                   Net         -        -       1.371     -           3         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     O        Out     0.400     7.998       -         
N_21_0                                   Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     O        Out     0.449     9.818       -         
N_251_0_i                                Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_COUNTER_RNO[6]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[6]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFE     D        In      -         13.082      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.687

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[5] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
N_151_mux                                Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_4_0                                    Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_20_0                                   Net         -        -       1.371     -           3         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     O        Out     0.400     7.998       -         
N_21_0                                   Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     O        Out     0.449     9.818       -         
N_251_0_i                                Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_COUNTER_RNO[5]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[5]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFE     D        In      -         13.082      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.687

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[4] / D
    The start point is clocked by            CLK80 [rising] on pin C
    The end   point is clocked by            CLK80 [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net         -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4     O        Out     0.449     2.588       -         
N_151_mux                                Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIFAF21[2]     SB_LUT4     O        Out     0.449     4.408       -         
N_4_0                                    Net         -        -       1.371     -           10        
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI6C8G1[1]     SB_LUT4     O        Out     0.449     6.227       -         
N_20_0                                   Net         -        -       1.371     -           3         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNI8BGT2          SB_LUT4     O        Out     0.400     7.998       -         
N_21_0                                   Net         -        -       1.371     -           4         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     I0       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNITE1P5     SB_LUT4     O        Out     0.449     9.818       -         
N_251_0_i                                Net         -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[4]          SB_LUT4     I0       In      -         11.189      -         
U400_SDRAM.SDRAM_COUNTER_RNO[4]          SB_LUT4     O        Out     0.386     11.575      -         
SDRAM_COUNTER_lm[4]                      Net         -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFE     D        In      -         13.082      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.187 is 3.226(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFF          8 uses
SB_DFFE         9 uses
SB_DFFER        10 uses
SB_DFFESR       15 uses
SB_DFFESS       1 use
SB_DFFR         1 use
SB_DFFSR        6 uses
SB_DFFSS        7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         119 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   57 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 119 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 119 = 119 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 01 11:01:35 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	124
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	0
        LUT with CARRY   	:	2
    LogicCells                  :	124/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.9 (sec)

Final Design Statistics
    Number of LUTs      	:	124
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	124/1280
    PLBs                        :	50/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 141.51 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 724
used logic cells: 124
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 724
used logic cells: 124
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 193 
I1212: Iteration  1 :    36 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
11:09:16 AM
