Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.3 (win64) Build 3173277 Wed Apr  7 05:07:49 MDT 2021
| Date              : Sat Jun 12 01:04:21 2021
| Host              : DESKTOP-CHU98O4 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design            : NEXYS4_DDR
| Device            : xcvc1802-viva1596
| Speed File        : -1LHP  PRODUCTION 2.00 2021-03-24
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (785)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (785)
--------------------------------
 There are 785 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.187      -58.919                      9                 1824        0.001        0.000                      0                 1824        4.430        0.000                       0                   789  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               4.609        0.000                       0                     1  
  clk_out1_sys_clk        -12.187      -58.919                      9                 1751        0.166        0.000                      0                 1751        4.430        0.000                       0                   785  
  clkfbout_sys_clk                                                                                                                                                      4.600        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             4.609        0.000                       0                     1  
  clk_out1_sys_clk_1      -12.187      -58.918                      9                 1751        0.166        0.000                      0                 1751        4.430        0.000                       0                   785  
  clkfbout_sys_clk_1                                                                                                                                                    4.600        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk        -12.187      -58.919                      9                 1751        0.001        0.000                      0                 1751  
clk_out1_sys_clk    clk_out1_sys_clk_1      -12.187      -58.919                      9                 1751        0.001        0.000                      0                 1751  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          8.285        0.000                      0                   73        0.207        0.000                      0                   73  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          8.285        0.000                      0                   73        0.042        0.000                      0                   73  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        8.285        0.000                      0                   73        0.042        0.000                      0                   73  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        8.285        0.000                      0                   73        0.207        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            1.470         10.000      8.530      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            9  Failing Endpoints,  Worst Slack      -12.187ns,  Total Violation      -58.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.187ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        22.468ns  (logic 8.669ns (38.584%)  route 13.799ns (61.416%))
  Logic Levels:           66  (LOOKAHEAD8=26 LUT2=3 LUT3=2 LUT5=7 LUT6=9 LUTCY1=15 LUTCY2=4)
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 14.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.916ns (routing 0.622ns, distribution 3.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 f  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 f  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.463    17.179    csr_sqrt_elem_out[9][5]
    SLICE_X92Y189        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.041    17.220 r  csr_rdata[4]_i_306/O
                         net (fo=25, routed)          0.353    17.573    csr_rdata[4]_i_306_n_0
    SLICE_X94Y188        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067    17.640 r  csr_rdata[4]_i_593/O
                         net (fo=4, routed)           0.280    17.920    csr_rdata_reg[4]_i_299/I3
    SLICE_X92Y184        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113    18.033 r  csr_rdata_reg[4]_i_299/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    18.033    csr_rdata_reg[4]_i_299_n_3
    SLICE_X92Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234    18.267 r  csr_rdata_reg[4]_i_90/COUTH
                         net (fo=3, routed)           0.002    18.269    csr_rdata_reg[4]_i_90_n_3
    SLICE_X92Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.322 r  csr_rdata_reg[4]_i_16/COUTH
                         net (fo=113, routed)         0.486    18.808    csr_sqrt_elem_out[9][4]
    SLICE_X94Y184        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.188    18.996 f  csr_rdata[3]_i_624/O
                         net (fo=1, routed)           0.353    19.349    csr_rdata[3]_i_624_n_0
    SLICE_X95Y182        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.203    19.552 f  csr_rdata[3]_i_308/O
                         net (fo=13, routed)          0.221    19.773    csr_rdata_reg[3]_i_96/I3
    SLICE_X95Y181        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.889 r  csr_rdata_reg[3]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.889    csr_rdata_reg[3]_i_96_n_3
    SLICE_X95Y181        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.084 f  csr_rdata_reg[3]_i_16/COUTH
                         net (fo=118, routed)         0.652    20.736    csr_sqrt_elem_out[9][3]
    SLICE_X98Y184        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199    20.935 f  csr_rdata[2]_i_634/O
                         net (fo=1, routed)           0.258    21.193    csr_rdata[2]_i_634_n_0
    SLICE_X98Y184        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038    21.231 f  csr_rdata[2]_i_285/O
                         net (fo=10, routed)          0.383    21.614    csr_rdata_reg[2]_i_97/I3
    SLICE_X94Y183        LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    21.728 r  csr_rdata_reg[2]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.729    csr_rdata_reg[2]_i_97_n_3
    SLICE_X94Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    21.903 r  csr_rdata_reg[2]_i_16/COUTH
                         net (fo=127, routed)         0.596    22.499    csr_sqrt_elem_out[9][2]
    SLICE_X93Y184        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.185    22.684 f  csr_rdata[1]_i_871/O
                         net (fo=1, routed)           0.207    22.891    csr_rdata[1]_i_871_n_0
    SLICE_X94Y184        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.182    23.073 f  csr_rdata[1]_i_560/O
                         net (fo=6, routed)           0.365    23.438    csr_rdata_reg[1]_i_281/I3
    SLICE_X98Y182        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    23.568 f  csr_rdata_reg[1]_i_281/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    23.609    csr_rdata_reg[1]_i_281_n_0
    SLICE_X98Y182        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    23.797 f  csr_rdata_reg[1]_i_90/COUTH
                         net (fo=3, routed)           0.001    23.798    csr_rdata_reg[1]_i_90_n_3
    SLICE_X98Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    23.851 f  csr_rdata_reg[1]_i_16/COUTH
                         net (fo=84, routed)          0.563    24.414    csr_sqrt_elem_out[9][1]
    SLICE_X92Y181        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067    24.481 r  csr_rdata[0]_i_665/O
                         net (fo=8, routed)           0.300    24.781    csr_rdata[0]_i_665_n_0
    SLICE_X91Y180        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.208    24.989 r  csr_rdata[0]_i_649/O
                         net (fo=2, routed)           0.272    25.261    csr_rdata_reg[0]_i_339/I3
    SLICE_X90Y183        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    25.442 r  csr_rdata_reg[0]_i_339/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    25.488    csr_rdata_reg[0]_i_339_n_0
    SLICE_X90Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    25.707 r  csr_rdata_reg[0]_i_90/COUTH
                         net (fo=3, routed)           0.001    25.708    csr_rdata_reg[0]_i_90_n_3
    SLICE_X90Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    25.761 r  csr_rdata_reg[0]_i_16/COUTH
                         net (fo=1, routed)           0.407    26.168    udm/udm_controller/csr_sqrt_elem_out[9][0]
    SLICE_X92Y179        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    26.207 r  udm/udm_controller/csr_rdata[0]_i_7/O
                         net (fo=1, routed)           0.194    26.401    udm/udm_controller/csr_rdata[0]_i_7_n_0
    SLICE_X94Y179        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.041    26.442 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.044    26.486    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.104    26.590 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.082    26.672    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.916    14.058    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.592    14.650    
                         clock uncertainty           -0.165    14.486    
    SLICE_X94Y179        FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    14.485    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.672    
  -------------------------------------------------------------------
                         slack                                -12.187    

Slack (VIOLATED) :        -11.582ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.606ns (36.088%)  route 13.470ns (63.912%))
  Logic Levels:           55  (LOOKAHEAD8=21 LUT2=4 LUT5=8 LUT6=7 LUTCY1=12 LUTCY2=3)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.175ns (routing 0.622ns, distribution 2.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 r  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 r  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 f  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 f  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 f  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 f  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.409    19.025    csr_sqrt_elem_out[4][4]
    SLICE_X85Y176        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    19.157 r  csr_rdata[3]_i_236/O
                         net (fo=15, routed)          0.402    19.559    csr_rdata[3]_i_236_n_0
    SLICE_X81Y177        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    19.602 r  csr_rdata[3]_i_516/O
                         net (fo=5, routed)           0.349    19.951    csr_rdata_reg[3]_i_226/I3
    SLICE_X83Y173        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.103    20.054 r  csr_rdata_reg[3]_i_226/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    20.056    csr_rdata_reg[3]_i_226_n_3
    SLICE_X83Y173        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    20.299 f  csr_rdata_reg[3]_i_63/COUTH
                         net (fo=3, routed)           0.001    20.300    csr_rdata_reg[3]_i_63_n_3
    SLICE_X83Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    20.353 f  csr_rdata_reg[3]_i_13/COUTH
                         net (fo=118, routed)         0.762    21.115    csr_sqrt_elem_out[4][3]
    SLICE_X86Y181        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.112    21.227 f  csr_rdata[2]_i_528/O
                         net (fo=1, routed)           0.183    21.410    csr_rdata[2]_i_528_n_0
    SLICE_X86Y179        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.113    21.523 f  csr_rdata[2]_i_224/O
                         net (fo=10, routed)          0.371    21.894    csr_rdata_reg[2]_i_68/I3
    SLICE_X88Y177        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    22.010 r  csr_rdata_reg[2]_i_68/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    22.012    csr_rdata_reg[2]_i_68_n_3
    SLICE_X88Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    22.203 r  csr_rdata_reg[2]_i_13/COUTH
                         net (fo=127, routed)         0.765    22.968    csr_sqrt_elem_out[4][2]
    SLICE_X90Y174        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040    23.008 r  csr_rdata[1]_i_783/O
                         net (fo=1, routed)           0.179    23.187    csr_rdata[1]_i_783_n_0
    SLICE_X91Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.112    23.299 r  csr_rdata[1]_i_476/O
                         net (fo=6, routed)           0.349    23.648    csr_rdata_reg[1]_i_215/I3
    SLICE_X89Y176        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    23.773 r  csr_rdata_reg[1]_i_215/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    23.775    csr_rdata_reg[1]_i_215_n_3
    SLICE_X89Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    24.028 r  csr_rdata_reg[1]_i_63/COUTH
                         net (fo=3, routed)           0.002    24.030    csr_rdata_reg[1]_i_63_n_3
    SLICE_X89Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    24.083 r  csr_rdata_reg[1]_i_13/COUTH
                         net (fo=84, routed)          0.601    24.684    udm/udm_controller/csr_sqrt_elem_out[4][1]
    SLICE_X104Y169       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.066    24.750 r  udm/udm_controller/csr_rdata[1]_i_5/O
                         net (fo=1, routed)           0.192    24.942    udm/udm_controller/csr_rdata[1]_i_5_n_0
    SLICE_X104Y169       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185    25.127 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.107    25.234    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X104Y169       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.087    25.321 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.080    25.401    udm_n_17
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.175    13.317    clk_gen
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.668    13.985    
                         clock uncertainty           -0.165    13.821    
    SLICE_X104Y169       FDRE (Setup_GFF2_SLICEL_C_D)
                                                     -0.002    13.819    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -25.401    
  -------------------------------------------------------------------
                         slack                                -11.582    

Slack (VIOLATED) :        -9.863ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.524ns  (logic 6.752ns (34.583%)  route 12.772ns (65.417%))
  Logic Levels:           52  (LOOKAHEAD8=20 LUT2=3 LUT5=8 LUT6=6 LUTCY1=13 LUTCY2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          0.474    11.658    csr_sqrt_elem_out[2][9]
    SLICE_X77Y193        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133    11.791 f  csr_rdata[8]_i_173/O
                         net (fo=9, routed)           0.327    12.118    csr_rdata_reg[8]_i_51/I3
    SLICE_X80Y193        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.231 r  csr_rdata_reg[8]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.231    csr_rdata_reg[8]_i_51_n_3
    SLICE_X80Y193        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.426 r  csr_rdata_reg[8]_i_11/COUTH
                         net (fo=94, routed)          0.562    12.988    csr_sqrt_elem_out[2][8]
    SLICE_X83Y191        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113    13.101 r  csr_rdata[7]_i_349/O
                         net (fo=10, routed)          0.351    13.452    csr_rdata_reg[7]_i_162/I3
    SLICE_X81Y189        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.574 r  csr_rdata_reg[7]_i_162/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.576    csr_rdata_reg[7]_i_162_n_3
    SLICE_X81Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.819 r  csr_rdata_reg[7]_i_45/COUTH
                         net (fo=3, routed)           0.002    13.821    csr_rdata_reg[7]_i_45_n_3
    SLICE_X81Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    13.874 r  csr_rdata_reg[7]_i_11/COUTH
                         net (fo=87, routed)          0.444    14.318    csr_sqrt_elem_out[2][7]
    SLICE_X84Y189        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    14.517 r  csr_rdata[6]_i_359/O
                         net (fo=10, routed)          0.322    14.839    csr_rdata_reg[6]_i_160/I3
    SLICE_X82Y189        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    15.020 r  csr_rdata_reg[6]_i_160/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    15.066    csr_rdata_reg[6]_i_160_n_0
    SLICE_X82Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    15.285 r  csr_rdata_reg[6]_i_45/COUTH
                         net (fo=3, routed)           0.001    15.286    csr_rdata_reg[6]_i_45_n_3
    SLICE_X82Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.339 r  csr_rdata_reg[6]_i_11/COUTH
                         net (fo=117, routed)         0.591    15.930    csr_sqrt_elem_out[2][6]
    SLICE_X80Y186        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.042    15.972 r  csr_rdata[5]_i_361/O
                         net (fo=9, routed)           0.294    16.266    csr_rdata_reg[5]_i_164/I3
    SLICE_X82Y185        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    16.388 r  csr_rdata_reg[5]_i_164/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    16.389    csr_rdata_reg[5]_i_164_n_3
    SLICE_X82Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    16.642 f  csr_rdata_reg[5]_i_45/COUTH
                         net (fo=3, routed)           0.001    16.643    csr_rdata_reg[5]_i_45_n_3
    SLICE_X82Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    16.696 f  csr_rdata_reg[5]_i_11/COUTH
                         net (fo=106, routed)         0.546    17.242    csr_sqrt_elem_out[2][5]
    SLICE_X80Y188        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.041    17.283 r  csr_rdata[4]_i_191/O
                         net (fo=25, routed)          0.390    17.673    csr_rdata[4]_i_191_n_0
    SLICE_X84Y190        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    17.711 r  csr_rdata[4]_i_450/O
                         net (fo=5, routed)           0.348    18.059    csr_rdata_reg[4]_i_185/I3
    SLICE_X84Y184        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    18.175 r  csr_rdata_reg[4]_i_185/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    18.177    csr_rdata_reg[4]_i_185_n_3
    SLICE_X84Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    18.368 r  csr_rdata_reg[4]_i_45/COUTH
                         net (fo=3, routed)           0.002    18.370    csr_rdata_reg[4]_i_45_n_3
    SLICE_X84Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.423 r  csr_rdata_reg[4]_i_11/COUTH
                         net (fo=113, routed)         0.371    18.794    csr_sqrt_elem_out[2][4]
    SLICE_X80Y185        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.069    18.863 f  csr_rdata[3]_i_190/O
                         net (fo=15, routed)          0.478    19.341    csr_rdata[3]_i_190_n_0
    SLICE_X86Y187        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    19.453 f  csr_rdata[3]_i_195/O
                         net (fo=13, routed)          0.411    19.864    csr_rdata_reg[3]_i_51/I3
    SLICE_X85Y184        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.980 r  csr_rdata_reg[3]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.980    csr_rdata_reg[3]_i_51_n_3
    SLICE_X85Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.175 r  csr_rdata_reg[3]_i_11/COUTH
                         net (fo=118, routed)         0.582    20.757    csr_sqrt_elem_out[2][3]
    SLICE_X90Y186        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    20.826 f  csr_rdata[2]_i_182/O
                         net (fo=23, routed)          0.463    21.289    csr_rdata[2]_i_182_n_0
    SLICE_X83Y184        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.068    21.357 f  csr_rdata[2]_i_187/O
                         net (fo=10, routed)          0.370    21.727    csr_rdata_reg[2]_i_53/I3
    SLICE_X87Y188        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    21.846 r  csr_rdata_reg[2]_i_53/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.847    csr_rdata_reg[2]_i_53_n_3
    SLICE_X87Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    22.030 r  csr_rdata_reg[2]_i_11/COUTH
                         net (fo=127, routed)         0.622    22.652    udm/udm_controller/csr_sqrt_elem_out[2][2]
    SLICE_X97Y179        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.133    22.785 r  udm/udm_controller/csr_rdata[2]_i_4/O
                         net (fo=1, routed)           0.446    23.231    udm/udm_controller/csr_rdata[2]_i_4_n_0
    SLICE_X105Y171       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.112    23.343 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.254    23.597    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X105Y171       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.043    23.640 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.082    23.722    udm_n_16
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X105Y171       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -23.722    
  -------------------------------------------------------------------
                         slack                                 -9.863    

Slack (VIOLATED) :        -7.993ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        17.672ns  (logic 6.812ns (38.547%)  route 10.860ns (61.453%))
  Logic Levels:           45  (LOOKAHEAD8=16 LUT3=2 LUT5=8 LUT6=5 LUTCY1=11 LUTCY2=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 13.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.176ns (routing 0.622ns, distribution 2.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.520    16.193    csr_sqrt_elem_out[3][6]
    SLICE_X102Y171       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.182    16.375 r  csr_rdata[5]_i_542/O
                         net (fo=10, routed)          0.290    16.665    csr_rdata_reg[5]_i_336/I3
    SLICE_X101Y169       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.781 r  csr_rdata_reg[5]_i_336/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.781    csr_rdata_reg[5]_i_336_n_3
    SLICE_X101Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.976 r  csr_rdata_reg[5]_i_144/COUTH
                         net (fo=3, routed)           0.002    16.978    csr_rdata_reg[5]_i_144_n_3
    SLICE_X101Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.031 r  csr_rdata_reg[5]_i_36/COUTH
                         net (fo=3, routed)           0.002    17.033    csr_rdata_reg[5]_i_36_n_3
    SLICE_X101Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.086 r  csr_rdata_reg[5]_i_10/COUTH
                         net (fo=106, routed)         0.487    17.573    csr_sqrt_elem_out[3][5]
    SLICE_X102Y170       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.199    17.772 f  csr_rdata[4]_i_704/O
                         net (fo=1, routed)           0.189    17.961    csr_rdata[4]_i_704_n_0
    SLICE_X100Y170       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.112    18.073 f  csr_rdata[4]_i_422/O
                         net (fo=15, routed)          0.248    18.321    csr_rdata_reg[4]_i_163/I3
    SLICE_X100Y168       LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    18.435 r  csr_rdata_reg[4]_i_163/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    18.436    csr_rdata_reg[4]_i_163_n_3
    SLICE_X100Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    18.610 r  csr_rdata_reg[4]_i_36/COUTH
                         net (fo=3, routed)           0.002    18.612    csr_rdata_reg[4]_i_36_n_3
    SLICE_X100Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.665 r  csr_rdata_reg[4]_i_10/COUTH
                         net (fo=113, routed)         0.603    19.268    csr_sqrt_elem_out[3][4]
    SLICE_X102Y176       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.129    19.397 f  csr_rdata[3]_i_431/O
                         net (fo=1, routed)           0.180    19.577    csr_rdata[3]_i_431_n_0
    SLICE_X102Y176       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.184    19.761 f  csr_rdata[3]_i_172/O
                         net (fo=13, routed)          0.287    20.048    csr_rdata_reg[3]_i_42/I3
    SLICE_X103Y174       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    20.164 r  csr_rdata_reg[3]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    20.164    csr_rdata_reg[3]_i_42_n_3
    SLICE_X103Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.359 r  csr_rdata_reg[3]_i_10/COUTH
                         net (fo=118, routed)         0.687    21.046    udm/udm_controller/csr_sqrt_elem_out[3][3]
    SLICE_X94Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    21.115 r  udm/udm_controller/csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.278    21.393    udm/udm_controller/csr_rdata[3]_i_4_n_0
    SLICE_X94Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.112    21.505 r  udm/udm_controller/csr_rdata[3]_i_2/O
                         net (fo=1, routed)           0.173    21.678    udm/udm_controller/csr_rdata[3]_i_2_n_0
    SLICE_X94Y172        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    21.790 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.075    21.865    udm_n_15
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.176    13.318    clk_gen
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.720    14.039    
                         clock uncertainty           -0.165    13.874    
    SLICE_X94Y172        FDRE (Setup_DFF2_SLICEL_C_D)
                                                     -0.002    13.872    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -21.865    
  -------------------------------------------------------------------
                         slack                                 -7.993    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 5.991ns (37.427%)  route 10.016ns (62.573%))
  Logic Levels:           41  (LOOKAHEAD8=16 LUT2=1 LUT5=8 LUT6=4 LUTCY1=9 LUTCY2=3)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 13.736 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.594ns (routing 0.622ns, distribution 2.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 f  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 f  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 r  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 r  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 r  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 r  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.681    19.297    udm/udm_controller/csr_sqrt_elem_out[4][4]
    SLICE_X99Y168        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.185    19.482 r  udm/udm_controller/csr_rdata[4]_i_5/O
                         net (fo=1, routed)           0.266    19.748    udm/udm_controller/csr_rdata[4]_i_5_n_0
    SLICE_X99Y167        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.114    19.862 r  udm/udm_controller/csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.281    20.143    udm/udm_controller/csr_rdata[4]_i_2_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.113    20.256 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.076    20.332    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594    13.736    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism              0.668    14.404    
                         clock uncertainty           -0.165    14.240    
    SLICE_X99Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    14.237    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -20.332    
  -------------------------------------------------------------------
                         slack                                 -6.095    

Slack (VIOLATED) :        -4.759ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.294ns  (logic 5.499ns (38.471%)  route 8.795ns (61.529%))
  Logic Levels:           43  (LOOKAHEAD8=18 LUT5=7 LUT6=4 LUTCY1=12 LUTCY2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.170ns (routing 0.622ns, distribution 2.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 r  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 r  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.749    17.465    udm/udm_controller/csr_sqrt_elem_out[9][5]
    SLICE_X98Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135    17.600 r  udm/udm_controller/csr_rdata[5]_i_7/O
                         net (fo=1, routed)           0.439    18.039    udm/udm_controller/csr_rdata[5]_i_7_n_0
    SLICE_X99Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.042    18.081 r  udm/udm_controller/csr_rdata[5]_i_2/O
                         net (fo=1, routed)           0.297    18.378    udm/udm_controller/csr_rdata[5]_i_2_n_0
    SLICE_X102Y168       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    18.416 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.082    18.498    udm_n_13
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.170    13.312    clk_gen
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.592    13.904    
                         clock uncertainty           -0.165    13.740    
    SLICE_X102Y168       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.739    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                 -4.759    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 5.167ns (38.970%)  route 8.092ns (61.030%))
  Logic Levels:           31  (LOOKAHEAD8=10 LUT5=7 LUT6=3 LUTCY1=8 LUTCY2=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.640    16.313    udm/udm_controller/csr_sqrt_elem_out[3][6]
    SLICE_X103Y170       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.183    16.496 r  udm/udm_controller/csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.334    16.830    udm/udm_controller/csr_rdata[6]_i_4_n_0
    SLICE_X103Y169       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    16.962 r  udm/udm_controller/csr_rdata[6]_i_2/O
                         net (fo=1, routed)           0.200    17.162    udm/udm_controller/csr_rdata[6]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    17.370 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.082    17.452    udm_n_12
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X103Y169       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 4.095ns (35.795%)  route 7.345ns (64.205%))
  Logic Levels:           28  (LOOKAHEAD8=10 LUT5=6 LUT6=3 LUTCY1=7 LUTCY2=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.724    14.952    udm/udm_controller/csr_sqrt_elem_out[4][7]
    SLICE_X114Y171       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.067    15.019 r  udm/udm_controller/csr_rdata[7]_i_5/O
                         net (fo=1, routed)           0.312    15.331    udm/udm_controller/csr_rdata[7]_i_5_n_0
    SLICE_X110Y170       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.069    15.400 r  udm/udm_controller/csr_rdata[7]_i_2/O
                         net (fo=1, routed)           0.245    15.645    udm/udm_controller/csr_rdata[7]_i_2_n_0
    SLICE_X110Y170       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    15.683 r  udm/udm_controller/csr_rdata[7]_i_1/O
                         net (fo=1, routed)           0.082    15.765    udm_n_11
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/C
                         clock pessimism              0.668    13.982    
                         clock uncertainty           -0.165    13.818    
    SLICE_X110Y170       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.817    csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[6][8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 3.641ns (34.949%)  route 6.777ns (65.051%))
  Logic Levels:           25  (LOOKAHEAD8=10 LUT5=5 LUT6=3 LUTCY1=6 LUTCY2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.612ns (routing 0.722ns, distribution 2.890ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.612     4.211    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y189       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.126     4.337 r  csr_elem_in_reg[6][8]_replica/Q
                         net (fo=2, routed)           0.207     4.544    csr_rdata_reg[14]_i_283/I3
    SLICE_X114Y188       LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.129     4.673 r  csr_rdata_reg[14]_i_283/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046     4.719    csr_rdata_reg[14]_i_283_n_0
    SLICE_X114Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219     4.938 r  csr_rdata_reg[14]_i_192/COUTH
                         net (fo=3, routed)           0.001     4.939    csr_rdata_reg[14]_i_192_n_3
    SLICE_X114Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     4.992 r  csr_rdata_reg[14]_i_101/COUTH
                         net (fo=3, routed)           0.001     4.993    csr_rdata_reg[14]_i_101_n_3
    SLICE_X114Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     5.046 r  csr_rdata_reg[14]_i_28/COUTH
                         net (fo=78, routed)          0.362     5.408    csr_rdata_reg[13]_i_89/I2
    SLICE_X115Y190       LUTCY1 (Prop_H5LUT_SLICEM_I2_PROP)
                                                      0.168     5.576 r  csr_rdata_reg[13]_i_89/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.577    csr_rdata_reg[13]_i_89_n_3
    SLICE_X115Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183     5.760 r  csr_rdata_reg[13]_i_15/COUTH
                         net (fo=62, routed)          0.480     6.240    csr_sqrt_elem_out[6][13]
    SLICE_X112Y191       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.134     6.374 r  csr_rdata[12]_i_231/O
                         net (fo=9, routed)           0.354     6.728    csr_rdata_reg[12]_i_85/I3
    SLICE_X112Y187       LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     6.888 r  csr_rdata_reg[12]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.888    csr_rdata_reg[12]_i_85_n_3
    SLICE_X112Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     7.122 r  csr_rdata_reg[12]_i_15/COUTH
                         net (fo=80, routed)          0.399     7.521    csr_sqrt_elem_out[6][12]
    SLICE_X113Y186       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069     7.590 r  csr_rdata[11]_i_238/O
                         net (fo=9, routed)           0.295     7.885    csr_rdata_reg[11]_i_84/I3
    SLICE_X113Y190       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122     8.007 r  csr_rdata_reg[11]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.009    csr_rdata_reg[11]_i_84_n_3
    SLICE_X113Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243     8.252 r  csr_rdata_reg[11]_i_15/COUTH
                         net (fo=68, routed)          0.535     8.787    csr_sqrt_elem_out[6][11]
    SLICE_X114Y191       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.181     8.968 f  csr_rdata[10]_i_239/O
                         net (fo=9, routed)           0.233     9.201    csr_rdata_reg[10]_i_85/I3
    SLICE_X111Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     9.316 r  csr_rdata_reg[10]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.316    csr_rdata_reg[10]_i_85_n_3
    SLICE_X111Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     9.551 r  csr_rdata_reg[10]_i_15/COUTH
                         net (fo=86, routed)          0.490    10.041    csr_sqrt_elem_out[6][10]
    SLICE_X109Y189       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    10.108 f  csr_rdata[9]_i_238/O
                         net (fo=9, routed)           0.440    10.548    csr_rdata_reg[9]_i_84/I3
    SLICE_X115Y184       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.670 r  csr_rdata_reg[9]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.672    csr_rdata_reg[9]_i_84_n_3
    SLICE_X115Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    10.915 r  csr_rdata_reg[9]_i_15/COUTH
                         net (fo=70, routed)          0.570    11.485    csr_sqrt_elem_out[6][9]
    SLICE_X110Y189       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.112    11.597 r  csr_rdata[8]_i_451/O
                         net (fo=10, routed)          0.406    12.003    csr_rdata_reg[8]_i_232/I3
    SLICE_X114Y184       LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    12.119 r  csr_rdata_reg[8]_i_232/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    12.121    csr_rdata_reg[8]_i_232_n_3
    SLICE_X114Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    12.312 r  csr_rdata_reg[8]_i_81/COUTH
                         net (fo=3, routed)           0.001    12.313    csr_rdata_reg[8]_i_81_n_3
    SLICE_X114Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    12.366 r  csr_rdata_reg[8]_i_15/COUTH
                         net (fo=95, routed)          1.192    13.558    udm/udm_controller/csr_sqrt_elem_out[6][8]
    SLICE_X102Y188       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114    13.672 r  udm/udm_controller/csr_rdata[8]_i_6/O
                         net (fo=1, routed)           0.425    14.097    udm/udm_controller/csr_rdata[8]_i_6_n_0
    SLICE_X102Y169       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130    14.227 r  udm/udm_controller/csr_rdata[8]_i_2/O
                         net (fo=1, routed)           0.257    14.484    udm/udm_controller/csr_rdata[8]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.069    14.553 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.076    14.629    udm_n_10
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.592    13.897    
                         clock uncertainty           -0.165    13.733    
    SLICE_X103Y169       FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    13.730    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 3.537ns (37.620%)  route 5.865ns (62.380%))
  Logic Levels:           24  (LOOKAHEAD8=9 LUT5=4 LUT6=3 LUTCY1=7 LUTCY2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          1.314    12.498    udm/udm_controller/csr_sqrt_elem_out[2][9]
    SLICE_X109Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.215    12.713 r  udm/udm_controller/csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.283    12.996    udm/udm_controller/csr_rdata[9]_i_4_n_0
    SLICE_X111Y178       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.114    13.110 r  udm/udm_controller/csr_rdata[9]_i_2/O
                         net (fo=1, routed)           0.200    13.310    udm/udm_controller/csr_rdata[9]_i_2_n_0
    SLICE_X111Y178       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    13.518 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.082    13.600    udm_n_9
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.720    14.035    
                         clock uncertainty           -0.165    13.870    
    SLICE_X111Y178       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.868    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[9][30]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.058ns (14.684%)  route 0.337ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X107Y165       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y165       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.531 r  udm/udm_controller/bus_wdata_bo_reg[30]/Q
                         net (fo=14, routed)          0.337     2.868    udm_wdata[30]
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/C
                         clock pessimism             -0.603     2.658    
    SLICE_X101Y190       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     2.703    csr_elem_in_reg[9][30]_replica
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.116ns (30.851%)  route 0.260ns (69.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.409ns (routing 0.430ns, distribution 1.979ns)
  Clock Net Delay (Destination): 2.797ns (routing 0.527ns, distribution 2.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.409     2.746    clk_gen
    SLICE_X95Y166        FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.803 r  LED_reg[4]/Q
                         net (fo=2, routed)           0.223     3.026    udm/udm_controller/csr_rdata_reg[15][4]
    SLICE_X99Y167        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.029     3.055 r  udm/udm_controller/csr_rdata[4]_i_3/O
                         net (fo=1, routed)           0.008     3.063    udm/udm_controller/csr_rdata[4]_i_3_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.093 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.029     3.122    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.797     3.602    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism             -0.693     2.908    
    SLICE_X99Y167        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     2.952    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.161ns (28.699%)  route 0.400ns (71.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.414ns (routing 0.430ns, distribution 1.984ns)
  Clock Net Delay (Destination): 2.978ns (routing 0.527ns, distribution 2.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.414     2.751    clk_gen
    SLICE_X93Y179        FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y179        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.808 r  LED_reg[0]/Q
                         net (fo=2, routed)           0.219     3.027    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X94Y175        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.062     3.089 r  udm/udm_controller/csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.154     3.243    udm/udm_controller/csr_rdata[0]_i_3_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.042     3.285 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.027     3.312    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.978     3.783    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism             -0.693     3.089    
    SLICE_X94Y179        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     3.134    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.156ns (41.053%)  route 0.224ns (58.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.529 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=7, routed)           0.168     2.697    udm/udm_controller/udm_addr[19]
    SLICE_X104Y165       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     2.768 r  udm/udm_controller/bus_addr_bo[20]_i_2/O
                         net (fo=1, routed)           0.042     2.810    udm/udm_controller/bus_addr_bo[20]_i_2_n_0
    SLICE_X104Y165       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.029     2.839 r  udm/udm_controller/bus_addr_bo[20]_i_1/O
                         net (fo=1, routed)           0.014     2.853    udm/udm_controller/p_1_in[20]
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.723     2.629    
    SLICE_X104Y165       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.044     2.673    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[6][18]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Net Delay (Source):      2.133ns (routing 0.430ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.133     2.470    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.527 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=13, routed)          0.356     2.883    udm_wdata[18]
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/C
                         clock pessimism             -0.603     2.658    
    SLICE_X114Y189       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.702    csr_elem_in_reg[6][18]_replica
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[5][2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.058ns (23.482%)  route 0.189ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.210ns (routing 0.430ns, distribution 1.780ns)
  Clock Net Delay (Destination): 2.452ns (routing 0.527ns, distribution 1.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.210     2.547    udm/udm_controller/clk_out1
    SLICE_X108Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.058     2.605 r  udm/udm_controller/bus_wdata_bo_reg[2]/Q
                         net (fo=15, routed)          0.189     2.794    udm_wdata[2]
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.452     3.257    clk_gen
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/C
                         clock pessimism             -0.693     2.563    
    SLICE_X112Y170       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.607    csr_elem_in_reg[5][2]_replica
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.842%)  route 0.179ns (64.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=64, routed)          0.161     2.752    udm/udm_controller/state__0[0]
    SLICE_X103Y161       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.042     2.794 r  udm/udm_controller/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.018     2.812    udm/udm_controller/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.741     2.581    
    SLICE_X103Y161       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.044     2.625    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 udm/udm_controller/rx_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.119ns (34.593%)  route 0.225ns (65.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.213ns (routing 0.430ns, distribution 1.783ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.527ns, distribution 2.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.213     2.550    udm/udm_controller/clk_out1
    SLICE_X108Y162       FDRE                                         r  udm/udm_controller/rx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y162       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.058     2.608 r  udm/udm_controller/rx_req_reg/Q
                         net (fo=13, routed)          0.210     2.818    udm/udm_controller/rx_req_reg_n_0
    SLICE_X106Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.061     2.879 r  udm/udm_controller/bus_req_o_i_2/O
                         net (fo=1, routed)           0.015     2.894    udm/udm_controller/bus_req_o_i_2_n_0
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.546     3.351    udm/udm_controller/clk_out1
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism             -0.693     2.657    
    SLICE_X106Y161       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     2.702    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.106ns (29.944%)  route 0.248ns (70.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.527ns, distribution 2.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.219     2.810    udm/udm_controller/state__0[1]
    SLICE_X105Y165       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.048     2.858 r  udm/udm_controller/bus_addr_bo[13]_i_1/O
                         net (fo=1, routed)           0.029     2.887    udm/udm_controller/p_1_in[13]
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.534     3.339    udm/udm_controller/clk_out1
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism             -0.693     2.645    
    SLICE_X105Y165       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     2.689    udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.066ns (22.222%)  route 0.231ns (77.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      2.128ns (routing 0.430ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.527ns, distribution 1.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.128     2.465    udm/udm_controller/clk_out1
    SLICE_X103Y160       FDRE                                         r  udm/udm_controller/tr_length_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y160       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.521 r  udm/udm_controller/tr_length_reg[24]/Q
                         net (fo=5, routed)           0.204     2.725    udm/udm_controller/tr_length_reg_n_0_[24]
    SLICE_X102Y157       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.010     2.735 r  udm/udm_controller/tr_length[16]_i_1/O
                         net (fo=1, routed)           0.027     2.762    udm/udm_controller/p_0_in[16]
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.438     3.243    udm/udm_controller/clk_out1
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
                         clock pessimism             -0.723     2.519    
    SLICE_X102Y157       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.564    udm/udm_controller/tr_length_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.961         10.000      8.039      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.961         10.000      8.039      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
Min Period        n/a     BUFGCE/I                 n/a            1.470         10.000      8.530      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME5/CLKOUT0           n/a            1.470         10.000      8.530      MMCM_X8Y0       sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X93Y179   LED_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X116Y188  LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X102Y169  LED_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X116Y188  LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X102Y169  LED_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X116Y188  LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
Low Pulse Width   Fast    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
Low Pulse Width   Slow    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
Low Pulse Width   Fast    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
Low Pulse Width   Slow    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
Low Pulse Width   Fast    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X80Y166   csr_elem_in_reg[1][25]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X80Y166   csr_elem_in_reg[1][26]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X80Y166   csr_elem_in_reg[1][28]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X113Y155  udm/uart_rx/clk_counter_reg[0]/C
High Pulse Width  Slow    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
High Pulse Width  Slow    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
High Pulse Width  Fast    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
High Pulse Width  Fast    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
High Pulse Width  Slow    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
High Pulse Width  Fast    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            1.470         10.000      8.530      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            1.470         10.000      8.530      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            1.470         10.000      8.530      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
Low Pulse Width   Fast    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
Low Pulse Width   Slow    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            1.470         10.000      8.530      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X8Y0  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            9  Failing Endpoints,  Worst Slack      -12.187ns,  Total Violation      -58.918ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.187ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        22.468ns  (logic 8.669ns (38.584%)  route 13.799ns (61.416%))
  Logic Levels:           66  (LOOKAHEAD8=26 LUT2=3 LUT3=2 LUT5=7 LUT6=9 LUTCY1=15 LUTCY2=4)
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 14.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.916ns (routing 0.622ns, distribution 3.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 f  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 f  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.463    17.179    csr_sqrt_elem_out[9][5]
    SLICE_X92Y189        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.041    17.220 r  csr_rdata[4]_i_306/O
                         net (fo=25, routed)          0.353    17.573    csr_rdata[4]_i_306_n_0
    SLICE_X94Y188        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067    17.640 r  csr_rdata[4]_i_593/O
                         net (fo=4, routed)           0.280    17.920    csr_rdata_reg[4]_i_299/I3
    SLICE_X92Y184        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113    18.033 r  csr_rdata_reg[4]_i_299/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    18.033    csr_rdata_reg[4]_i_299_n_3
    SLICE_X92Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234    18.267 r  csr_rdata_reg[4]_i_90/COUTH
                         net (fo=3, routed)           0.002    18.269    csr_rdata_reg[4]_i_90_n_3
    SLICE_X92Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.322 r  csr_rdata_reg[4]_i_16/COUTH
                         net (fo=113, routed)         0.486    18.808    csr_sqrt_elem_out[9][4]
    SLICE_X94Y184        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.188    18.996 f  csr_rdata[3]_i_624/O
                         net (fo=1, routed)           0.353    19.349    csr_rdata[3]_i_624_n_0
    SLICE_X95Y182        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.203    19.552 f  csr_rdata[3]_i_308/O
                         net (fo=13, routed)          0.221    19.773    csr_rdata_reg[3]_i_96/I3
    SLICE_X95Y181        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.889 r  csr_rdata_reg[3]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.889    csr_rdata_reg[3]_i_96_n_3
    SLICE_X95Y181        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.084 f  csr_rdata_reg[3]_i_16/COUTH
                         net (fo=118, routed)         0.652    20.736    csr_sqrt_elem_out[9][3]
    SLICE_X98Y184        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199    20.935 f  csr_rdata[2]_i_634/O
                         net (fo=1, routed)           0.258    21.193    csr_rdata[2]_i_634_n_0
    SLICE_X98Y184        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038    21.231 f  csr_rdata[2]_i_285/O
                         net (fo=10, routed)          0.383    21.614    csr_rdata_reg[2]_i_97/I3
    SLICE_X94Y183        LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    21.728 r  csr_rdata_reg[2]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.729    csr_rdata_reg[2]_i_97_n_3
    SLICE_X94Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    21.903 r  csr_rdata_reg[2]_i_16/COUTH
                         net (fo=127, routed)         0.596    22.499    csr_sqrt_elem_out[9][2]
    SLICE_X93Y184        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.185    22.684 f  csr_rdata[1]_i_871/O
                         net (fo=1, routed)           0.207    22.891    csr_rdata[1]_i_871_n_0
    SLICE_X94Y184        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.182    23.073 f  csr_rdata[1]_i_560/O
                         net (fo=6, routed)           0.365    23.438    csr_rdata_reg[1]_i_281/I3
    SLICE_X98Y182        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    23.568 f  csr_rdata_reg[1]_i_281/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    23.609    csr_rdata_reg[1]_i_281_n_0
    SLICE_X98Y182        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    23.797 f  csr_rdata_reg[1]_i_90/COUTH
                         net (fo=3, routed)           0.001    23.798    csr_rdata_reg[1]_i_90_n_3
    SLICE_X98Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    23.851 f  csr_rdata_reg[1]_i_16/COUTH
                         net (fo=84, routed)          0.563    24.414    csr_sqrt_elem_out[9][1]
    SLICE_X92Y181        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067    24.481 r  csr_rdata[0]_i_665/O
                         net (fo=8, routed)           0.300    24.781    csr_rdata[0]_i_665_n_0
    SLICE_X91Y180        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.208    24.989 r  csr_rdata[0]_i_649/O
                         net (fo=2, routed)           0.272    25.261    csr_rdata_reg[0]_i_339/I3
    SLICE_X90Y183        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    25.442 r  csr_rdata_reg[0]_i_339/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    25.488    csr_rdata_reg[0]_i_339_n_0
    SLICE_X90Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    25.707 r  csr_rdata_reg[0]_i_90/COUTH
                         net (fo=3, routed)           0.001    25.708    csr_rdata_reg[0]_i_90_n_3
    SLICE_X90Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    25.761 r  csr_rdata_reg[0]_i_16/COUTH
                         net (fo=1, routed)           0.407    26.168    udm/udm_controller/csr_sqrt_elem_out[9][0]
    SLICE_X92Y179        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    26.207 r  udm/udm_controller/csr_rdata[0]_i_7/O
                         net (fo=1, routed)           0.194    26.401    udm/udm_controller/csr_rdata[0]_i_7_n_0
    SLICE_X94Y179        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.041    26.442 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.044    26.486    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.104    26.590 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.082    26.672    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.916    14.058    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.592    14.650    
                         clock uncertainty           -0.165    14.486    
    SLICE_X94Y179        FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    14.485    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.672    
  -------------------------------------------------------------------
                         slack                                -12.187    

Slack (VIOLATED) :        -11.582ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.606ns (36.088%)  route 13.470ns (63.912%))
  Logic Levels:           55  (LOOKAHEAD8=21 LUT2=4 LUT5=8 LUT6=7 LUTCY1=12 LUTCY2=3)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.175ns (routing 0.622ns, distribution 2.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 r  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 r  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 f  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 f  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 f  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 f  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.409    19.025    csr_sqrt_elem_out[4][4]
    SLICE_X85Y176        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    19.157 r  csr_rdata[3]_i_236/O
                         net (fo=15, routed)          0.402    19.559    csr_rdata[3]_i_236_n_0
    SLICE_X81Y177        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    19.602 r  csr_rdata[3]_i_516/O
                         net (fo=5, routed)           0.349    19.951    csr_rdata_reg[3]_i_226/I3
    SLICE_X83Y173        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.103    20.054 r  csr_rdata_reg[3]_i_226/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    20.056    csr_rdata_reg[3]_i_226_n_3
    SLICE_X83Y173        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    20.299 f  csr_rdata_reg[3]_i_63/COUTH
                         net (fo=3, routed)           0.001    20.300    csr_rdata_reg[3]_i_63_n_3
    SLICE_X83Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    20.353 f  csr_rdata_reg[3]_i_13/COUTH
                         net (fo=118, routed)         0.762    21.115    csr_sqrt_elem_out[4][3]
    SLICE_X86Y181        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.112    21.227 f  csr_rdata[2]_i_528/O
                         net (fo=1, routed)           0.183    21.410    csr_rdata[2]_i_528_n_0
    SLICE_X86Y179        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.113    21.523 f  csr_rdata[2]_i_224/O
                         net (fo=10, routed)          0.371    21.894    csr_rdata_reg[2]_i_68/I3
    SLICE_X88Y177        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    22.010 r  csr_rdata_reg[2]_i_68/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    22.012    csr_rdata_reg[2]_i_68_n_3
    SLICE_X88Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    22.203 r  csr_rdata_reg[2]_i_13/COUTH
                         net (fo=127, routed)         0.765    22.968    csr_sqrt_elem_out[4][2]
    SLICE_X90Y174        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040    23.008 r  csr_rdata[1]_i_783/O
                         net (fo=1, routed)           0.179    23.187    csr_rdata[1]_i_783_n_0
    SLICE_X91Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.112    23.299 r  csr_rdata[1]_i_476/O
                         net (fo=6, routed)           0.349    23.648    csr_rdata_reg[1]_i_215/I3
    SLICE_X89Y176        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    23.773 r  csr_rdata_reg[1]_i_215/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    23.775    csr_rdata_reg[1]_i_215_n_3
    SLICE_X89Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    24.028 r  csr_rdata_reg[1]_i_63/COUTH
                         net (fo=3, routed)           0.002    24.030    csr_rdata_reg[1]_i_63_n_3
    SLICE_X89Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    24.083 r  csr_rdata_reg[1]_i_13/COUTH
                         net (fo=84, routed)          0.601    24.684    udm/udm_controller/csr_sqrt_elem_out[4][1]
    SLICE_X104Y169       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.066    24.750 r  udm/udm_controller/csr_rdata[1]_i_5/O
                         net (fo=1, routed)           0.192    24.942    udm/udm_controller/csr_rdata[1]_i_5_n_0
    SLICE_X104Y169       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185    25.127 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.107    25.234    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X104Y169       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.087    25.321 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.080    25.401    udm_n_17
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.175    13.317    clk_gen
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.668    13.985    
                         clock uncertainty           -0.165    13.821    
    SLICE_X104Y169       FDRE (Setup_GFF2_SLICEL_C_D)
                                                     -0.002    13.819    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -25.401    
  -------------------------------------------------------------------
                         slack                                -11.582    

Slack (VIOLATED) :        -9.863ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.524ns  (logic 6.752ns (34.583%)  route 12.772ns (65.417%))
  Logic Levels:           52  (LOOKAHEAD8=20 LUT2=3 LUT5=8 LUT6=6 LUTCY1=13 LUTCY2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          0.474    11.658    csr_sqrt_elem_out[2][9]
    SLICE_X77Y193        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133    11.791 f  csr_rdata[8]_i_173/O
                         net (fo=9, routed)           0.327    12.118    csr_rdata_reg[8]_i_51/I3
    SLICE_X80Y193        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.231 r  csr_rdata_reg[8]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.231    csr_rdata_reg[8]_i_51_n_3
    SLICE_X80Y193        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.426 r  csr_rdata_reg[8]_i_11/COUTH
                         net (fo=94, routed)          0.562    12.988    csr_sqrt_elem_out[2][8]
    SLICE_X83Y191        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113    13.101 r  csr_rdata[7]_i_349/O
                         net (fo=10, routed)          0.351    13.452    csr_rdata_reg[7]_i_162/I3
    SLICE_X81Y189        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.574 r  csr_rdata_reg[7]_i_162/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.576    csr_rdata_reg[7]_i_162_n_3
    SLICE_X81Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.819 r  csr_rdata_reg[7]_i_45/COUTH
                         net (fo=3, routed)           0.002    13.821    csr_rdata_reg[7]_i_45_n_3
    SLICE_X81Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    13.874 r  csr_rdata_reg[7]_i_11/COUTH
                         net (fo=87, routed)          0.444    14.318    csr_sqrt_elem_out[2][7]
    SLICE_X84Y189        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    14.517 r  csr_rdata[6]_i_359/O
                         net (fo=10, routed)          0.322    14.839    csr_rdata_reg[6]_i_160/I3
    SLICE_X82Y189        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    15.020 r  csr_rdata_reg[6]_i_160/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    15.066    csr_rdata_reg[6]_i_160_n_0
    SLICE_X82Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    15.285 r  csr_rdata_reg[6]_i_45/COUTH
                         net (fo=3, routed)           0.001    15.286    csr_rdata_reg[6]_i_45_n_3
    SLICE_X82Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.339 r  csr_rdata_reg[6]_i_11/COUTH
                         net (fo=117, routed)         0.591    15.930    csr_sqrt_elem_out[2][6]
    SLICE_X80Y186        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.042    15.972 r  csr_rdata[5]_i_361/O
                         net (fo=9, routed)           0.294    16.266    csr_rdata_reg[5]_i_164/I3
    SLICE_X82Y185        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    16.388 r  csr_rdata_reg[5]_i_164/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    16.389    csr_rdata_reg[5]_i_164_n_3
    SLICE_X82Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    16.642 f  csr_rdata_reg[5]_i_45/COUTH
                         net (fo=3, routed)           0.001    16.643    csr_rdata_reg[5]_i_45_n_3
    SLICE_X82Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    16.696 f  csr_rdata_reg[5]_i_11/COUTH
                         net (fo=106, routed)         0.546    17.242    csr_sqrt_elem_out[2][5]
    SLICE_X80Y188        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.041    17.283 r  csr_rdata[4]_i_191/O
                         net (fo=25, routed)          0.390    17.673    csr_rdata[4]_i_191_n_0
    SLICE_X84Y190        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    17.711 r  csr_rdata[4]_i_450/O
                         net (fo=5, routed)           0.348    18.059    csr_rdata_reg[4]_i_185/I3
    SLICE_X84Y184        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    18.175 r  csr_rdata_reg[4]_i_185/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    18.177    csr_rdata_reg[4]_i_185_n_3
    SLICE_X84Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    18.368 r  csr_rdata_reg[4]_i_45/COUTH
                         net (fo=3, routed)           0.002    18.370    csr_rdata_reg[4]_i_45_n_3
    SLICE_X84Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.423 r  csr_rdata_reg[4]_i_11/COUTH
                         net (fo=113, routed)         0.371    18.794    csr_sqrt_elem_out[2][4]
    SLICE_X80Y185        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.069    18.863 f  csr_rdata[3]_i_190/O
                         net (fo=15, routed)          0.478    19.341    csr_rdata[3]_i_190_n_0
    SLICE_X86Y187        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    19.453 f  csr_rdata[3]_i_195/O
                         net (fo=13, routed)          0.411    19.864    csr_rdata_reg[3]_i_51/I3
    SLICE_X85Y184        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.980 r  csr_rdata_reg[3]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.980    csr_rdata_reg[3]_i_51_n_3
    SLICE_X85Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.175 r  csr_rdata_reg[3]_i_11/COUTH
                         net (fo=118, routed)         0.582    20.757    csr_sqrt_elem_out[2][3]
    SLICE_X90Y186        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    20.826 f  csr_rdata[2]_i_182/O
                         net (fo=23, routed)          0.463    21.289    csr_rdata[2]_i_182_n_0
    SLICE_X83Y184        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.068    21.357 f  csr_rdata[2]_i_187/O
                         net (fo=10, routed)          0.370    21.727    csr_rdata_reg[2]_i_53/I3
    SLICE_X87Y188        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    21.846 r  csr_rdata_reg[2]_i_53/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.847    csr_rdata_reg[2]_i_53_n_3
    SLICE_X87Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    22.030 r  csr_rdata_reg[2]_i_11/COUTH
                         net (fo=127, routed)         0.622    22.652    udm/udm_controller/csr_sqrt_elem_out[2][2]
    SLICE_X97Y179        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.133    22.785 r  udm/udm_controller/csr_rdata[2]_i_4/O
                         net (fo=1, routed)           0.446    23.231    udm/udm_controller/csr_rdata[2]_i_4_n_0
    SLICE_X105Y171       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.112    23.343 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.254    23.597    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X105Y171       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.043    23.640 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.082    23.722    udm_n_16
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X105Y171       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -23.722    
  -------------------------------------------------------------------
                         slack                                 -9.863    

Slack (VIOLATED) :        -7.993ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        17.672ns  (logic 6.812ns (38.547%)  route 10.860ns (61.453%))
  Logic Levels:           45  (LOOKAHEAD8=16 LUT3=2 LUT5=8 LUT6=5 LUTCY1=11 LUTCY2=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 13.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.176ns (routing 0.622ns, distribution 2.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.520    16.193    csr_sqrt_elem_out[3][6]
    SLICE_X102Y171       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.182    16.375 r  csr_rdata[5]_i_542/O
                         net (fo=10, routed)          0.290    16.665    csr_rdata_reg[5]_i_336/I3
    SLICE_X101Y169       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.781 r  csr_rdata_reg[5]_i_336/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.781    csr_rdata_reg[5]_i_336_n_3
    SLICE_X101Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.976 r  csr_rdata_reg[5]_i_144/COUTH
                         net (fo=3, routed)           0.002    16.978    csr_rdata_reg[5]_i_144_n_3
    SLICE_X101Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.031 r  csr_rdata_reg[5]_i_36/COUTH
                         net (fo=3, routed)           0.002    17.033    csr_rdata_reg[5]_i_36_n_3
    SLICE_X101Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.086 r  csr_rdata_reg[5]_i_10/COUTH
                         net (fo=106, routed)         0.487    17.573    csr_sqrt_elem_out[3][5]
    SLICE_X102Y170       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.199    17.772 f  csr_rdata[4]_i_704/O
                         net (fo=1, routed)           0.189    17.961    csr_rdata[4]_i_704_n_0
    SLICE_X100Y170       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.112    18.073 f  csr_rdata[4]_i_422/O
                         net (fo=15, routed)          0.248    18.321    csr_rdata_reg[4]_i_163/I3
    SLICE_X100Y168       LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    18.435 r  csr_rdata_reg[4]_i_163/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    18.436    csr_rdata_reg[4]_i_163_n_3
    SLICE_X100Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    18.610 r  csr_rdata_reg[4]_i_36/COUTH
                         net (fo=3, routed)           0.002    18.612    csr_rdata_reg[4]_i_36_n_3
    SLICE_X100Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.665 r  csr_rdata_reg[4]_i_10/COUTH
                         net (fo=113, routed)         0.603    19.268    csr_sqrt_elem_out[3][4]
    SLICE_X102Y176       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.129    19.397 f  csr_rdata[3]_i_431/O
                         net (fo=1, routed)           0.180    19.577    csr_rdata[3]_i_431_n_0
    SLICE_X102Y176       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.184    19.761 f  csr_rdata[3]_i_172/O
                         net (fo=13, routed)          0.287    20.048    csr_rdata_reg[3]_i_42/I3
    SLICE_X103Y174       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    20.164 r  csr_rdata_reg[3]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    20.164    csr_rdata_reg[3]_i_42_n_3
    SLICE_X103Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.359 r  csr_rdata_reg[3]_i_10/COUTH
                         net (fo=118, routed)         0.687    21.046    udm/udm_controller/csr_sqrt_elem_out[3][3]
    SLICE_X94Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    21.115 r  udm/udm_controller/csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.278    21.393    udm/udm_controller/csr_rdata[3]_i_4_n_0
    SLICE_X94Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.112    21.505 r  udm/udm_controller/csr_rdata[3]_i_2/O
                         net (fo=1, routed)           0.173    21.678    udm/udm_controller/csr_rdata[3]_i_2_n_0
    SLICE_X94Y172        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    21.790 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.075    21.865    udm_n_15
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.176    13.318    clk_gen
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.720    14.039    
                         clock uncertainty           -0.165    13.874    
    SLICE_X94Y172        FDRE (Setup_DFF2_SLICEL_C_D)
                                                     -0.002    13.872    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -21.865    
  -------------------------------------------------------------------
                         slack                                 -7.993    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 5.991ns (37.427%)  route 10.016ns (62.573%))
  Logic Levels:           41  (LOOKAHEAD8=16 LUT2=1 LUT5=8 LUT6=4 LUTCY1=9 LUTCY2=3)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 13.736 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.594ns (routing 0.622ns, distribution 2.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 f  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 f  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 r  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 r  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 r  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 r  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.681    19.297    udm/udm_controller/csr_sqrt_elem_out[4][4]
    SLICE_X99Y168        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.185    19.482 r  udm/udm_controller/csr_rdata[4]_i_5/O
                         net (fo=1, routed)           0.266    19.748    udm/udm_controller/csr_rdata[4]_i_5_n_0
    SLICE_X99Y167        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.114    19.862 r  udm/udm_controller/csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.281    20.143    udm/udm_controller/csr_rdata[4]_i_2_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.113    20.256 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.076    20.332    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594    13.736    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism              0.668    14.404    
                         clock uncertainty           -0.165    14.240    
    SLICE_X99Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    14.237    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -20.332    
  -------------------------------------------------------------------
                         slack                                 -6.095    

Slack (VIOLATED) :        -4.759ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.294ns  (logic 5.499ns (38.471%)  route 8.795ns (61.529%))
  Logic Levels:           43  (LOOKAHEAD8=18 LUT5=7 LUT6=4 LUTCY1=12 LUTCY2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.170ns (routing 0.622ns, distribution 2.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 r  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 r  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.749    17.465    udm/udm_controller/csr_sqrt_elem_out[9][5]
    SLICE_X98Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135    17.600 r  udm/udm_controller/csr_rdata[5]_i_7/O
                         net (fo=1, routed)           0.439    18.039    udm/udm_controller/csr_rdata[5]_i_7_n_0
    SLICE_X99Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.042    18.081 r  udm/udm_controller/csr_rdata[5]_i_2/O
                         net (fo=1, routed)           0.297    18.378    udm/udm_controller/csr_rdata[5]_i_2_n_0
    SLICE_X102Y168       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    18.416 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.082    18.498    udm_n_13
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.170    13.312    clk_gen
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.592    13.904    
                         clock uncertainty           -0.165    13.740    
    SLICE_X102Y168       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.739    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                 -4.759    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 5.167ns (38.970%)  route 8.092ns (61.030%))
  Logic Levels:           31  (LOOKAHEAD8=10 LUT5=7 LUT6=3 LUTCY1=8 LUTCY2=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.640    16.313    udm/udm_controller/csr_sqrt_elem_out[3][6]
    SLICE_X103Y170       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.183    16.496 r  udm/udm_controller/csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.334    16.830    udm/udm_controller/csr_rdata[6]_i_4_n_0
    SLICE_X103Y169       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    16.962 r  udm/udm_controller/csr_rdata[6]_i_2/O
                         net (fo=1, routed)           0.200    17.162    udm/udm_controller/csr_rdata[6]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    17.370 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.082    17.452    udm_n_12
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X103Y169       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 4.095ns (35.795%)  route 7.345ns (64.205%))
  Logic Levels:           28  (LOOKAHEAD8=10 LUT5=6 LUT6=3 LUTCY1=7 LUTCY2=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.724    14.952    udm/udm_controller/csr_sqrt_elem_out[4][7]
    SLICE_X114Y171       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.067    15.019 r  udm/udm_controller/csr_rdata[7]_i_5/O
                         net (fo=1, routed)           0.312    15.331    udm/udm_controller/csr_rdata[7]_i_5_n_0
    SLICE_X110Y170       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.069    15.400 r  udm/udm_controller/csr_rdata[7]_i_2/O
                         net (fo=1, routed)           0.245    15.645    udm/udm_controller/csr_rdata[7]_i_2_n_0
    SLICE_X110Y170       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    15.683 r  udm/udm_controller/csr_rdata[7]_i_1/O
                         net (fo=1, routed)           0.082    15.765    udm_n_11
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/C
                         clock pessimism              0.668    13.982    
                         clock uncertainty           -0.165    13.818    
    SLICE_X110Y170       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.817    csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[6][8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 3.641ns (34.949%)  route 6.777ns (65.051%))
  Logic Levels:           25  (LOOKAHEAD8=10 LUT5=5 LUT6=3 LUTCY1=6 LUTCY2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.612ns (routing 0.722ns, distribution 2.890ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.612     4.211    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y189       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.126     4.337 r  csr_elem_in_reg[6][8]_replica/Q
                         net (fo=2, routed)           0.207     4.544    csr_rdata_reg[14]_i_283/I3
    SLICE_X114Y188       LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.129     4.673 r  csr_rdata_reg[14]_i_283/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046     4.719    csr_rdata_reg[14]_i_283_n_0
    SLICE_X114Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219     4.938 r  csr_rdata_reg[14]_i_192/COUTH
                         net (fo=3, routed)           0.001     4.939    csr_rdata_reg[14]_i_192_n_3
    SLICE_X114Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     4.992 r  csr_rdata_reg[14]_i_101/COUTH
                         net (fo=3, routed)           0.001     4.993    csr_rdata_reg[14]_i_101_n_3
    SLICE_X114Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     5.046 r  csr_rdata_reg[14]_i_28/COUTH
                         net (fo=78, routed)          0.362     5.408    csr_rdata_reg[13]_i_89/I2
    SLICE_X115Y190       LUTCY1 (Prop_H5LUT_SLICEM_I2_PROP)
                                                      0.168     5.576 r  csr_rdata_reg[13]_i_89/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.577    csr_rdata_reg[13]_i_89_n_3
    SLICE_X115Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183     5.760 r  csr_rdata_reg[13]_i_15/COUTH
                         net (fo=62, routed)          0.480     6.240    csr_sqrt_elem_out[6][13]
    SLICE_X112Y191       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.134     6.374 r  csr_rdata[12]_i_231/O
                         net (fo=9, routed)           0.354     6.728    csr_rdata_reg[12]_i_85/I3
    SLICE_X112Y187       LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     6.888 r  csr_rdata_reg[12]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.888    csr_rdata_reg[12]_i_85_n_3
    SLICE_X112Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     7.122 r  csr_rdata_reg[12]_i_15/COUTH
                         net (fo=80, routed)          0.399     7.521    csr_sqrt_elem_out[6][12]
    SLICE_X113Y186       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069     7.590 r  csr_rdata[11]_i_238/O
                         net (fo=9, routed)           0.295     7.885    csr_rdata_reg[11]_i_84/I3
    SLICE_X113Y190       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122     8.007 r  csr_rdata_reg[11]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.009    csr_rdata_reg[11]_i_84_n_3
    SLICE_X113Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243     8.252 r  csr_rdata_reg[11]_i_15/COUTH
                         net (fo=68, routed)          0.535     8.787    csr_sqrt_elem_out[6][11]
    SLICE_X114Y191       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.181     8.968 f  csr_rdata[10]_i_239/O
                         net (fo=9, routed)           0.233     9.201    csr_rdata_reg[10]_i_85/I3
    SLICE_X111Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     9.316 r  csr_rdata_reg[10]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.316    csr_rdata_reg[10]_i_85_n_3
    SLICE_X111Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     9.551 r  csr_rdata_reg[10]_i_15/COUTH
                         net (fo=86, routed)          0.490    10.041    csr_sqrt_elem_out[6][10]
    SLICE_X109Y189       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    10.108 f  csr_rdata[9]_i_238/O
                         net (fo=9, routed)           0.440    10.548    csr_rdata_reg[9]_i_84/I3
    SLICE_X115Y184       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.670 r  csr_rdata_reg[9]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.672    csr_rdata_reg[9]_i_84_n_3
    SLICE_X115Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    10.915 r  csr_rdata_reg[9]_i_15/COUTH
                         net (fo=70, routed)          0.570    11.485    csr_sqrt_elem_out[6][9]
    SLICE_X110Y189       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.112    11.597 r  csr_rdata[8]_i_451/O
                         net (fo=10, routed)          0.406    12.003    csr_rdata_reg[8]_i_232/I3
    SLICE_X114Y184       LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    12.119 r  csr_rdata_reg[8]_i_232/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    12.121    csr_rdata_reg[8]_i_232_n_3
    SLICE_X114Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    12.312 r  csr_rdata_reg[8]_i_81/COUTH
                         net (fo=3, routed)           0.001    12.313    csr_rdata_reg[8]_i_81_n_3
    SLICE_X114Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    12.366 r  csr_rdata_reg[8]_i_15/COUTH
                         net (fo=95, routed)          1.192    13.558    udm/udm_controller/csr_sqrt_elem_out[6][8]
    SLICE_X102Y188       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114    13.672 r  udm/udm_controller/csr_rdata[8]_i_6/O
                         net (fo=1, routed)           0.425    14.097    udm/udm_controller/csr_rdata[8]_i_6_n_0
    SLICE_X102Y169       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130    14.227 r  udm/udm_controller/csr_rdata[8]_i_2/O
                         net (fo=1, routed)           0.257    14.484    udm/udm_controller/csr_rdata[8]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.069    14.553 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.076    14.629    udm_n_10
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.592    13.897    
                         clock uncertainty           -0.165    13.733    
    SLICE_X103Y169       FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    13.730    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 3.537ns (37.620%)  route 5.865ns (62.380%))
  Logic Levels:           24  (LOOKAHEAD8=9 LUT5=4 LUT6=3 LUTCY1=7 LUTCY2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          1.314    12.498    udm/udm_controller/csr_sqrt_elem_out[2][9]
    SLICE_X109Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.215    12.713 r  udm/udm_controller/csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.283    12.996    udm/udm_controller/csr_rdata[9]_i_4_n_0
    SLICE_X111Y178       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.114    13.110 r  udm/udm_controller/csr_rdata[9]_i_2/O
                         net (fo=1, routed)           0.200    13.310    udm/udm_controller/csr_rdata[9]_i_2_n_0
    SLICE_X111Y178       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    13.518 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.082    13.600    udm_n_9
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.720    14.035    
                         clock uncertainty           -0.165    13.870    
    SLICE_X111Y178       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.868    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[9][30]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.058ns (14.684%)  route 0.337ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X107Y165       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y165       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.531 r  udm/udm_controller/bus_wdata_bo_reg[30]/Q
                         net (fo=14, routed)          0.337     2.868    udm_wdata[30]
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/C
                         clock pessimism             -0.603     2.658    
    SLICE_X101Y190       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     2.703    csr_elem_in_reg[9][30]_replica
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.116ns (30.851%)  route 0.260ns (69.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.409ns (routing 0.430ns, distribution 1.979ns)
  Clock Net Delay (Destination): 2.797ns (routing 0.527ns, distribution 2.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.409     2.746    clk_gen
    SLICE_X95Y166        FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.803 r  LED_reg[4]/Q
                         net (fo=2, routed)           0.223     3.026    udm/udm_controller/csr_rdata_reg[15][4]
    SLICE_X99Y167        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.029     3.055 r  udm/udm_controller/csr_rdata[4]_i_3/O
                         net (fo=1, routed)           0.008     3.063    udm/udm_controller/csr_rdata[4]_i_3_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.093 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.029     3.122    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.797     3.602    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism             -0.693     2.908    
    SLICE_X99Y167        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     2.952    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.161ns (28.699%)  route 0.400ns (71.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.414ns (routing 0.430ns, distribution 1.984ns)
  Clock Net Delay (Destination): 2.978ns (routing 0.527ns, distribution 2.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.414     2.751    clk_gen
    SLICE_X93Y179        FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y179        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.808 r  LED_reg[0]/Q
                         net (fo=2, routed)           0.219     3.027    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X94Y175        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.062     3.089 r  udm/udm_controller/csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.154     3.243    udm/udm_controller/csr_rdata[0]_i_3_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.042     3.285 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.027     3.312    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.978     3.783    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism             -0.693     3.089    
    SLICE_X94Y179        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     3.134    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.156ns (41.053%)  route 0.224ns (58.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.529 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=7, routed)           0.168     2.697    udm/udm_controller/udm_addr[19]
    SLICE_X104Y165       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     2.768 r  udm/udm_controller/bus_addr_bo[20]_i_2/O
                         net (fo=1, routed)           0.042     2.810    udm/udm_controller/bus_addr_bo[20]_i_2_n_0
    SLICE_X104Y165       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.029     2.839 r  udm/udm_controller/bus_addr_bo[20]_i_1/O
                         net (fo=1, routed)           0.014     2.853    udm/udm_controller/p_1_in[20]
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.723     2.629    
    SLICE_X104Y165       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.044     2.673    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[6][18]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Net Delay (Source):      2.133ns (routing 0.430ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.133     2.470    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.527 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=13, routed)          0.356     2.883    udm_wdata[18]
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/C
                         clock pessimism             -0.603     2.658    
    SLICE_X114Y189       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.702    csr_elem_in_reg[6][18]_replica
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[5][2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.058ns (23.482%)  route 0.189ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.210ns (routing 0.430ns, distribution 1.780ns)
  Clock Net Delay (Destination): 2.452ns (routing 0.527ns, distribution 1.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.210     2.547    udm/udm_controller/clk_out1
    SLICE_X108Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.058     2.605 r  udm/udm_controller/bus_wdata_bo_reg[2]/Q
                         net (fo=15, routed)          0.189     2.794    udm_wdata[2]
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.452     3.257    clk_gen
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/C
                         clock pessimism             -0.693     2.563    
    SLICE_X112Y170       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.607    csr_elem_in_reg[5][2]_replica
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.842%)  route 0.179ns (64.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=64, routed)          0.161     2.752    udm/udm_controller/state__0[0]
    SLICE_X103Y161       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.042     2.794 r  udm/udm_controller/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.018     2.812    udm/udm_controller/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.741     2.581    
    SLICE_X103Y161       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.044     2.625    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 udm/udm_controller/rx_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.119ns (34.593%)  route 0.225ns (65.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.213ns (routing 0.430ns, distribution 1.783ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.527ns, distribution 2.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.213     2.550    udm/udm_controller/clk_out1
    SLICE_X108Y162       FDRE                                         r  udm/udm_controller/rx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y162       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.058     2.608 r  udm/udm_controller/rx_req_reg/Q
                         net (fo=13, routed)          0.210     2.818    udm/udm_controller/rx_req_reg_n_0
    SLICE_X106Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.061     2.879 r  udm/udm_controller/bus_req_o_i_2/O
                         net (fo=1, routed)           0.015     2.894    udm/udm_controller/bus_req_o_i_2_n_0
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.546     3.351    udm/udm_controller/clk_out1
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism             -0.693     2.657    
    SLICE_X106Y161       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     2.702    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.106ns (29.944%)  route 0.248ns (70.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.527ns, distribution 2.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.219     2.810    udm/udm_controller/state__0[1]
    SLICE_X105Y165       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.048     2.858 r  udm/udm_controller/bus_addr_bo[13]_i_1/O
                         net (fo=1, routed)           0.029     2.887    udm/udm_controller/p_1_in[13]
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.534     3.339    udm/udm_controller/clk_out1
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism             -0.693     2.645    
    SLICE_X105Y165       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     2.689    udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.066ns (22.222%)  route 0.231ns (77.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      2.128ns (routing 0.430ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.527ns, distribution 1.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.128     2.465    udm/udm_controller/clk_out1
    SLICE_X103Y160       FDRE                                         r  udm/udm_controller/tr_length_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y160       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.521 r  udm/udm_controller/tr_length_reg[24]/Q
                         net (fo=5, routed)           0.204     2.725    udm/udm_controller/tr_length_reg_n_0_[24]
    SLICE_X102Y157       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.010     2.735 r  udm/udm_controller/tr_length[16]_i_1/O
                         net (fo=1, routed)           0.027     2.762    udm/udm_controller/p_0_in[16]
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.438     3.243    udm/udm_controller/clk_out1
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
                         clock pessimism             -0.723     2.519    
    SLICE_X102Y157       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.564    udm/udm_controller/tr_length_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.961         10.000      8.039      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.961         10.000      8.039      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
Min Period        n/a     BUFGCE/I                 n/a            1.470         10.000      8.530      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME5/CLKOUT0           n/a            1.470         10.000      8.530      MMCM_X8Y0       sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X93Y179   LED_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X116Y188  LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X102Y169  LED_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X116Y188  LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X102Y169  LED_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.550         10.000      9.450      SLICE_X116Y188  LED_reg[11]_lopt_replica/C
Low Pulse Width   Slow    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
Low Pulse Width   Fast    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
Low Pulse Width   Slow    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
Low Pulse Width   Fast    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
Low Pulse Width   Slow    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
Low Pulse Width   Fast    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X80Y166   csr_elem_in_reg[1][25]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X80Y166   csr_elem_in_reg[1][26]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X80Y166   csr_elem_in_reg[1][28]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X113Y155  udm/uart_rx/clk_counter_reg[0]/C
High Pulse Width  Slow    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
High Pulse Width  Slow    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
High Pulse Width  Fast    RAMB36E5_INT/CLKARDCLKL  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKL
High Pulse Width  Fast    RAMB36E5_INT/CLKARDCLKU  n/a            0.570         5.000       4.430      RAMB36_X2Y41    testmem/ram_reg_bram_0/CLKARDCLKU
High Pulse Width  Slow    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
High Pulse Width  Fast    BUFGCE/I                 n/a            0.400         5.000       4.600      BUFGCE_X8Y14    sys_clk/inst/clkout1_buf/I
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         5.000       4.725      SLICE_X81Y164   csr_elem_in_reg[1][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            1.470         10.000      8.530      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            1.470         10.000      8.530      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            1.470         10.000      8.530      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
Low Pulse Width   Fast    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
Low Pulse Width   Slow    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.400         5.000       4.600      BUFGCE_X8Y12  sys_clk/inst/clkf_buf/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     sys_clk/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            9  Failing Endpoints,  Worst Slack      -12.187ns,  Total Violation      -58.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.187ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        22.468ns  (logic 8.669ns (38.584%)  route 13.799ns (61.416%))
  Logic Levels:           66  (LOOKAHEAD8=26 LUT2=3 LUT3=2 LUT5=7 LUT6=9 LUTCY1=15 LUTCY2=4)
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 14.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.916ns (routing 0.622ns, distribution 3.294ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 f  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 f  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.463    17.179    csr_sqrt_elem_out[9][5]
    SLICE_X92Y189        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.041    17.220 r  csr_rdata[4]_i_306/O
                         net (fo=25, routed)          0.353    17.573    csr_rdata[4]_i_306_n_0
    SLICE_X94Y188        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067    17.640 r  csr_rdata[4]_i_593/O
                         net (fo=4, routed)           0.280    17.920    csr_rdata_reg[4]_i_299/I3
    SLICE_X92Y184        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113    18.033 r  csr_rdata_reg[4]_i_299/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    18.033    csr_rdata_reg[4]_i_299_n_3
    SLICE_X92Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234    18.267 r  csr_rdata_reg[4]_i_90/COUTH
                         net (fo=3, routed)           0.002    18.269    csr_rdata_reg[4]_i_90_n_3
    SLICE_X92Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.322 r  csr_rdata_reg[4]_i_16/COUTH
                         net (fo=113, routed)         0.486    18.808    csr_sqrt_elem_out[9][4]
    SLICE_X94Y184        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.188    18.996 f  csr_rdata[3]_i_624/O
                         net (fo=1, routed)           0.353    19.349    csr_rdata[3]_i_624_n_0
    SLICE_X95Y182        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.203    19.552 f  csr_rdata[3]_i_308/O
                         net (fo=13, routed)          0.221    19.773    csr_rdata_reg[3]_i_96/I3
    SLICE_X95Y181        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.889 r  csr_rdata_reg[3]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.889    csr_rdata_reg[3]_i_96_n_3
    SLICE_X95Y181        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.084 f  csr_rdata_reg[3]_i_16/COUTH
                         net (fo=118, routed)         0.652    20.736    csr_sqrt_elem_out[9][3]
    SLICE_X98Y184        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199    20.935 f  csr_rdata[2]_i_634/O
                         net (fo=1, routed)           0.258    21.193    csr_rdata[2]_i_634_n_0
    SLICE_X98Y184        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038    21.231 f  csr_rdata[2]_i_285/O
                         net (fo=10, routed)          0.383    21.614    csr_rdata_reg[2]_i_97/I3
    SLICE_X94Y183        LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    21.728 r  csr_rdata_reg[2]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.729    csr_rdata_reg[2]_i_97_n_3
    SLICE_X94Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    21.903 r  csr_rdata_reg[2]_i_16/COUTH
                         net (fo=127, routed)         0.596    22.499    csr_sqrt_elem_out[9][2]
    SLICE_X93Y184        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.185    22.684 f  csr_rdata[1]_i_871/O
                         net (fo=1, routed)           0.207    22.891    csr_rdata[1]_i_871_n_0
    SLICE_X94Y184        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.182    23.073 f  csr_rdata[1]_i_560/O
                         net (fo=6, routed)           0.365    23.438    csr_rdata_reg[1]_i_281/I3
    SLICE_X98Y182        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    23.568 f  csr_rdata_reg[1]_i_281/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    23.609    csr_rdata_reg[1]_i_281_n_0
    SLICE_X98Y182        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    23.797 f  csr_rdata_reg[1]_i_90/COUTH
                         net (fo=3, routed)           0.001    23.798    csr_rdata_reg[1]_i_90_n_3
    SLICE_X98Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    23.851 f  csr_rdata_reg[1]_i_16/COUTH
                         net (fo=84, routed)          0.563    24.414    csr_sqrt_elem_out[9][1]
    SLICE_X92Y181        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067    24.481 r  csr_rdata[0]_i_665/O
                         net (fo=8, routed)           0.300    24.781    csr_rdata[0]_i_665_n_0
    SLICE_X91Y180        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.208    24.989 r  csr_rdata[0]_i_649/O
                         net (fo=2, routed)           0.272    25.261    csr_rdata_reg[0]_i_339/I3
    SLICE_X90Y183        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    25.442 r  csr_rdata_reg[0]_i_339/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    25.488    csr_rdata_reg[0]_i_339_n_0
    SLICE_X90Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    25.707 r  csr_rdata_reg[0]_i_90/COUTH
                         net (fo=3, routed)           0.001    25.708    csr_rdata_reg[0]_i_90_n_3
    SLICE_X90Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    25.761 r  csr_rdata_reg[0]_i_16/COUTH
                         net (fo=1, routed)           0.407    26.168    udm/udm_controller/csr_sqrt_elem_out[9][0]
    SLICE_X92Y179        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    26.207 r  udm/udm_controller/csr_rdata[0]_i_7/O
                         net (fo=1, routed)           0.194    26.401    udm/udm_controller/csr_rdata[0]_i_7_n_0
    SLICE_X94Y179        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.041    26.442 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.044    26.486    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.104    26.590 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.082    26.672    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.916    14.058    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.592    14.650    
                         clock uncertainty           -0.165    14.486    
    SLICE_X94Y179        FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    14.485    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.672    
  -------------------------------------------------------------------
                         slack                                -12.187    

Slack (VIOLATED) :        -11.582ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.606ns (36.088%)  route 13.470ns (63.912%))
  Logic Levels:           55  (LOOKAHEAD8=21 LUT2=4 LUT5=8 LUT6=7 LUTCY1=12 LUTCY2=3)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.175ns (routing 0.622ns, distribution 2.553ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 r  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 r  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 f  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 f  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 f  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 f  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.409    19.025    csr_sqrt_elem_out[4][4]
    SLICE_X85Y176        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    19.157 r  csr_rdata[3]_i_236/O
                         net (fo=15, routed)          0.402    19.559    csr_rdata[3]_i_236_n_0
    SLICE_X81Y177        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    19.602 r  csr_rdata[3]_i_516/O
                         net (fo=5, routed)           0.349    19.951    csr_rdata_reg[3]_i_226/I3
    SLICE_X83Y173        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.103    20.054 r  csr_rdata_reg[3]_i_226/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    20.056    csr_rdata_reg[3]_i_226_n_3
    SLICE_X83Y173        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    20.299 f  csr_rdata_reg[3]_i_63/COUTH
                         net (fo=3, routed)           0.001    20.300    csr_rdata_reg[3]_i_63_n_3
    SLICE_X83Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    20.353 f  csr_rdata_reg[3]_i_13/COUTH
                         net (fo=118, routed)         0.762    21.115    csr_sqrt_elem_out[4][3]
    SLICE_X86Y181        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.112    21.227 f  csr_rdata[2]_i_528/O
                         net (fo=1, routed)           0.183    21.410    csr_rdata[2]_i_528_n_0
    SLICE_X86Y179        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.113    21.523 f  csr_rdata[2]_i_224/O
                         net (fo=10, routed)          0.371    21.894    csr_rdata_reg[2]_i_68/I3
    SLICE_X88Y177        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    22.010 r  csr_rdata_reg[2]_i_68/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    22.012    csr_rdata_reg[2]_i_68_n_3
    SLICE_X88Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    22.203 r  csr_rdata_reg[2]_i_13/COUTH
                         net (fo=127, routed)         0.765    22.968    csr_sqrt_elem_out[4][2]
    SLICE_X90Y174        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040    23.008 r  csr_rdata[1]_i_783/O
                         net (fo=1, routed)           0.179    23.187    csr_rdata[1]_i_783_n_0
    SLICE_X91Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.112    23.299 r  csr_rdata[1]_i_476/O
                         net (fo=6, routed)           0.349    23.648    csr_rdata_reg[1]_i_215/I3
    SLICE_X89Y176        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    23.773 r  csr_rdata_reg[1]_i_215/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    23.775    csr_rdata_reg[1]_i_215_n_3
    SLICE_X89Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    24.028 r  csr_rdata_reg[1]_i_63/COUTH
                         net (fo=3, routed)           0.002    24.030    csr_rdata_reg[1]_i_63_n_3
    SLICE_X89Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    24.083 r  csr_rdata_reg[1]_i_13/COUTH
                         net (fo=84, routed)          0.601    24.684    udm/udm_controller/csr_sqrt_elem_out[4][1]
    SLICE_X104Y169       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.066    24.750 r  udm/udm_controller/csr_rdata[1]_i_5/O
                         net (fo=1, routed)           0.192    24.942    udm/udm_controller/csr_rdata[1]_i_5_n_0
    SLICE_X104Y169       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185    25.127 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.107    25.234    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X104Y169       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.087    25.321 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.080    25.401    udm_n_17
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.175    13.317    clk_gen
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.668    13.985    
                         clock uncertainty           -0.165    13.821    
    SLICE_X104Y169       FDRE (Setup_GFF2_SLICEL_C_D)
                                                     -0.002    13.819    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -25.401    
  -------------------------------------------------------------------
                         slack                                -11.582    

Slack (VIOLATED) :        -9.863ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        19.524ns  (logic 6.752ns (34.583%)  route 12.772ns (65.417%))
  Logic Levels:           52  (LOOKAHEAD8=20 LUT2=3 LUT5=8 LUT6=6 LUTCY1=13 LUTCY2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          0.474    11.658    csr_sqrt_elem_out[2][9]
    SLICE_X77Y193        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133    11.791 f  csr_rdata[8]_i_173/O
                         net (fo=9, routed)           0.327    12.118    csr_rdata_reg[8]_i_51/I3
    SLICE_X80Y193        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.231 r  csr_rdata_reg[8]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.231    csr_rdata_reg[8]_i_51_n_3
    SLICE_X80Y193        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.426 r  csr_rdata_reg[8]_i_11/COUTH
                         net (fo=94, routed)          0.562    12.988    csr_sqrt_elem_out[2][8]
    SLICE_X83Y191        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113    13.101 r  csr_rdata[7]_i_349/O
                         net (fo=10, routed)          0.351    13.452    csr_rdata_reg[7]_i_162/I3
    SLICE_X81Y189        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.574 r  csr_rdata_reg[7]_i_162/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.576    csr_rdata_reg[7]_i_162_n_3
    SLICE_X81Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.819 r  csr_rdata_reg[7]_i_45/COUTH
                         net (fo=3, routed)           0.002    13.821    csr_rdata_reg[7]_i_45_n_3
    SLICE_X81Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    13.874 r  csr_rdata_reg[7]_i_11/COUTH
                         net (fo=87, routed)          0.444    14.318    csr_sqrt_elem_out[2][7]
    SLICE_X84Y189        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    14.517 r  csr_rdata[6]_i_359/O
                         net (fo=10, routed)          0.322    14.839    csr_rdata_reg[6]_i_160/I3
    SLICE_X82Y189        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    15.020 r  csr_rdata_reg[6]_i_160/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    15.066    csr_rdata_reg[6]_i_160_n_0
    SLICE_X82Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    15.285 r  csr_rdata_reg[6]_i_45/COUTH
                         net (fo=3, routed)           0.001    15.286    csr_rdata_reg[6]_i_45_n_3
    SLICE_X82Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.339 r  csr_rdata_reg[6]_i_11/COUTH
                         net (fo=117, routed)         0.591    15.930    csr_sqrt_elem_out[2][6]
    SLICE_X80Y186        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.042    15.972 r  csr_rdata[5]_i_361/O
                         net (fo=9, routed)           0.294    16.266    csr_rdata_reg[5]_i_164/I3
    SLICE_X82Y185        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    16.388 r  csr_rdata_reg[5]_i_164/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    16.389    csr_rdata_reg[5]_i_164_n_3
    SLICE_X82Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    16.642 f  csr_rdata_reg[5]_i_45/COUTH
                         net (fo=3, routed)           0.001    16.643    csr_rdata_reg[5]_i_45_n_3
    SLICE_X82Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    16.696 f  csr_rdata_reg[5]_i_11/COUTH
                         net (fo=106, routed)         0.546    17.242    csr_sqrt_elem_out[2][5]
    SLICE_X80Y188        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.041    17.283 r  csr_rdata[4]_i_191/O
                         net (fo=25, routed)          0.390    17.673    csr_rdata[4]_i_191_n_0
    SLICE_X84Y190        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    17.711 r  csr_rdata[4]_i_450/O
                         net (fo=5, routed)           0.348    18.059    csr_rdata_reg[4]_i_185/I3
    SLICE_X84Y184        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    18.175 r  csr_rdata_reg[4]_i_185/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    18.177    csr_rdata_reg[4]_i_185_n_3
    SLICE_X84Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    18.368 r  csr_rdata_reg[4]_i_45/COUTH
                         net (fo=3, routed)           0.002    18.370    csr_rdata_reg[4]_i_45_n_3
    SLICE_X84Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.423 r  csr_rdata_reg[4]_i_11/COUTH
                         net (fo=113, routed)         0.371    18.794    csr_sqrt_elem_out[2][4]
    SLICE_X80Y185        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.069    18.863 f  csr_rdata[3]_i_190/O
                         net (fo=15, routed)          0.478    19.341    csr_rdata[3]_i_190_n_0
    SLICE_X86Y187        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    19.453 f  csr_rdata[3]_i_195/O
                         net (fo=13, routed)          0.411    19.864    csr_rdata_reg[3]_i_51/I3
    SLICE_X85Y184        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.980 r  csr_rdata_reg[3]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.980    csr_rdata_reg[3]_i_51_n_3
    SLICE_X85Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.175 r  csr_rdata_reg[3]_i_11/COUTH
                         net (fo=118, routed)         0.582    20.757    csr_sqrt_elem_out[2][3]
    SLICE_X90Y186        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    20.826 f  csr_rdata[2]_i_182/O
                         net (fo=23, routed)          0.463    21.289    csr_rdata[2]_i_182_n_0
    SLICE_X83Y184        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.068    21.357 f  csr_rdata[2]_i_187/O
                         net (fo=10, routed)          0.370    21.727    csr_rdata_reg[2]_i_53/I3
    SLICE_X87Y188        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    21.846 r  csr_rdata_reg[2]_i_53/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.847    csr_rdata_reg[2]_i_53_n_3
    SLICE_X87Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    22.030 r  csr_rdata_reg[2]_i_11/COUTH
                         net (fo=127, routed)         0.622    22.652    udm/udm_controller/csr_sqrt_elem_out[2][2]
    SLICE_X97Y179        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.133    22.785 r  udm/udm_controller/csr_rdata[2]_i_4/O
                         net (fo=1, routed)           0.446    23.231    udm/udm_controller/csr_rdata[2]_i_4_n_0
    SLICE_X105Y171       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.112    23.343 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.254    23.597    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X105Y171       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.043    23.640 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.082    23.722    udm_n_16
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X105Y171       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -23.722    
  -------------------------------------------------------------------
                         slack                                 -9.863    

Slack (VIOLATED) :        -7.993ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        17.672ns  (logic 6.812ns (38.547%)  route 10.860ns (61.453%))
  Logic Levels:           45  (LOOKAHEAD8=16 LUT3=2 LUT5=8 LUT6=5 LUTCY1=11 LUTCY2=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 13.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.176ns (routing 0.622ns, distribution 2.554ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.520    16.193    csr_sqrt_elem_out[3][6]
    SLICE_X102Y171       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.182    16.375 r  csr_rdata[5]_i_542/O
                         net (fo=10, routed)          0.290    16.665    csr_rdata_reg[5]_i_336/I3
    SLICE_X101Y169       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.781 r  csr_rdata_reg[5]_i_336/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.781    csr_rdata_reg[5]_i_336_n_3
    SLICE_X101Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.976 r  csr_rdata_reg[5]_i_144/COUTH
                         net (fo=3, routed)           0.002    16.978    csr_rdata_reg[5]_i_144_n_3
    SLICE_X101Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.031 r  csr_rdata_reg[5]_i_36/COUTH
                         net (fo=3, routed)           0.002    17.033    csr_rdata_reg[5]_i_36_n_3
    SLICE_X101Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.086 r  csr_rdata_reg[5]_i_10/COUTH
                         net (fo=106, routed)         0.487    17.573    csr_sqrt_elem_out[3][5]
    SLICE_X102Y170       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.199    17.772 f  csr_rdata[4]_i_704/O
                         net (fo=1, routed)           0.189    17.961    csr_rdata[4]_i_704_n_0
    SLICE_X100Y170       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.112    18.073 f  csr_rdata[4]_i_422/O
                         net (fo=15, routed)          0.248    18.321    csr_rdata_reg[4]_i_163/I3
    SLICE_X100Y168       LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    18.435 r  csr_rdata_reg[4]_i_163/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    18.436    csr_rdata_reg[4]_i_163_n_3
    SLICE_X100Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    18.610 r  csr_rdata_reg[4]_i_36/COUTH
                         net (fo=3, routed)           0.002    18.612    csr_rdata_reg[4]_i_36_n_3
    SLICE_X100Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.665 r  csr_rdata_reg[4]_i_10/COUTH
                         net (fo=113, routed)         0.603    19.268    csr_sqrt_elem_out[3][4]
    SLICE_X102Y176       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.129    19.397 f  csr_rdata[3]_i_431/O
                         net (fo=1, routed)           0.180    19.577    csr_rdata[3]_i_431_n_0
    SLICE_X102Y176       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.184    19.761 f  csr_rdata[3]_i_172/O
                         net (fo=13, routed)          0.287    20.048    csr_rdata_reg[3]_i_42/I3
    SLICE_X103Y174       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    20.164 r  csr_rdata_reg[3]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    20.164    csr_rdata_reg[3]_i_42_n_3
    SLICE_X103Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.359 r  csr_rdata_reg[3]_i_10/COUTH
                         net (fo=118, routed)         0.687    21.046    udm/udm_controller/csr_sqrt_elem_out[3][3]
    SLICE_X94Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    21.115 r  udm/udm_controller/csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.278    21.393    udm/udm_controller/csr_rdata[3]_i_4_n_0
    SLICE_X94Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.112    21.505 r  udm/udm_controller/csr_rdata[3]_i_2/O
                         net (fo=1, routed)           0.173    21.678    udm/udm_controller/csr_rdata[3]_i_2_n_0
    SLICE_X94Y172        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    21.790 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.075    21.865    udm_n_15
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.176    13.318    clk_gen
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.720    14.039    
                         clock uncertainty           -0.165    13.874    
    SLICE_X94Y172        FDRE (Setup_DFF2_SLICEL_C_D)
                                                     -0.002    13.872    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -21.865    
  -------------------------------------------------------------------
                         slack                                 -7.993    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 5.991ns (37.427%)  route 10.016ns (62.573%))
  Logic Levels:           41  (LOOKAHEAD8=16 LUT2=1 LUT5=8 LUT6=4 LUTCY1=9 LUTCY2=3)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 13.736 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.594ns (routing 0.622ns, distribution 2.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 f  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 f  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 r  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 r  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 r  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 r  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.681    19.297    udm/udm_controller/csr_sqrt_elem_out[4][4]
    SLICE_X99Y168        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.185    19.482 r  udm/udm_controller/csr_rdata[4]_i_5/O
                         net (fo=1, routed)           0.266    19.748    udm/udm_controller/csr_rdata[4]_i_5_n_0
    SLICE_X99Y167        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.114    19.862 r  udm/udm_controller/csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.281    20.143    udm/udm_controller/csr_rdata[4]_i_2_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.113    20.256 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.076    20.332    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594    13.736    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism              0.668    14.404    
                         clock uncertainty           -0.165    14.240    
    SLICE_X99Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    14.237    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -20.332    
  -------------------------------------------------------------------
                         slack                                 -6.095    

Slack (VIOLATED) :        -4.759ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        14.294ns  (logic 5.499ns (38.471%)  route 8.795ns (61.529%))
  Logic Levels:           43  (LOOKAHEAD8=18 LUT5=7 LUT6=4 LUTCY1=12 LUTCY2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.170ns (routing 0.622ns, distribution 2.548ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 r  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 r  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.749    17.465    udm/udm_controller/csr_sqrt_elem_out[9][5]
    SLICE_X98Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135    17.600 r  udm/udm_controller/csr_rdata[5]_i_7/O
                         net (fo=1, routed)           0.439    18.039    udm/udm_controller/csr_rdata[5]_i_7_n_0
    SLICE_X99Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.042    18.081 r  udm/udm_controller/csr_rdata[5]_i_2/O
                         net (fo=1, routed)           0.297    18.378    udm/udm_controller/csr_rdata[5]_i_2_n_0
    SLICE_X102Y168       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    18.416 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.082    18.498    udm_n_13
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.170    13.312    clk_gen
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.592    13.904    
                         clock uncertainty           -0.165    13.740    
    SLICE_X102Y168       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.739    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                 -4.759    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 5.167ns (38.970%)  route 8.092ns (61.030%))
  Logic Levels:           31  (LOOKAHEAD8=10 LUT5=7 LUT6=3 LUTCY1=8 LUTCY2=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.640    16.313    udm/udm_controller/csr_sqrt_elem_out[3][6]
    SLICE_X103Y170       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.183    16.496 r  udm/udm_controller/csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.334    16.830    udm/udm_controller/csr_rdata[6]_i_4_n_0
    SLICE_X103Y169       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    16.962 r  udm/udm_controller/csr_rdata[6]_i_2/O
                         net (fo=1, routed)           0.200    17.162    udm/udm_controller/csr_rdata[6]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    17.370 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.082    17.452    udm_n_12
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X103Y169       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 4.095ns (35.795%)  route 7.345ns (64.205%))
  Logic Levels:           28  (LOOKAHEAD8=10 LUT5=6 LUT6=3 LUTCY1=7 LUTCY2=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.724    14.952    udm/udm_controller/csr_sqrt_elem_out[4][7]
    SLICE_X114Y171       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.067    15.019 r  udm/udm_controller/csr_rdata[7]_i_5/O
                         net (fo=1, routed)           0.312    15.331    udm/udm_controller/csr_rdata[7]_i_5_n_0
    SLICE_X110Y170       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.069    15.400 r  udm/udm_controller/csr_rdata[7]_i_2/O
                         net (fo=1, routed)           0.245    15.645    udm/udm_controller/csr_rdata[7]_i_2_n_0
    SLICE_X110Y170       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    15.683 r  udm/udm_controller/csr_rdata[7]_i_1/O
                         net (fo=1, routed)           0.082    15.765    udm_n_11
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/C
                         clock pessimism              0.668    13.982    
                         clock uncertainty           -0.165    13.818    
    SLICE_X110Y170       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.817    csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[6][8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 3.641ns (34.949%)  route 6.777ns (65.051%))
  Logic Levels:           25  (LOOKAHEAD8=10 LUT5=5 LUT6=3 LUTCY1=6 LUTCY2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.612ns (routing 0.722ns, distribution 2.890ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.612     4.211    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y189       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.126     4.337 r  csr_elem_in_reg[6][8]_replica/Q
                         net (fo=2, routed)           0.207     4.544    csr_rdata_reg[14]_i_283/I3
    SLICE_X114Y188       LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.129     4.673 r  csr_rdata_reg[14]_i_283/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046     4.719    csr_rdata_reg[14]_i_283_n_0
    SLICE_X114Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219     4.938 r  csr_rdata_reg[14]_i_192/COUTH
                         net (fo=3, routed)           0.001     4.939    csr_rdata_reg[14]_i_192_n_3
    SLICE_X114Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     4.992 r  csr_rdata_reg[14]_i_101/COUTH
                         net (fo=3, routed)           0.001     4.993    csr_rdata_reg[14]_i_101_n_3
    SLICE_X114Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     5.046 r  csr_rdata_reg[14]_i_28/COUTH
                         net (fo=78, routed)          0.362     5.408    csr_rdata_reg[13]_i_89/I2
    SLICE_X115Y190       LUTCY1 (Prop_H5LUT_SLICEM_I2_PROP)
                                                      0.168     5.576 r  csr_rdata_reg[13]_i_89/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.577    csr_rdata_reg[13]_i_89_n_3
    SLICE_X115Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183     5.760 r  csr_rdata_reg[13]_i_15/COUTH
                         net (fo=62, routed)          0.480     6.240    csr_sqrt_elem_out[6][13]
    SLICE_X112Y191       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.134     6.374 r  csr_rdata[12]_i_231/O
                         net (fo=9, routed)           0.354     6.728    csr_rdata_reg[12]_i_85/I3
    SLICE_X112Y187       LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     6.888 r  csr_rdata_reg[12]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.888    csr_rdata_reg[12]_i_85_n_3
    SLICE_X112Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     7.122 r  csr_rdata_reg[12]_i_15/COUTH
                         net (fo=80, routed)          0.399     7.521    csr_sqrt_elem_out[6][12]
    SLICE_X113Y186       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069     7.590 r  csr_rdata[11]_i_238/O
                         net (fo=9, routed)           0.295     7.885    csr_rdata_reg[11]_i_84/I3
    SLICE_X113Y190       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122     8.007 r  csr_rdata_reg[11]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.009    csr_rdata_reg[11]_i_84_n_3
    SLICE_X113Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243     8.252 r  csr_rdata_reg[11]_i_15/COUTH
                         net (fo=68, routed)          0.535     8.787    csr_sqrt_elem_out[6][11]
    SLICE_X114Y191       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.181     8.968 f  csr_rdata[10]_i_239/O
                         net (fo=9, routed)           0.233     9.201    csr_rdata_reg[10]_i_85/I3
    SLICE_X111Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     9.316 r  csr_rdata_reg[10]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.316    csr_rdata_reg[10]_i_85_n_3
    SLICE_X111Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     9.551 r  csr_rdata_reg[10]_i_15/COUTH
                         net (fo=86, routed)          0.490    10.041    csr_sqrt_elem_out[6][10]
    SLICE_X109Y189       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    10.108 f  csr_rdata[9]_i_238/O
                         net (fo=9, routed)           0.440    10.548    csr_rdata_reg[9]_i_84/I3
    SLICE_X115Y184       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.670 r  csr_rdata_reg[9]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.672    csr_rdata_reg[9]_i_84_n_3
    SLICE_X115Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    10.915 r  csr_rdata_reg[9]_i_15/COUTH
                         net (fo=70, routed)          0.570    11.485    csr_sqrt_elem_out[6][9]
    SLICE_X110Y189       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.112    11.597 r  csr_rdata[8]_i_451/O
                         net (fo=10, routed)          0.406    12.003    csr_rdata_reg[8]_i_232/I3
    SLICE_X114Y184       LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    12.119 r  csr_rdata_reg[8]_i_232/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    12.121    csr_rdata_reg[8]_i_232_n_3
    SLICE_X114Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    12.312 r  csr_rdata_reg[8]_i_81/COUTH
                         net (fo=3, routed)           0.001    12.313    csr_rdata_reg[8]_i_81_n_3
    SLICE_X114Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    12.366 r  csr_rdata_reg[8]_i_15/COUTH
                         net (fo=95, routed)          1.192    13.558    udm/udm_controller/csr_sqrt_elem_out[6][8]
    SLICE_X102Y188       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114    13.672 r  udm/udm_controller/csr_rdata[8]_i_6/O
                         net (fo=1, routed)           0.425    14.097    udm/udm_controller/csr_rdata[8]_i_6_n_0
    SLICE_X102Y169       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130    14.227 r  udm/udm_controller/csr_rdata[8]_i_2/O
                         net (fo=1, routed)           0.257    14.484    udm/udm_controller/csr_rdata[8]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.069    14.553 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.076    14.629    udm_n_10
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.592    13.897    
                         clock uncertainty           -0.165    13.733    
    SLICE_X103Y169       FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    13.730    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 3.537ns (37.620%)  route 5.865ns (62.380%))
  Logic Levels:           24  (LOOKAHEAD8=9 LUT5=4 LUT6=3 LUTCY1=7 LUTCY2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          1.314    12.498    udm/udm_controller/csr_sqrt_elem_out[2][9]
    SLICE_X109Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.215    12.713 r  udm/udm_controller/csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.283    12.996    udm/udm_controller/csr_rdata[9]_i_4_n_0
    SLICE_X111Y178       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.114    13.110 r  udm/udm_controller/csr_rdata[9]_i_2/O
                         net (fo=1, routed)           0.200    13.310    udm/udm_controller/csr_rdata[9]_i_2_n_0
    SLICE_X111Y178       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    13.518 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.082    13.600    udm_n_9
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.720    14.035    
                         clock uncertainty           -0.165    13.870    
    SLICE_X111Y178       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.868    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[9][30]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.058ns (14.684%)  route 0.337ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X107Y165       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y165       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.531 r  udm/udm_controller/bus_wdata_bo_reg[30]/Q
                         net (fo=14, routed)          0.337     2.868    udm_wdata[30]
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/C
                         clock pessimism             -0.603     2.658    
                         clock uncertainty            0.165     2.822    
    SLICE_X101Y190       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     2.867    csr_elem_in_reg[9][30]_replica
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.116ns (30.851%)  route 0.260ns (69.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 0.430ns, distribution 1.979ns)
  Clock Net Delay (Destination): 2.797ns (routing 0.527ns, distribution 2.270ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.409     2.746    clk_gen
    SLICE_X95Y166        FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.803 r  LED_reg[4]/Q
                         net (fo=2, routed)           0.223     3.026    udm/udm_controller/csr_rdata_reg[15][4]
    SLICE_X99Y167        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.029     3.055 r  udm/udm_controller/csr_rdata[4]_i_3/O
                         net (fo=1, routed)           0.008     3.063    udm/udm_controller/csr_rdata[4]_i_3_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.093 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.029     3.122    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.797     3.602    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism             -0.693     2.908    
                         clock uncertainty            0.165     3.073    
    SLICE_X99Y167        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     3.117    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.161ns (28.699%)  route 0.400ns (71.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 0.430ns, distribution 1.984ns)
  Clock Net Delay (Destination): 2.978ns (routing 0.527ns, distribution 2.451ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.414     2.751    clk_gen
    SLICE_X93Y179        FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y179        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.808 r  LED_reg[0]/Q
                         net (fo=2, routed)           0.219     3.027    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X94Y175        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.062     3.089 r  udm/udm_controller/csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.154     3.243    udm/udm_controller/csr_rdata[0]_i_3_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.042     3.285 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.027     3.312    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.978     3.783    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism             -0.693     3.089    
                         clock uncertainty            0.165     3.254    
    SLICE_X94Y179        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     3.299    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.156ns (41.053%)  route 0.224ns (58.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.529 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=7, routed)           0.168     2.697    udm/udm_controller/udm_addr[19]
    SLICE_X104Y165       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     2.768 r  udm/udm_controller/bus_addr_bo[20]_i_2/O
                         net (fo=1, routed)           0.042     2.810    udm/udm_controller/bus_addr_bo[20]_i_2_n_0
    SLICE_X104Y165       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.029     2.839 r  udm/udm_controller/bus_addr_bo[20]_i_1/O
                         net (fo=1, routed)           0.014     2.853    udm/udm_controller/p_1_in[20]
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.723     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X104Y165       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.044     2.838    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[6][18]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.430ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.133     2.470    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.527 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=13, routed)          0.356     2.883    udm_wdata[18]
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/C
                         clock pessimism             -0.603     2.658    
                         clock uncertainty            0.165     2.822    
    SLICE_X114Y189       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.866    csr_elem_in_reg[6][18]_replica
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[5][2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.058ns (23.482%)  route 0.189ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.210ns (routing 0.430ns, distribution 1.780ns)
  Clock Net Delay (Destination): 2.452ns (routing 0.527ns, distribution 1.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.210     2.547    udm/udm_controller/clk_out1
    SLICE_X108Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.058     2.605 r  udm/udm_controller/bus_wdata_bo_reg[2]/Q
                         net (fo=15, routed)          0.189     2.794    udm_wdata[2]
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.452     3.257    clk_gen
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/C
                         clock pessimism             -0.693     2.563    
                         clock uncertainty            0.165     2.728    
    SLICE_X112Y170       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.772    csr_elem_in_reg[5][2]_replica
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.842%)  route 0.179ns (64.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=64, routed)          0.161     2.752    udm/udm_controller/state__0[0]
    SLICE_X103Y161       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.042     2.794 r  udm/udm_controller/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.018     2.812    udm/udm_controller/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.741     2.581    
                         clock uncertainty            0.165     2.746    
    SLICE_X103Y161       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.044     2.790    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 udm/udm_controller/rx_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.119ns (34.593%)  route 0.225ns (65.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.430ns, distribution 1.783ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.527ns, distribution 2.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.213     2.550    udm/udm_controller/clk_out1
    SLICE_X108Y162       FDRE                                         r  udm/udm_controller/rx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y162       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.058     2.608 r  udm/udm_controller/rx_req_reg/Q
                         net (fo=13, routed)          0.210     2.818    udm/udm_controller/rx_req_reg_n_0
    SLICE_X106Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.061     2.879 r  udm/udm_controller/bus_req_o_i_2/O
                         net (fo=1, routed)           0.015     2.894    udm/udm_controller/bus_req_o_i_2_n_0
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.546     3.351    udm/udm_controller/clk_out1
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism             -0.693     2.657    
                         clock uncertainty            0.165     2.822    
    SLICE_X106Y161       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     2.867    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.106ns (29.944%)  route 0.248ns (70.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.527ns, distribution 2.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.219     2.810    udm/udm_controller/state__0[1]
    SLICE_X105Y165       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.048     2.858 r  udm/udm_controller/bus_addr_bo[13]_i_1/O
                         net (fo=1, routed)           0.029     2.887    udm/udm_controller/p_1_in[13]
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.534     3.339    udm/udm_controller/clk_out1
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism             -0.693     2.645    
                         clock uncertainty            0.165     2.810    
    SLICE_X105Y165       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     2.854    udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.066ns (22.222%)  route 0.231ns (77.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.128ns (routing 0.430ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.527ns, distribution 1.911ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.128     2.465    udm/udm_controller/clk_out1
    SLICE_X103Y160       FDRE                                         r  udm/udm_controller/tr_length_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y160       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.521 r  udm/udm_controller/tr_length_reg[24]/Q
                         net (fo=5, routed)           0.204     2.725    udm/udm_controller/tr_length_reg_n_0_[24]
    SLICE_X102Y157       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.010     2.735 r  udm/udm_controller/tr_length[16]_i_1/O
                         net (fo=1, routed)           0.027     2.762    udm/udm_controller/p_0_in[16]
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.438     3.243    udm/udm_controller/clk_out1
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
                         clock pessimism             -0.723     2.519    
                         clock uncertainty            0.165     2.684    
    SLICE_X102Y157       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.729    udm/udm_controller/tr_length_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            9  Failing Endpoints,  Worst Slack      -12.187ns,  Total Violation      -58.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.187ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        22.468ns  (logic 8.669ns (38.584%)  route 13.799ns (61.416%))
  Logic Levels:           66  (LOOKAHEAD8=26 LUT2=3 LUT3=2 LUT5=7 LUT6=9 LUTCY1=15 LUTCY2=4)
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 14.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.916ns (routing 0.622ns, distribution 3.294ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 f  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 f  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.463    17.179    csr_sqrt_elem_out[9][5]
    SLICE_X92Y189        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.041    17.220 r  csr_rdata[4]_i_306/O
                         net (fo=25, routed)          0.353    17.573    csr_rdata[4]_i_306_n_0
    SLICE_X94Y188        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067    17.640 r  csr_rdata[4]_i_593/O
                         net (fo=4, routed)           0.280    17.920    csr_rdata_reg[4]_i_299/I3
    SLICE_X92Y184        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113    18.033 r  csr_rdata_reg[4]_i_299/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    18.033    csr_rdata_reg[4]_i_299_n_3
    SLICE_X92Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234    18.267 r  csr_rdata_reg[4]_i_90/COUTH
                         net (fo=3, routed)           0.002    18.269    csr_rdata_reg[4]_i_90_n_3
    SLICE_X92Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.322 r  csr_rdata_reg[4]_i_16/COUTH
                         net (fo=113, routed)         0.486    18.808    csr_sqrt_elem_out[9][4]
    SLICE_X94Y184        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.188    18.996 f  csr_rdata[3]_i_624/O
                         net (fo=1, routed)           0.353    19.349    csr_rdata[3]_i_624_n_0
    SLICE_X95Y182        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.203    19.552 f  csr_rdata[3]_i_308/O
                         net (fo=13, routed)          0.221    19.773    csr_rdata_reg[3]_i_96/I3
    SLICE_X95Y181        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.889 r  csr_rdata_reg[3]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.889    csr_rdata_reg[3]_i_96_n_3
    SLICE_X95Y181        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.084 f  csr_rdata_reg[3]_i_16/COUTH
                         net (fo=118, routed)         0.652    20.736    csr_sqrt_elem_out[9][3]
    SLICE_X98Y184        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199    20.935 f  csr_rdata[2]_i_634/O
                         net (fo=1, routed)           0.258    21.193    csr_rdata[2]_i_634_n_0
    SLICE_X98Y184        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038    21.231 f  csr_rdata[2]_i_285/O
                         net (fo=10, routed)          0.383    21.614    csr_rdata_reg[2]_i_97/I3
    SLICE_X94Y183        LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    21.728 r  csr_rdata_reg[2]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.729    csr_rdata_reg[2]_i_97_n_3
    SLICE_X94Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    21.903 r  csr_rdata_reg[2]_i_16/COUTH
                         net (fo=127, routed)         0.596    22.499    csr_sqrt_elem_out[9][2]
    SLICE_X93Y184        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.185    22.684 f  csr_rdata[1]_i_871/O
                         net (fo=1, routed)           0.207    22.891    csr_rdata[1]_i_871_n_0
    SLICE_X94Y184        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.182    23.073 f  csr_rdata[1]_i_560/O
                         net (fo=6, routed)           0.365    23.438    csr_rdata_reg[1]_i_281/I3
    SLICE_X98Y182        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    23.568 f  csr_rdata_reg[1]_i_281/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    23.609    csr_rdata_reg[1]_i_281_n_0
    SLICE_X98Y182        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    23.797 f  csr_rdata_reg[1]_i_90/COUTH
                         net (fo=3, routed)           0.001    23.798    csr_rdata_reg[1]_i_90_n_3
    SLICE_X98Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    23.851 f  csr_rdata_reg[1]_i_16/COUTH
                         net (fo=84, routed)          0.563    24.414    csr_sqrt_elem_out[9][1]
    SLICE_X92Y181        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067    24.481 r  csr_rdata[0]_i_665/O
                         net (fo=8, routed)           0.300    24.781    csr_rdata[0]_i_665_n_0
    SLICE_X91Y180        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.208    24.989 r  csr_rdata[0]_i_649/O
                         net (fo=2, routed)           0.272    25.261    csr_rdata_reg[0]_i_339/I3
    SLICE_X90Y183        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    25.442 r  csr_rdata_reg[0]_i_339/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    25.488    csr_rdata_reg[0]_i_339_n_0
    SLICE_X90Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    25.707 r  csr_rdata_reg[0]_i_90/COUTH
                         net (fo=3, routed)           0.001    25.708    csr_rdata_reg[0]_i_90_n_3
    SLICE_X90Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    25.761 r  csr_rdata_reg[0]_i_16/COUTH
                         net (fo=1, routed)           0.407    26.168    udm/udm_controller/csr_sqrt_elem_out[9][0]
    SLICE_X92Y179        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    26.207 r  udm/udm_controller/csr_rdata[0]_i_7/O
                         net (fo=1, routed)           0.194    26.401    udm/udm_controller/csr_rdata[0]_i_7_n_0
    SLICE_X94Y179        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.041    26.442 r  udm/udm_controller/csr_rdata[0]_i_2/O
                         net (fo=1, routed)           0.044    26.486    udm/udm_controller/csr_rdata[0]_i_2_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.104    26.590 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.082    26.672    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.916    14.058    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism              0.592    14.650    
                         clock uncertainty           -0.165    14.486    
    SLICE_X94Y179        FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    14.485    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.672    
  -------------------------------------------------------------------
                         slack                                -12.187    

Slack (VIOLATED) :        -11.582ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.606ns (36.088%)  route 13.470ns (63.912%))
  Logic Levels:           55  (LOOKAHEAD8=21 LUT2=4 LUT5=8 LUT6=7 LUTCY1=12 LUTCY2=3)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.175ns (routing 0.622ns, distribution 2.553ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 r  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 r  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 f  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 f  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 f  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 f  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.409    19.025    csr_sqrt_elem_out[4][4]
    SLICE_X85Y176        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    19.157 r  csr_rdata[3]_i_236/O
                         net (fo=15, routed)          0.402    19.559    csr_rdata[3]_i_236_n_0
    SLICE_X81Y177        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    19.602 r  csr_rdata[3]_i_516/O
                         net (fo=5, routed)           0.349    19.951    csr_rdata_reg[3]_i_226/I3
    SLICE_X83Y173        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.103    20.054 r  csr_rdata_reg[3]_i_226/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    20.056    csr_rdata_reg[3]_i_226_n_3
    SLICE_X83Y173        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    20.299 f  csr_rdata_reg[3]_i_63/COUTH
                         net (fo=3, routed)           0.001    20.300    csr_rdata_reg[3]_i_63_n_3
    SLICE_X83Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    20.353 f  csr_rdata_reg[3]_i_13/COUTH
                         net (fo=118, routed)         0.762    21.115    csr_sqrt_elem_out[4][3]
    SLICE_X86Y181        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.112    21.227 f  csr_rdata[2]_i_528/O
                         net (fo=1, routed)           0.183    21.410    csr_rdata[2]_i_528_n_0
    SLICE_X86Y179        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.113    21.523 f  csr_rdata[2]_i_224/O
                         net (fo=10, routed)          0.371    21.894    csr_rdata_reg[2]_i_68/I3
    SLICE_X88Y177        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    22.010 r  csr_rdata_reg[2]_i_68/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    22.012    csr_rdata_reg[2]_i_68_n_3
    SLICE_X88Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    22.203 r  csr_rdata_reg[2]_i_13/COUTH
                         net (fo=127, routed)         0.765    22.968    csr_sqrt_elem_out[4][2]
    SLICE_X90Y174        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040    23.008 r  csr_rdata[1]_i_783/O
                         net (fo=1, routed)           0.179    23.187    csr_rdata[1]_i_783_n_0
    SLICE_X91Y174        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.112    23.299 r  csr_rdata[1]_i_476/O
                         net (fo=6, routed)           0.349    23.648    csr_rdata_reg[1]_i_215/I3
    SLICE_X89Y176        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    23.773 r  csr_rdata_reg[1]_i_215/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    23.775    csr_rdata_reg[1]_i_215_n_3
    SLICE_X89Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    24.028 r  csr_rdata_reg[1]_i_63/COUTH
                         net (fo=3, routed)           0.002    24.030    csr_rdata_reg[1]_i_63_n_3
    SLICE_X89Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    24.083 r  csr_rdata_reg[1]_i_13/COUTH
                         net (fo=84, routed)          0.601    24.684    udm/udm_controller/csr_sqrt_elem_out[4][1]
    SLICE_X104Y169       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.066    24.750 r  udm/udm_controller/csr_rdata[1]_i_5/O
                         net (fo=1, routed)           0.192    24.942    udm/udm_controller/csr_rdata[1]_i_5_n_0
    SLICE_X104Y169       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185    25.127 r  udm/udm_controller/csr_rdata[1]_i_2/O
                         net (fo=1, routed)           0.107    25.234    udm/udm_controller/csr_rdata[1]_i_2_n_0
    SLICE_X104Y169       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.087    25.321 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.080    25.401    udm_n_17
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.175    13.317    clk_gen
    SLICE_X104Y169       FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.668    13.985    
                         clock uncertainty           -0.165    13.821    
    SLICE_X104Y169       FDRE (Setup_GFF2_SLICEL_C_D)
                                                     -0.002    13.819    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -25.401    
  -------------------------------------------------------------------
                         slack                                -11.582    

Slack (VIOLATED) :        -9.863ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        19.524ns  (logic 6.752ns (34.583%)  route 12.772ns (65.417%))
  Logic Levels:           52  (LOOKAHEAD8=20 LUT2=3 LUT5=8 LUT6=6 LUTCY1=13 LUTCY2=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          0.474    11.658    csr_sqrt_elem_out[2][9]
    SLICE_X77Y193        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133    11.791 f  csr_rdata[8]_i_173/O
                         net (fo=9, routed)           0.327    12.118    csr_rdata_reg[8]_i_51/I3
    SLICE_X80Y193        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.231 r  csr_rdata_reg[8]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.231    csr_rdata_reg[8]_i_51_n_3
    SLICE_X80Y193        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.426 r  csr_rdata_reg[8]_i_11/COUTH
                         net (fo=94, routed)          0.562    12.988    csr_sqrt_elem_out[2][8]
    SLICE_X83Y191        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113    13.101 r  csr_rdata[7]_i_349/O
                         net (fo=10, routed)          0.351    13.452    csr_rdata_reg[7]_i_162/I3
    SLICE_X81Y189        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.574 r  csr_rdata_reg[7]_i_162/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.576    csr_rdata_reg[7]_i_162_n_3
    SLICE_X81Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.819 r  csr_rdata_reg[7]_i_45/COUTH
                         net (fo=3, routed)           0.002    13.821    csr_rdata_reg[7]_i_45_n_3
    SLICE_X81Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    13.874 r  csr_rdata_reg[7]_i_11/COUTH
                         net (fo=87, routed)          0.444    14.318    csr_sqrt_elem_out[2][7]
    SLICE_X84Y189        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    14.517 r  csr_rdata[6]_i_359/O
                         net (fo=10, routed)          0.322    14.839    csr_rdata_reg[6]_i_160/I3
    SLICE_X82Y189        LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.181    15.020 r  csr_rdata_reg[6]_i_160/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046    15.066    csr_rdata_reg[6]_i_160_n_0
    SLICE_X82Y189        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219    15.285 r  csr_rdata_reg[6]_i_45/COUTH
                         net (fo=3, routed)           0.001    15.286    csr_rdata_reg[6]_i_45_n_3
    SLICE_X82Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.339 r  csr_rdata_reg[6]_i_11/COUTH
                         net (fo=117, routed)         0.591    15.930    csr_sqrt_elem_out[2][6]
    SLICE_X80Y186        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.042    15.972 r  csr_rdata[5]_i_361/O
                         net (fo=9, routed)           0.294    16.266    csr_rdata_reg[5]_i_164/I3
    SLICE_X82Y185        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    16.388 r  csr_rdata_reg[5]_i_164/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    16.389    csr_rdata_reg[5]_i_164_n_3
    SLICE_X82Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    16.642 f  csr_rdata_reg[5]_i_45/COUTH
                         net (fo=3, routed)           0.001    16.643    csr_rdata_reg[5]_i_45_n_3
    SLICE_X82Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    16.696 f  csr_rdata_reg[5]_i_11/COUTH
                         net (fo=106, routed)         0.546    17.242    csr_sqrt_elem_out[2][5]
    SLICE_X80Y188        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.041    17.283 r  csr_rdata[4]_i_191/O
                         net (fo=25, routed)          0.390    17.673    csr_rdata[4]_i_191_n_0
    SLICE_X84Y190        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    17.711 r  csr_rdata[4]_i_450/O
                         net (fo=5, routed)           0.348    18.059    csr_rdata_reg[4]_i_185/I3
    SLICE_X84Y184        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    18.175 r  csr_rdata_reg[4]_i_185/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    18.177    csr_rdata_reg[4]_i_185_n_3
    SLICE_X84Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    18.368 r  csr_rdata_reg[4]_i_45/COUTH
                         net (fo=3, routed)           0.002    18.370    csr_rdata_reg[4]_i_45_n_3
    SLICE_X84Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.423 r  csr_rdata_reg[4]_i_11/COUTH
                         net (fo=113, routed)         0.371    18.794    csr_sqrt_elem_out[2][4]
    SLICE_X80Y185        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.069    18.863 f  csr_rdata[3]_i_190/O
                         net (fo=15, routed)          0.478    19.341    csr_rdata[3]_i_190_n_0
    SLICE_X86Y187        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    19.453 f  csr_rdata[3]_i_195/O
                         net (fo=13, routed)          0.411    19.864    csr_rdata_reg[3]_i_51/I3
    SLICE_X85Y184        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    19.980 r  csr_rdata_reg[3]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    19.980    csr_rdata_reg[3]_i_51_n_3
    SLICE_X85Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.175 r  csr_rdata_reg[3]_i_11/COUTH
                         net (fo=118, routed)         0.582    20.757    csr_sqrt_elem_out[2][3]
    SLICE_X90Y186        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    20.826 f  csr_rdata[2]_i_182/O
                         net (fo=23, routed)          0.463    21.289    csr_rdata[2]_i_182_n_0
    SLICE_X83Y184        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.068    21.357 f  csr_rdata[2]_i_187/O
                         net (fo=10, routed)          0.370    21.727    csr_rdata_reg[2]_i_53/I3
    SLICE_X87Y188        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    21.846 r  csr_rdata_reg[2]_i_53/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    21.847    csr_rdata_reg[2]_i_53_n_3
    SLICE_X87Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    22.030 r  csr_rdata_reg[2]_i_11/COUTH
                         net (fo=127, routed)         0.622    22.652    udm/udm_controller/csr_sqrt_elem_out[2][2]
    SLICE_X97Y179        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.133    22.785 r  udm/udm_controller/csr_rdata[2]_i_4/O
                         net (fo=1, routed)           0.446    23.231    udm/udm_controller/csr_rdata[2]_i_4_n_0
    SLICE_X105Y171       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.112    23.343 r  udm/udm_controller/csr_rdata[2]_i_2/O
                         net (fo=1, routed)           0.254    23.597    udm/udm_controller/csr_rdata[2]_i_2_n_0
    SLICE_X105Y171       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.043    23.640 r  udm/udm_controller/csr_rdata[2]_i_1/O
                         net (fo=1, routed)           0.082    23.722    udm_n_16
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X105Y171       FDRE                                         r  csr_rdata_reg[2]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X105Y171       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -23.722    
  -------------------------------------------------------------------
                         slack                                 -9.863    

Slack (VIOLATED) :        -7.993ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        17.672ns  (logic 6.812ns (38.547%)  route 10.860ns (61.453%))
  Logic Levels:           45  (LOOKAHEAD8=16 LUT3=2 LUT5=8 LUT6=5 LUTCY1=11 LUTCY2=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 13.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.176ns (routing 0.622ns, distribution 2.554ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.520    16.193    csr_sqrt_elem_out[3][6]
    SLICE_X102Y171       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.182    16.375 r  csr_rdata[5]_i_542/O
                         net (fo=10, routed)          0.290    16.665    csr_rdata_reg[5]_i_336/I3
    SLICE_X101Y169       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.781 r  csr_rdata_reg[5]_i_336/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.781    csr_rdata_reg[5]_i_336_n_3
    SLICE_X101Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.976 r  csr_rdata_reg[5]_i_144/COUTH
                         net (fo=3, routed)           0.002    16.978    csr_rdata_reg[5]_i_144_n_3
    SLICE_X101Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.031 r  csr_rdata_reg[5]_i_36/COUTH
                         net (fo=3, routed)           0.002    17.033    csr_rdata_reg[5]_i_36_n_3
    SLICE_X101Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    17.086 r  csr_rdata_reg[5]_i_10/COUTH
                         net (fo=106, routed)         0.487    17.573    csr_sqrt_elem_out[3][5]
    SLICE_X102Y170       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.199    17.772 f  csr_rdata[4]_i_704/O
                         net (fo=1, routed)           0.189    17.961    csr_rdata[4]_i_704_n_0
    SLICE_X100Y170       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.112    18.073 f  csr_rdata[4]_i_422/O
                         net (fo=15, routed)          0.248    18.321    csr_rdata_reg[4]_i_163/I3
    SLICE_X100Y168       LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.114    18.435 r  csr_rdata_reg[4]_i_163/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    18.436    csr_rdata_reg[4]_i_163_n_3
    SLICE_X100Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.174    18.610 r  csr_rdata_reg[4]_i_36/COUTH
                         net (fo=3, routed)           0.002    18.612    csr_rdata_reg[4]_i_36_n_3
    SLICE_X100Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    18.665 r  csr_rdata_reg[4]_i_10/COUTH
                         net (fo=113, routed)         0.603    19.268    csr_sqrt_elem_out[3][4]
    SLICE_X102Y176       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.129    19.397 f  csr_rdata[3]_i_431/O
                         net (fo=1, routed)           0.180    19.577    csr_rdata[3]_i_431_n_0
    SLICE_X102Y176       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.184    19.761 f  csr_rdata[3]_i_172/O
                         net (fo=13, routed)          0.287    20.048    csr_rdata_reg[3]_i_42/I3
    SLICE_X103Y174       LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    20.164 r  csr_rdata_reg[3]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    20.164    csr_rdata_reg[3]_i_42_n_3
    SLICE_X103Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    20.359 r  csr_rdata_reg[3]_i_10/COUTH
                         net (fo=118, routed)         0.687    21.046    udm/udm_controller/csr_sqrt_elem_out[3][3]
    SLICE_X94Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.069    21.115 r  udm/udm_controller/csr_rdata[3]_i_4/O
                         net (fo=1, routed)           0.278    21.393    udm/udm_controller/csr_rdata[3]_i_4_n_0
    SLICE_X94Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.112    21.505 r  udm/udm_controller/csr_rdata[3]_i_2/O
                         net (fo=1, routed)           0.173    21.678    udm/udm_controller/csr_rdata[3]_i_2_n_0
    SLICE_X94Y172        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.112    21.790 r  udm/udm_controller/csr_rdata[3]_i_1/O
                         net (fo=1, routed)           0.075    21.865    udm_n_15
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.176    13.318    clk_gen
    SLICE_X94Y172        FDRE                                         r  csr_rdata_reg[3]/C
                         clock pessimism              0.720    14.039    
                         clock uncertainty           -0.165    13.874    
    SLICE_X94Y172        FDRE (Setup_DFF2_SLICEL_C_D)
                                                     -0.002    13.872    csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -21.865    
  -------------------------------------------------------------------
                         slack                                 -7.993    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 5.991ns (37.427%)  route 10.016ns (62.573%))
  Logic Levels:           41  (LOOKAHEAD8=16 LUT2=1 LUT5=8 LUT6=4 LUTCY1=9 LUTCY2=3)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 13.736 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.594ns (routing 0.622ns, distribution 2.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.446    14.674    csr_sqrt_elem_out[4][7]
    SLICE_X81Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.182    14.856 r  csr_rdata[6]_i_613/O
                         net (fo=10, routed)          0.392    15.248    csr_rdata_reg[6]_i_406/I3
    SLICE_X85Y178        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    15.367 r  csr_rdata_reg[6]_i_406/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    15.368    csr_rdata_reg[6]_i_406_n_3
    SLICE_X85Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    15.551 r  csr_rdata_reg[6]_i_193/COUTH
                         net (fo=3, routed)           0.002    15.553    csr_rdata_reg[6]_i_193_n_3
    SLICE_X85Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.606 r  csr_rdata_reg[6]_i_63/COUTH
                         net (fo=3, routed)           0.002    15.608    csr_rdata_reg[6]_i_63_n_3
    SLICE_X85Y180        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.661 r  csr_rdata_reg[6]_i_13/COUTH
                         net (fo=117, routed)         0.397    16.058    csr_sqrt_elem_out[4][6]
    SLICE_X84Y180        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131    16.189 r  csr_rdata[5]_i_407/O
                         net (fo=13, routed)          0.392    16.581    csr_rdata_reg[5]_i_204/I3
    SLICE_X87Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    16.697 r  csr_rdata_reg[5]_i_204/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    16.697    csr_rdata_reg[5]_i_204_n_3
    SLICE_X87Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    16.892 f  csr_rdata_reg[5]_i_63/COUTH
                         net (fo=3, routed)           0.001    16.893    csr_rdata_reg[5]_i_63_n_3
    SLICE_X87Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.946 f  csr_rdata_reg[5]_i_13/COUTH
                         net (fo=106, routed)         0.398    17.344    csr_sqrt_elem_out[4][5]
    SLICE_X88Y179        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040    17.384 r  csr_rdata[4]_i_239/O
                         net (fo=25, routed)          0.328    17.712    csr_rdata[4]_i_239_n_0
    SLICE_X87Y175        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.215    17.927 r  csr_rdata[4]_i_241/O
                         net (fo=15, routed)          0.330    18.257    csr_rdata_reg[4]_i_66/I3
    SLICE_X84Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130    18.387 r  csr_rdata_reg[4]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041    18.428    csr_rdata_reg[4]_i_66_n_0
    SLICE_X84Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188    18.616 r  csr_rdata_reg[4]_i_13/COUTH
                         net (fo=113, routed)         0.681    19.297    udm/udm_controller/csr_sqrt_elem_out[4][4]
    SLICE_X99Y168        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.185    19.482 r  udm/udm_controller/csr_rdata[4]_i_5/O
                         net (fo=1, routed)           0.266    19.748    udm/udm_controller/csr_rdata[4]_i_5_n_0
    SLICE_X99Y167        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.114    19.862 r  udm/udm_controller/csr_rdata[4]_i_2/O
                         net (fo=1, routed)           0.281    20.143    udm/udm_controller/csr_rdata[4]_i_2_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.113    20.256 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.076    20.332    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594    13.736    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism              0.668    14.404    
                         clock uncertainty           -0.165    14.240    
    SLICE_X99Y167        FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    14.237    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -20.332    
  -------------------------------------------------------------------
                         slack                                 -6.095    

Slack (VIOLATED) :        -4.759ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[9][1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        14.294ns  (logic 5.499ns (38.471%)  route 8.795ns (61.529%))
  Logic Levels:           43  (LOOKAHEAD8=18 LUT5=7 LUT6=4 LUTCY1=12 LUTCY2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.605ns (routing 0.722ns, distribution 2.883ns)
  Clock Net Delay (Destination): 3.170ns (routing 0.622ns, distribution 2.548ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.605     4.204    clk_gen
    SLICE_X100Y189       FDRE                                         r  csr_elem_in_reg[9][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.330 f  csr_elem_in_reg[9][1]_replica/Q
                         net (fo=2, routed)           0.218     4.548    csr_rdata_reg[14]_i_374/I3
    SLICE_X103Y189       LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.673 r  csr_rdata_reg[14]_i_374/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.675    csr_rdata_reg[14]_i_374_n_3
    SLICE_X103Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     4.928 r  csr_rdata_reg[14]_i_291/COUTH
                         net (fo=3, routed)           0.001     4.929    csr_rdata_reg[14]_i_291_n_3
    SLICE_X103Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     4.982 r  csr_rdata_reg[14]_i_201/COUTH
                         net (fo=3, routed)           0.001     4.983    csr_rdata_reg[14]_i_201_n_3
    SLICE_X103Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.036 r  csr_rdata_reg[14]_i_110/COUTH
                         net (fo=3, routed)           0.001     5.037    csr_rdata_reg[14]_i_110_n_3
    SLICE_X103Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.090 r  csr_rdata_reg[14]_i_30/COUTH
                         net (fo=78, routed)          0.447     5.537    csr_rdata_reg[12]_i_390/I3
    SLICE_X105Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     5.701 r  csr_rdata_reg[12]_i_390/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.701    csr_rdata_reg[12]_i_390_n_3
    SLICE_X105Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.900 r  csr_rdata_reg[12]_i_488/COUTD
                         net (fo=2, routed)           0.014     5.914    csr_rdata_reg[12]_i_391/I4
    SLICE_X105Y190       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.086     6.000 r  csr_rdata_reg[12]_i_391/LUTCY2_INST/O
                         net (fo=3, routed)           0.041     6.041    csr_rdata_reg[12]_i_392/I4
    SLICE_X105Y190       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.095     6.136 f  csr_rdata_reg[12]_i_392/LUTCY1_INST/O
                         net (fo=1, routed)           0.257     6.393    csr_rdata_reg[12]_i_392_n_1
    SLICE_X105Y191       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.133     6.526 f  csr_rdata[12]_i_250/O
                         net (fo=9, routed)           0.358     6.884    csr_rdata_reg[12]_i_97/I3
    SLICE_X101Y187       LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     7.007 r  csr_rdata_reg[12]_i_97/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     7.009    csr_rdata_reg[12]_i_97_n_3
    SLICE_X101Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     7.185 r  csr_rdata_reg[12]_i_16/COUTH
                         net (fo=80, routed)          0.521     7.706    csr_sqrt_elem_out[9][12]
    SLICE_X100Y189       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     7.744 r  csr_rdata[11]_i_254/O
                         net (fo=9, routed)           0.381     8.125    csr_rdata_reg[11]_i_92/I3
    SLICE_X102Y192       LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122     8.247 r  csr_rdata_reg[11]_i_92/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.248    csr_rdata_reg[11]_i_92_n_3
    SLICE_X102Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253     8.501 r  csr_rdata_reg[11]_i_16/COUTH
                         net (fo=68, routed)          0.473     8.974    csr_sqrt_elem_out[9][11]
    SLICE_X101Y188       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.185     9.159 f  csr_rdata[10]_i_258/O
                         net (fo=9, routed)           0.293     9.452    csr_rdata_reg[10]_i_96/I3
    SLICE_X100Y188       LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113     9.565 r  csr_rdata_reg[10]_i_96/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.565    csr_rdata_reg[10]_i_96_n_3
    SLICE_X100Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195     9.760 r  csr_rdata_reg[10]_i_16/COUTH
                         net (fo=86, routed)          0.451    10.211    csr_sqrt_elem_out[9][10]
    SLICE_X98Y185        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    10.341 r  csr_rdata[9]_i_433/O
                         net (fo=9, routed)           0.368    10.709    csr_rdata_reg[9]_i_250/I3
    SLICE_X99Y190        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116    10.825 r  csr_rdata_reg[9]_i_250/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.825    csr_rdata_reg[9]_i_250_n_3
    SLICE_X99Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195    11.020 r  csr_rdata_reg[9]_i_90/COUTH
                         net (fo=3, routed)           0.001    11.021    csr_rdata_reg[9]_i_90_n_3
    SLICE_X99Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    11.074 r  csr_rdata_reg[9]_i_16/COUTH
                         net (fo=70, routed)          0.407    11.481    csr_sqrt_elem_out[9][9]
    SLICE_X100Y189       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    11.665 r  csr_rdata[8]_i_474/O
                         net (fo=10, routed)          0.407    12.072    csr_rdata_reg[7]_i_451/I2
    SLICE_X98Y186        LUTCY1 (Prop_F5LUT_SLICEL_I2_PROP)
                                                      0.113    12.185 r  csr_rdata_reg[7]_i_451/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.185    csr_rdata_reg[7]_i_451_n_3
    SLICE_X98Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.380 r  csr_rdata_reg[7]_i_601/COUTH
                         net (fo=3, routed)           0.001    12.381    csr_rdata_reg[7]_i_601_n_3
    SLICE_X98Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.075    12.456 r  csr_rdata_reg[7]_i_457/COUTB
                         net (fo=2, routed)           0.011    12.467    csr_rdata_reg[7]_i_455/I4
    SLICE_X98Y187        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.074    12.541 r  csr_rdata_reg[7]_i_455/LUTCY2_INST/O
                         net (fo=3, routed)           0.034    12.575    csr_rdata_reg[7]_i_456/I4
    SLICE_X98Y187        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.089    12.664 f  csr_rdata_reg[7]_i_456/LUTCY1_INST/O
                         net (fo=1, routed)           0.324    12.988    csr_rdata_reg[7]_i_456_n_1
    SLICE_X101Y188       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.133    13.121 f  csr_rdata[7]_i_255/O
                         net (fo=10, routed)          0.336    13.457    csr_rdata_reg[7]_i_93/I3
    SLICE_X97Y187        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    13.579 r  csr_rdata_reg[7]_i_93/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    13.581    csr_rdata_reg[7]_i_93_n_3
    SLICE_X97Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    13.824 r  csr_rdata_reg[7]_i_16/COUTH
                         net (fo=87, routed)          0.591    14.415    csr_sqrt_elem_out[9][7]
    SLICE_X92Y187        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.068    14.483 r  csr_rdata[6]_i_664/O
                         net (fo=10, routed)          0.340    14.823    csr_rdata_reg[6]_i_478/I3
    SLICE_X96Y186        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160    14.983 r  csr_rdata_reg[6]_i_478/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    14.984    csr_rdata_reg[6]_i_478_n_3
    SLICE_X96Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183    15.167 r  csr_rdata_reg[6]_i_244/COUTH
                         net (fo=3, routed)           0.002    15.169    csr_rdata_reg[6]_i_244_n_3
    SLICE_X96Y187        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.222 r  csr_rdata_reg[6]_i_90/COUTH
                         net (fo=3, routed)           0.003    15.225    csr_rdata_reg[6]_i_90_n_3
    SLICE_X96Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    15.278 r  csr_rdata_reg[6]_i_16/COUTH
                         net (fo=117, routed)         0.653    15.931    csr_sqrt_elem_out[9][6]
    SLICE_X95Y187        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069    16.000 r  csr_rdata[5]_i_466/O
                         net (fo=9, routed)           0.282    16.282    csr_rdata_reg[5]_i_254/I3
    SLICE_X95Y190        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125    16.407 r  csr_rdata_reg[5]_i_254/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    16.409    csr_rdata_reg[5]_i_254_n_3
    SLICE_X95Y190        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253    16.662 r  csr_rdata_reg[5]_i_90/COUTH
                         net (fo=3, routed)           0.001    16.663    csr_rdata_reg[5]_i_90_n_3
    SLICE_X95Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    16.716 r  csr_rdata_reg[5]_i_16/COUTH
                         net (fo=106, routed)         0.749    17.465    udm/udm_controller/csr_sqrt_elem_out[9][5]
    SLICE_X98Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135    17.600 r  udm/udm_controller/csr_rdata[5]_i_7/O
                         net (fo=1, routed)           0.439    18.039    udm/udm_controller/csr_rdata[5]_i_7_n_0
    SLICE_X99Y168        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.042    18.081 r  udm/udm_controller/csr_rdata[5]_i_2/O
                         net (fo=1, routed)           0.297    18.378    udm/udm_controller/csr_rdata[5]_i_2_n_0
    SLICE_X102Y168       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    18.416 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.082    18.498    udm_n_13
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.170    13.312    clk_gen
    SLICE_X102Y168       FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.592    13.904    
                         clock uncertainty           -0.165    13.740    
    SLICE_X102Y168       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.739    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                 -4.759    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 5.167ns (38.970%)  route 8.092ns (61.030%))
  Logic Levels:           31  (LOOKAHEAD8=10 LUT5=7 LUT6=3 LUTCY1=8 LUTCY2=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.594ns (routing 0.722ns, distribution 2.872ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.594     4.193    clk_gen
    SLICE_X97Y170        FDRE                                         r  csr_elem_in_reg[3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.125     4.318 r  csr_elem_in_reg[3][30]/Q
                         net (fo=39, routed)          0.438     4.756    csr_rdata_reg[13]_i_148/I2
    SLICE_X95Y171        LUTCY1 (Prop_D5LUT_SLICEM_I2_PROP)
                                                      0.115     4.871 r  csr_rdata_reg[13]_i_148/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     4.871    csr_rdata_reg[13]_i_148_n_3
    SLICE_X95Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.199     5.070 r  csr_rdata_reg[13]_i_277/COUTD
                         net (fo=2, routed)           0.014     5.084    csr_rdata_reg[13]_i_149/I4
    SLICE_X95Y171        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.181 f  csr_rdata_reg[13]_i_149/LUTCY1_INST/O
                         net (fo=5, routed)           0.410     5.591    csr_rdata_reg[13]_i_44/I3
    SLICE_X98Y170        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.751 r  csr_rdata_reg[13]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.752    csr_rdata_reg[13]_i_44_n_3
    SLICE_X98Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.935 r  csr_rdata_reg[13]_i_10/COUTH
                         net (fo=62, routed)          0.541     6.476    csr_sqrt_elem_out[3][13]
    SLICE_X95Y171        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.183     6.659 r  csr_rdata[12]_i_151/O
                         net (fo=9, routed)           0.188     6.847    csr_rdata_reg[12]_i_40/I3
    SLICE_X95Y170        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     6.962 r  csr_rdata_reg[12]_i_40/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.962    csr_rdata_reg[12]_i_40_n_3
    SLICE_X95Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.197 r  csr_rdata_reg[12]_i_10/COUTH
                         net (fo=80, routed)          0.314     7.511    csr_sqrt_elem_out[3][12]
    SLICE_X94Y171        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.708 r  csr_rdata[11]_i_153/O
                         net (fo=9, routed)           0.340     8.048    csr_rdata_reg[11]_i_39/I3
    SLICE_X96Y170        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.178 r  csr_rdata_reg[11]_i_39/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.219    csr_rdata_reg[11]_i_39_n_0
    SLICE_X96Y170        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.407 r  csr_rdata_reg[11]_i_10/COUTH
                         net (fo=68, routed)          0.623     9.030    csr_sqrt_elem_out[3][11]
    SLICE_X95Y175        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.185     9.215 f  csr_rdata[10]_i_156/O
                         net (fo=9, routed)           0.442     9.657    csr_rdata_reg[10]_i_42/I3
    SLICE_X97Y178        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     9.773 r  csr_rdata_reg[10]_i_42/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.773    csr_rdata_reg[10]_i_42_n_3
    SLICE_X97Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     9.968 r  csr_rdata_reg[10]_i_10/COUTH
                         net (fo=86, routed)          0.584    10.552    csr_sqrt_elem_out[3][10]
    SLICE_X94Y177        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.184    10.736 r  csr_rdata[9]_i_152/O
                         net (fo=9, routed)           0.276    11.012    csr_rdata_reg[8]_i_152/I1
    SLICE_X95Y177        LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.205    11.217 r  csr_rdata_reg[8]_i_152/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    11.260    csr_rdata_reg[8]_i_152_n_0
    SLICE_X95Y177        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTF)
                                                      0.219    11.479 r  csr_rdata_reg[8]_i_543/COUTF
                         net (fo=2, routed)           0.013    11.492    csr_rdata_reg[8]_i_346/I4
    SLICE_X95Y177        LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.096    11.588 f  csr_rdata_reg[8]_i_346/LUTCY1_INST/O
                         net (fo=1, routed)           0.392    11.980    csr_rdata_reg[8]_i_346_n_1
    SLICE_X98Y177        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.182    12.162 f  csr_rdata[8]_i_158/O
                         net (fo=10, routed)          0.369    12.531    csr_rdata_reg[8]_i_44/I3
    SLICE_X97Y174        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.119    12.650 r  csr_rdata_reg[8]_i_44/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.651    csr_rdata_reg[8]_i_44_n_3
    SLICE_X97Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183    12.834 r  csr_rdata_reg[8]_i_10/COUTH
                         net (fo=94, routed)          0.540    13.374    csr_sqrt_elem_out[3][8]
    SLICE_X96Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.182    13.556 f  csr_rdata[7]_i_152/O
                         net (fo=10, routed)          0.305    13.861    csr_rdata_reg[7]_i_38/I3
    SLICE_X98Y174        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.983 r  csr_rdata_reg[7]_i_38/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.984    csr_rdata_reg[7]_i_38_n_3
    SLICE_X98Y174        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.237 r  csr_rdata_reg[7]_i_10/COUTH
                         net (fo=87, routed)          0.529    14.766    csr_sqrt_elem_out[3][7]
    SLICE_X99Y177        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.070    14.836 r  csr_rdata[6]_i_335/O
                         net (fo=10, routed)          0.387    15.223    csr_rdata_reg[6]_i_143/I3
    SLICE_X99Y171        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.134    15.357 r  csr_rdata_reg[6]_i_143/LUTCY2_INST/GE
                         net (fo=1, routed)           0.043    15.400    csr_rdata_reg[6]_i_143_n_0
    SLICE_X99Y171        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.219    15.619 r  csr_rdata_reg[6]_i_36/COUTH
                         net (fo=3, routed)           0.001    15.620    csr_rdata_reg[6]_i_36_n_3
    SLICE_X99Y172        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053    15.673 r  csr_rdata_reg[6]_i_10/COUTH
                         net (fo=117, routed)         0.640    16.313    udm/udm_controller/csr_sqrt_elem_out[3][6]
    SLICE_X103Y170       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.183    16.496 r  udm/udm_controller/csr_rdata[6]_i_4/O
                         net (fo=1, routed)           0.334    16.830    udm/udm_controller/csr_rdata[6]_i_4_n_0
    SLICE_X103Y169       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.132    16.962 r  udm/udm_controller/csr_rdata[6]_i_2/O
                         net (fo=1, routed)           0.200    17.162    udm/udm_controller/csr_rdata[6]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    17.370 r  udm/udm_controller/csr_rdata[6]_i_1/O
                         net (fo=1, routed)           0.082    17.452    udm_n_12
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[6]/C
                         clock pessimism              0.720    14.026    
                         clock uncertainty           -0.165    13.861    
    SLICE_X103Y169       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.859    csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[4][28]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 4.095ns (35.795%)  route 7.345ns (64.205%))
  Logic Levels:           28  (LOOKAHEAD8=10 LUT5=6 LUT6=3 LUTCY1=7 LUTCY2=2)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    clk_gen
    SLICE_X72Y176        FDRE                                         r  csr_elem_in_reg[4][28]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.126     4.451 r  csr_elem_in_reg[4][28]_replica_1/Q
                         net (fo=2, routed)           0.218     4.669    csr_rdata_reg[13]_i_188/I3
    SLICE_X75Y176        LUTCY2 (Prop_B6LUT_SLICEM_I3_GE)
                                                      0.135     4.804 r  csr_rdata_reg[13]_i_188/LUTCY2_INST/GE
                         net (fo=1, routed)           0.018     4.822    csr_rdata_reg[13]_i_188_n_0
    SLICE_X75Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTD)
                                                      0.166     4.988 r  csr_rdata_reg[13]_i_307/COUTD
                         net (fo=2, routed)           0.014     5.002    csr_rdata_reg[13]_i_191/I4
    SLICE_X75Y176        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.097     5.099 f  csr_rdata_reg[13]_i_191/LUTCY1_INST/O
                         net (fo=5, routed)           0.475     5.574    csr_rdata_reg[13]_i_71/I3
    SLICE_X76Y176        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.160     5.734 r  csr_rdata_reg[13]_i_71/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.735    csr_rdata_reg[13]_i_71_n_3
    SLICE_X76Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.183     5.918 r  csr_rdata_reg[13]_i_13/COUTH
                         net (fo=62, routed)          0.543     6.461    csr_sqrt_elem_out[4][13]
    SLICE_X77Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.067     6.528 r  csr_rdata[12]_i_199/O
                         net (fo=9, routed)           0.381     6.909    csr_rdata_reg[12]_i_67/I3
    SLICE_X79Y175        LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.164     7.073 r  csr_rdata_reg[12]_i_67/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     7.073    csr_rdata_reg[12]_i_67_n_3
    SLICE_X79Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     7.308 r  csr_rdata_reg[12]_i_13/COUTH
                         net (fo=80, routed)          0.456     7.764    csr_sqrt_elem_out[4][12]
    SLICE_X78Y179        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.199     7.963 r  csr_rdata[11]_i_204/O
                         net (fo=9, routed)           0.274     8.237    csr_rdata_reg[11]_i_66/I3
    SLICE_X78Y176        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.130     8.367 r  csr_rdata_reg[11]_i_66/LUTCY2_INST/GE
                         net (fo=1, routed)           0.041     8.408    csr_rdata_reg[11]_i_66_n_0
    SLICE_X78Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.188     8.596 r  csr_rdata_reg[11]_i_13/COUTH
                         net (fo=68, routed)          0.478     9.074    csr_sqrt_elem_out[4][11]
    SLICE_X77Y177        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.206     9.280 f  csr_rdata[10]_i_208/O
                         net (fo=9, routed)           0.314     9.594    csr_rdata_reg[10]_i_70/I3
    SLICE_X81Y176        LUTCY1 (Prop_G5LUT_SLICEM_I3_PROP)
                                                      0.123     9.717 r  csr_rdata_reg[10]_i_70/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     9.719    csr_rdata_reg[10]_i_70_n_3
    SLICE_X81Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.176     9.895 r  csr_rdata_reg[10]_i_13/COUTH
                         net (fo=86, routed)          0.394    10.289    csr_sqrt_elem_out[4][10]
    SLICE_X80Y181        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.199    10.488 r  csr_rdata[9]_i_379/O
                         net (fo=9, routed)           0.317    10.805    csr_rdata_reg[9]_i_199/I3
    SLICE_X80Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    10.918 r  csr_rdata_reg[9]_i_199/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.918    csr_rdata_reg[9]_i_199_n_3
    SLICE_X80Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    11.113 r  csr_rdata_reg[9]_i_63/COUTH
                         net (fo=3, routed)           0.002    11.115    csr_rdata_reg[9]_i_63_n_3
    SLICE_X80Y176        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    11.168 r  csr_rdata_reg[9]_i_13/COUTH
                         net (fo=70, routed)          0.622    11.790    csr_sqrt_elem_out[4][9]
    SLICE_X77Y178        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.203    11.993 f  csr_rdata[8]_i_207/O
                         net (fo=9, routed)           0.433    12.426    csr_rdata_reg[8]_i_69/I3
    SLICE_X82Y175        LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.113    12.539 r  csr_rdata_reg[8]_i_69/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    12.539    csr_rdata_reg[8]_i_69_n_3
    SLICE_X82Y175        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.195    12.734 r  csr_rdata_reg[8]_i_13/COUTH
                         net (fo=94, routed)          0.646    13.380    csr_sqrt_elem_out[4][8]
    SLICE_X79Y179        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    13.447 r  csr_rdata[7]_i_388/O
                         net (fo=10, routed)          0.351    13.798    csr_rdata_reg[7]_i_195/I3
    SLICE_X82Y178        LUTCY1 (Prop_B5LUT_SLICEL_I3_PROP)
                                                      0.122    13.920 r  csr_rdata_reg[7]_i_195/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.921    csr_rdata_reg[7]_i_195_n_3
    SLICE_X82Y178        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.253    14.174 r  csr_rdata_reg[7]_i_63/COUTH
                         net (fo=3, routed)           0.001    14.175    csr_rdata_reg[7]_i_63_n_3
    SLICE_X82Y179        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    14.228 r  csr_rdata_reg[7]_i_13/COUTH
                         net (fo=87, routed)          0.724    14.952    udm/udm_controller/csr_sqrt_elem_out[4][7]
    SLICE_X114Y171       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.067    15.019 r  udm/udm_controller/csr_rdata[7]_i_5/O
                         net (fo=1, routed)           0.312    15.331    udm/udm_controller/csr_rdata[7]_i_5_n_0
    SLICE_X110Y170       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.069    15.400 r  udm/udm_controller/csr_rdata[7]_i_2/O
                         net (fo=1, routed)           0.245    15.645    udm/udm_controller/csr_rdata[7]_i_2_n_0
    SLICE_X110Y170       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038    15.683 r  udm/udm_controller/csr_rdata[7]_i_1/O
                         net (fo=1, routed)           0.082    15.765    udm_n_11
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X110Y170       FDRE                                         r  csr_rdata_reg[7]/C
                         clock pessimism              0.668    13.982    
                         clock uncertainty           -0.165    13.818    
    SLICE_X110Y170       FDRE (Setup_BFF2_SLICEL_C_D)
                                                     -0.001    13.817    csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[6][8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 3.641ns (34.949%)  route 6.777ns (65.051%))
  Logic Levels:           25  (LOOKAHEAD8=10 LUT5=5 LUT6=3 LUTCY1=6 LUTCY2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.612ns (routing 0.722ns, distribution 2.890ns)
  Clock Net Delay (Destination): 3.163ns (routing 0.622ns, distribution 2.541ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.612     4.211    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y189       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.126     4.337 r  csr_elem_in_reg[6][8]_replica/Q
                         net (fo=2, routed)           0.207     4.544    csr_rdata_reg[14]_i_283/I3
    SLICE_X114Y188       LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.129     4.673 r  csr_rdata_reg[14]_i_283/LUTCY2_INST/GE
                         net (fo=1, routed)           0.046     4.719    csr_rdata_reg[14]_i_283_n_0
    SLICE_X114Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.219     4.938 r  csr_rdata_reg[14]_i_192/COUTH
                         net (fo=3, routed)           0.001     4.939    csr_rdata_reg[14]_i_192_n_3
    SLICE_X114Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     4.992 r  csr_rdata_reg[14]_i_101/COUTH
                         net (fo=3, routed)           0.001     4.993    csr_rdata_reg[14]_i_101_n_3
    SLICE_X114Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053     5.046 r  csr_rdata_reg[14]_i_28/COUTH
                         net (fo=78, routed)          0.362     5.408    csr_rdata_reg[13]_i_89/I2
    SLICE_X115Y190       LUTCY1 (Prop_H5LUT_SLICEM_I2_PROP)
                                                      0.168     5.576 r  csr_rdata_reg[13]_i_89/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.577    csr_rdata_reg[13]_i_89_n_3
    SLICE_X115Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.183     5.760 r  csr_rdata_reg[13]_i_15/COUTH
                         net (fo=62, routed)          0.480     6.240    csr_sqrt_elem_out[6][13]
    SLICE_X112Y191       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.134     6.374 r  csr_rdata[12]_i_231/O
                         net (fo=9, routed)           0.354     6.728    csr_rdata_reg[12]_i_85/I3
    SLICE_X112Y187       LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     6.888 r  csr_rdata_reg[12]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.888    csr_rdata_reg[12]_i_85_n_3
    SLICE_X112Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     7.122 r  csr_rdata_reg[12]_i_15/COUTH
                         net (fo=80, routed)          0.399     7.521    csr_sqrt_elem_out[6][12]
    SLICE_X113Y186       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.069     7.590 r  csr_rdata[11]_i_238/O
                         net (fo=9, routed)           0.295     7.885    csr_rdata_reg[11]_i_84/I3
    SLICE_X113Y190       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122     8.007 r  csr_rdata_reg[11]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.009    csr_rdata_reg[11]_i_84_n_3
    SLICE_X113Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243     8.252 r  csr_rdata_reg[11]_i_15/COUTH
                         net (fo=68, routed)          0.535     8.787    csr_sqrt_elem_out[6][11]
    SLICE_X114Y191       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.181     8.968 f  csr_rdata[10]_i_239/O
                         net (fo=9, routed)           0.233     9.201    csr_rdata_reg[10]_i_85/I3
    SLICE_X111Y190       LUTCY1 (Prop_D5LUT_SLICEM_I3_PROP)
                                                      0.115     9.316 r  csr_rdata_reg[10]_i_85/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.316    csr_rdata_reg[10]_i_85_n_3
    SLICE_X111Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTH)
                                                      0.235     9.551 r  csr_rdata_reg[10]_i_15/COUTH
                         net (fo=86, routed)          0.490    10.041    csr_sqrt_elem_out[6][10]
    SLICE_X109Y189       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.067    10.108 f  csr_rdata[9]_i_238/O
                         net (fo=9, routed)           0.440    10.548    csr_rdata_reg[9]_i_84/I3
    SLICE_X115Y184       LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.670 r  csr_rdata_reg[9]_i_84/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.672    csr_rdata_reg[9]_i_84_n_3
    SLICE_X115Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    10.915 r  csr_rdata_reg[9]_i_15/COUTH
                         net (fo=70, routed)          0.570    11.485    csr_sqrt_elem_out[6][9]
    SLICE_X110Y189       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.112    11.597 r  csr_rdata[8]_i_451/O
                         net (fo=10, routed)          0.406    12.003    csr_rdata_reg[8]_i_232/I3
    SLICE_X114Y184       LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.116    12.119 r  csr_rdata_reg[8]_i_232/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    12.121    csr_rdata_reg[8]_i_232_n_3
    SLICE_X114Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.191    12.312 r  csr_rdata_reg[8]_i_81/COUTH
                         net (fo=3, routed)           0.001    12.313    csr_rdata_reg[8]_i_81_n_3
    SLICE_X114Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.053    12.366 r  csr_rdata_reg[8]_i_15/COUTH
                         net (fo=95, routed)          1.192    13.558    udm/udm_controller/csr_sqrt_elem_out[6][8]
    SLICE_X102Y188       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114    13.672 r  udm/udm_controller/csr_rdata[8]_i_6/O
                         net (fo=1, routed)           0.425    14.097    udm/udm_controller/csr_rdata[8]_i_6_n_0
    SLICE_X102Y169       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130    14.227 r  udm/udm_controller/csr_rdata[8]_i_2/O
                         net (fo=1, routed)           0.257    14.484    udm/udm_controller/csr_rdata[8]_i_2_n_0
    SLICE_X103Y169       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.069    14.553 r  udm/udm_controller/csr_rdata[8]_i_1/O
                         net (fo=1, routed)           0.076    14.629    udm_n_10
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.163    13.305    clk_gen
    SLICE_X103Y169       FDRE                                         r  csr_rdata_reg[8]/C
                         clock pessimism              0.592    13.897    
                         clock uncertainty           -0.165    13.733    
    SLICE_X103Y169       FDRE (Setup_DFF2_SLICEM_C_D)
                                                     -0.003    13.730    csr_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.730    
                         arrival time                         -14.629    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 csr_elem_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 3.537ns (37.620%)  route 5.865ns (62.380%))
  Logic Levels:           24  (LOOKAHEAD8=9 LUT5=4 LUT6=3 LUTCY1=7 LUTCY2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.599ns (routing 0.722ns, distribution 2.877ns)
  Clock Net Delay (Destination): 3.172ns (routing 0.622ns, distribution 2.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.599     4.198    clk_gen
    SLICE_X77Y183        FDRE                                         r  csr_elem_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.125     4.323 f  csr_elem_in_reg[2][1]/Q
                         net (fo=32, routed)          0.298     4.621    csr_rdata_reg[14]_i_334/I3
    SLICE_X77Y183        LUTCY1 (Prop_B5LUT_SLICEM_I3_PROP)
                                                      0.125     4.746 r  csr_rdata_reg[14]_i_334/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.748    csr_rdata_reg[14]_i_334_n_3
    SLICE_X77Y183        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.253     5.001 r  csr_rdata_reg[14]_i_246/COUTH
                         net (fo=3, routed)           0.002     5.003    csr_rdata_reg[14]_i_246_n_3
    SLICE_X77Y184        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.056 r  csr_rdata_reg[14]_i_156/COUTH
                         net (fo=3, routed)           0.002     5.058    csr_rdata_reg[14]_i_156_n_3
    SLICE_X77Y185        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.111 r  csr_rdata_reg[14]_i_65/COUTH
                         net (fo=3, routed)           0.002     5.113    csr_rdata_reg[14]_i_65_n_3
    SLICE_X77Y186        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.053     5.166 r  csr_rdata_reg[14]_i_24/COUTH
                         net (fo=78, routed)          0.363     5.529    csr_rdata_reg[12]_i_320/I3
    SLICE_X76Y188        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.160     5.689 r  csr_rdata_reg[12]_i_320/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.689    csr_rdata_reg[12]_i_320_n_3
    SLICE_X76Y188        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTD)
                                                      0.198     5.887 r  csr_rdata_reg[12]_i_443/COUTD
                         net (fo=2, routed)           0.012     5.899    csr_rdata_reg[12]_i_321/I4
    SLICE_X76Y188        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.093     5.992 f  csr_rdata_reg[12]_i_321/LUTCY1_INST/O
                         net (fo=1, routed)           0.269     6.261    csr_rdata_reg[12]_i_321_n_1
    SLICE_X77Y187        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.193     6.454 f  csr_rdata[12]_i_169/O
                         net (fo=9, routed)           0.305     6.759    csr_rdata_reg[12]_i_51/I3
    SLICE_X77Y191        LUTCY1 (Prop_F5LUT_SLICEM_I3_PROP)
                                                      0.116     6.875 r  csr_rdata_reg[12]_i_51/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     6.875    csr_rdata_reg[12]_i_51_n_3
    SLICE_X77Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPF_COUTH)
                                                      0.195     7.070 r  csr_rdata_reg[12]_i_11/COUTH
                         net (fo=80, routed)          0.553     7.623    csr_sqrt_elem_out[2][12]
    SLICE_X74Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.197     7.820 r  csr_rdata[11]_i_169/O
                         net (fo=9, routed)           0.405     8.225    csr_rdata_reg[10]_i_169/I2
    SLICE_X76Y191        LUTCY2 (Prop_E6LUT_SLICEL_I2_GE)
                                                      0.131     8.356 r  csr_rdata_reg[10]_i_169/LUTCY2_INST/GE
                         net (fo=1, routed)           0.044     8.400    csr_rdata_reg[10]_i_169_n_0
    SLICE_X76Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTF)
                                                      0.101     8.501 r  csr_rdata_reg[10]_i_348/COUTF
                         net (fo=2, routed)           0.009     8.510    csr_rdata_reg[10]_i_349/I4
    SLICE_X76Y191        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.091     8.601 f  csr_rdata_reg[10]_i_349/LUTCY1_INST/O
                         net (fo=1, routed)           0.442     9.043    csr_rdata_reg[10]_i_349_n_1
    SLICE_X74Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.110     9.153 f  csr_rdata[10]_i_171/O
                         net (fo=9, routed)           0.400     9.553    csr_rdata_reg[10]_i_49/I3
    SLICE_X78Y191        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.113     9.666 r  csr_rdata_reg[10]_i_49/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     9.666    csr_rdata_reg[10]_i_49_n_3
    SLICE_X78Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.234     9.900 r  csr_rdata_reg[10]_i_11/COUTH
                         net (fo=86, routed)          0.610    10.510    csr_sqrt_elem_out[2][10]
    SLICE_X81Y193        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.041    10.551 f  csr_rdata[9]_i_170/O
                         net (fo=9, routed)           0.266    10.817    csr_rdata_reg[9]_i_48/I3
    SLICE_X79Y191        LUTCY1 (Prop_C5LUT_SLICEM_I3_PROP)
                                                      0.122    10.939 r  csr_rdata_reg[9]_i_48/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002    10.941    csr_rdata_reg[9]_i_48_n_3
    SLICE_X79Y191        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPC_COUTH)
                                                      0.243    11.184 r  csr_rdata_reg[9]_i_11/COUTH
                         net (fo=70, routed)          1.314    12.498    udm/udm_controller/csr_sqrt_elem_out[2][9]
    SLICE_X109Y178       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.215    12.713 r  udm/udm_controller/csr_rdata[9]_i_4/O
                         net (fo=1, routed)           0.283    12.996    udm/udm_controller/csr_rdata[9]_i_4_n_0
    SLICE_X111Y178       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.114    13.110 r  udm/udm_controller/csr_rdata[9]_i_2/O
                         net (fo=1, routed)           0.200    13.310    udm/udm_controller/csr_rdata[9]_i_2_n_0
    SLICE_X111Y178       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.208    13.518 r  udm/udm_controller/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.082    13.600    udm_n_9
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.172    13.314    clk_gen
    SLICE_X111Y178       FDRE                                         r  csr_rdata_reg[9]/C
                         clock pessimism              0.720    14.035    
                         clock uncertainty           -0.165    13.870    
    SLICE_X111Y178       FDRE (Setup_BFF2_SLICEM_C_D)
                                                     -0.002    13.868    csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[9][30]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.058ns (14.684%)  route 0.337ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X107Y165       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y165       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.531 r  udm/udm_controller/bus_wdata_bo_reg[30]/Q
                         net (fo=14, routed)          0.337     2.868    udm_wdata[30]
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X101Y190       FDRE                                         r  csr_elem_in_reg[9][30]_replica/C
                         clock pessimism             -0.603     2.658    
                         clock uncertainty            0.165     2.822    
    SLICE_X101Y190       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     2.867    csr_elem_in_reg[9][30]_replica
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.116ns (30.851%)  route 0.260ns (69.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 0.430ns, distribution 1.979ns)
  Clock Net Delay (Destination): 2.797ns (routing 0.527ns, distribution 2.270ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.409     2.746    clk_gen
    SLICE_X95Y166        FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.803 r  LED_reg[4]/Q
                         net (fo=2, routed)           0.223     3.026    udm/udm_controller/csr_rdata_reg[15][4]
    SLICE_X99Y167        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.029     3.055 r  udm/udm_controller/csr_rdata[4]_i_3/O
                         net (fo=1, routed)           0.008     3.063    udm/udm_controller/csr_rdata[4]_i_3_n_0
    SLICE_X99Y167        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.030     3.093 r  udm/udm_controller/csr_rdata[4]_i_1/O
                         net (fo=1, routed)           0.029     3.122    udm_n_14
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.797     3.602    clk_gen
    SLICE_X99Y167        FDRE                                         r  csr_rdata_reg[4]/C
                         clock pessimism             -0.693     2.908    
                         clock uncertainty            0.165     3.073    
    SLICE_X99Y167        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     3.117    csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.161ns (28.699%)  route 0.400ns (71.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 0.430ns, distribution 1.984ns)
  Clock Net Delay (Destination): 2.978ns (routing 0.527ns, distribution 2.451ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.414     2.751    clk_gen
    SLICE_X93Y179        FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y179        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.808 r  LED_reg[0]/Q
                         net (fo=2, routed)           0.219     3.027    udm/udm_controller/csr_rdata_reg[15][0]
    SLICE_X94Y175        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.062     3.089 r  udm/udm_controller/csr_rdata[0]_i_3/O
                         net (fo=1, routed)           0.154     3.243    udm/udm_controller/csr_rdata[0]_i_3_n_0
    SLICE_X94Y179        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.042     3.285 r  udm/udm_controller/csr_rdata[0]_i_1/O
                         net (fo=1, routed)           0.027     3.312    udm_n_18
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.978     3.783    clk_gen
    SLICE_X94Y179        FDRE                                         r  csr_rdata_reg[0]/C
                         clock pessimism             -0.693     3.089    
                         clock uncertainty            0.165     3.254    
    SLICE_X94Y179        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     3.299    csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_addr_bo_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.156ns (41.053%)  route 0.224ns (58.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 0.430ns, distribution 1.706ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.136     2.473    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.529 r  udm/udm_controller/bus_addr_bo_reg[19]/Q
                         net (fo=7, routed)           0.168     2.697    udm/udm_controller/udm_addr[19]
    SLICE_X104Y165       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     2.768 r  udm/udm_controller/bus_addr_bo[20]_i_2/O
                         net (fo=1, routed)           0.042     2.810    udm/udm_controller/bus_addr_bo[20]_i_2_n_0
    SLICE_X104Y165       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.029     2.839 r  udm/udm_controller/bus_addr_bo[20]_i_1/O
                         net (fo=1, routed)           0.014     2.853    udm/udm_controller/p_1_in[20]
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.723     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X104Y165       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.044     2.838    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[6][18]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 0.430ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.527ns, distribution 1.929ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.133     2.470    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.527 r  udm/udm_controller/bus_wdata_bo_reg[18]/Q
                         net (fo=13, routed)          0.356     2.883    udm_wdata[18]
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.456     3.261    clk_gen
    SLICE_X114Y189       FDRE                                         r  csr_elem_in_reg[6][18]_replica/C
                         clock pessimism             -0.603     2.658    
                         clock uncertainty            0.165     2.822    
    SLICE_X114Y189       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.866    csr_elem_in_reg[6][18]_replica
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_elem_in_reg[5][2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.058ns (23.482%)  route 0.189ns (76.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.210ns (routing 0.430ns, distribution 1.780ns)
  Clock Net Delay (Destination): 2.452ns (routing 0.527ns, distribution 1.925ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.210     2.547    udm/udm_controller/clk_out1
    SLICE_X108Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.058     2.605 r  udm/udm_controller/bus_wdata_bo_reg[2]/Q
                         net (fo=15, routed)          0.189     2.794    udm_wdata[2]
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.452     3.257    clk_gen
    SLICE_X112Y170       FDRE                                         r  csr_elem_in_reg[5][2]_replica/C
                         clock pessimism             -0.693     2.563    
                         clock uncertainty            0.165     2.728    
    SLICE_X112Y170       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.044     2.772    csr_elem_in_reg[5][2]_replica
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.842%)  route 0.179ns (64.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=64, routed)          0.161     2.752    udm/udm_controller/state__0[0]
    SLICE_X103Y161       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.042     2.794 r  udm/udm_controller/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.018     2.812    udm/udm_controller/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.741     2.581    
                         clock uncertainty            0.165     2.746    
    SLICE_X103Y161       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.044     2.790    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 udm/udm_controller/rx_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.119ns (34.593%)  route 0.225ns (65.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 0.430ns, distribution 1.783ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.527ns, distribution 2.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.213     2.550    udm/udm_controller/clk_out1
    SLICE_X108Y162       FDRE                                         r  udm/udm_controller/rx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y162       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.058     2.608 r  udm/udm_controller/rx_req_reg/Q
                         net (fo=13, routed)          0.210     2.818    udm/udm_controller/rx_req_reg_n_0
    SLICE_X106Y161       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.061     2.879 r  udm/udm_controller/bus_req_o_i_2/O
                         net (fo=1, routed)           0.015     2.894    udm/udm_controller/bus_req_o_i_2_n_0
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.546     3.351    udm/udm_controller/clk_out1
    SLICE_X106Y161       FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism             -0.693     2.657    
                         clock uncertainty            0.165     2.822    
    SLICE_X106Y161       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     2.867    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.106ns (29.944%)  route 0.248ns (70.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.527ns, distribution 2.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y161       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.058     2.591 r  udm/udm_controller/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.219     2.810    udm/udm_controller/state__0[1]
    SLICE_X105Y165       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.048     2.858 r  udm/udm_controller/bus_addr_bo[13]_i_1/O
                         net (fo=1, routed)           0.029     2.887    udm/udm_controller/p_1_in[13]
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.534     3.339    udm/udm_controller/clk_out1
    SLICE_X105Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism             -0.693     2.645    
                         clock uncertainty            0.165     2.810    
    SLICE_X105Y165       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.044     2.854    udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.066ns (22.222%)  route 0.231ns (77.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.128ns (routing 0.430ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.527ns, distribution 1.911ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.128     2.465    udm/udm_controller/clk_out1
    SLICE_X103Y160       FDRE                                         r  udm/udm_controller/tr_length_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y160       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.056     2.521 r  udm/udm_controller/tr_length_reg[24]/Q
                         net (fo=5, routed)           0.204     2.725    udm/udm_controller/tr_length_reg_n_0_[24]
    SLICE_X102Y157       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.010     2.735 r  udm/udm_controller/tr_length[16]_i_1/O
                         net (fo=1, routed)           0.027     2.762    udm/udm_controller/p_0_in[16]
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.438     3.243    udm/udm_controller/clk_out1
    SLICE_X102Y157       FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
                         clock pessimism             -0.723     2.519    
                         clock uncertainty            0.165     2.684    
    SLICE_X102Y157       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.729    udm/udm_controller/tr_length_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism             -0.693     2.768    
    SLICE_X110Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.008     2.776    udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism             -0.693     2.768    
    SLICE_X110Y164       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.008     2.776    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[18]/C
                         clock pessimism             -0.693     2.652    
    SLICE_X104Y164       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.008     2.660    udm/udm_controller/bus_addr_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism             -0.693     2.652    
    SLICE_X104Y164       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.660    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism             -0.693     2.652    
    SLICE_X104Y164       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.008     2.660    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.693     2.629    
    SLICE_X103Y161       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.007     2.636    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.693     2.629    
    SLICE_X103Y161       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.007     2.636    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.693     2.629    
    SLICE_X103Y161       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.007     2.636    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[17]/C
                         clock pessimism             -0.693     2.659    
    SLICE_X104Y165       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.667    udm/udm_controller/bus_addr_bo_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.693     2.659    
    SLICE_X104Y165       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.008     2.667    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism             -0.693     2.768    
                         clock uncertainty            0.165     2.933    
    SLICE_X110Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.008     2.941    udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism             -0.693     2.768    
                         clock uncertainty            0.165     2.933    
    SLICE_X110Y164       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.008     2.941    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[18]/C
                         clock pessimism             -0.693     2.652    
                         clock uncertainty            0.165     2.817    
    SLICE_X104Y164       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.008     2.825    udm/udm_controller/bus_addr_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism             -0.693     2.652    
                         clock uncertainty            0.165     2.817    
    SLICE_X104Y164       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.825    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism             -0.693     2.652    
                         clock uncertainty            0.165     2.817    
    SLICE_X104Y164       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.008     2.825    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.693     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X103Y161       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.007     2.801    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.693     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X103Y161       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.007     2.801    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.693     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X103Y161       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.007     2.801    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[17]/C
                         clock pessimism             -0.693     2.659    
                         clock uncertainty            0.165     2.824    
    SLICE_X104Y165       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.832    udm/udm_controller/bus_addr_bo_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.693     2.659    
                         clock uncertainty            0.165     2.824    
    SLICE_X104Y165       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.008     2.832    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        8.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism             -0.693     2.768    
                         clock uncertainty            0.165     2.933    
    SLICE_X110Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.008     2.941    udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism             -0.693     2.768    
                         clock uncertainty            0.165     2.933    
    SLICE_X110Y164       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.008     2.941    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[18]/C
                         clock pessimism             -0.693     2.652    
                         clock uncertainty            0.165     2.817    
    SLICE_X104Y164       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.008     2.825    udm/udm_controller/bus_addr_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism             -0.693     2.652    
                         clock uncertainty            0.165     2.817    
    SLICE_X104Y164       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.825    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism             -0.693     2.652    
                         clock uncertainty            0.165     2.817    
    SLICE_X104Y164       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.008     2.825    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.693     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X103Y161       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.007     2.801    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.693     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X103Y161       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.007     2.801    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.693     2.629    
                         clock uncertainty            0.165     2.794    
    SLICE_X103Y161       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.007     2.801    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[17]/C
                         clock pessimism             -0.693     2.659    
                         clock uncertainty            0.165     2.824    
    SLICE_X104Y165       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.832    udm/udm_controller/bus_addr_bo_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.693     2.659    
                         clock uncertainty            0.165     2.824    
    SLICE_X104Y165       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.008     2.832    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        8.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.125ns (11.426%)  route 0.969ns (88.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.157ns (routing 0.622ns, distribution 2.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.969     5.419    udm/udm_controller/Q[0]
    SLICE_X103Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.157    13.299    udm/udm_controller/clk_out1
    SLICE_X103Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.720    14.020    
                         clock uncertainty           -0.165    13.855    
    SLICE_X103Y164       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.151    13.704    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                         13.704    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[18]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.125ns (11.500%)  route 0.962ns (88.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.166ns (routing 0.622ns, distribution 2.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.962     5.412    udm/udm_controller/Q[0]
    SLICE_X107Y166       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.166    13.308    udm/udm_controller/clk_out1
    SLICE_X107Y166       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.720    14.029    
                         clock uncertainty           -0.165    13.864    
    SLICE_X107Y166       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.151    13.713    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.125ns (11.510%)  route 0.961ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.165ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.329ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.726ns (routing 0.722ns, distribution 3.004ns)
  Clock Net Delay (Destination): 3.168ns (routing 0.622ns, distribution 2.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.667     1.804    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.726     0.078 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.436     0.514    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.085     0.599 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.726     4.325    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.125     4.450 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.961     5.411    udm/udm_controller/Q[0]
    SLICE_X105Y163       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    IOB_X76Y0                                         0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135    11.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.583    11.718    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.014     9.704 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    10.076    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.066    10.142 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         3.168    13.310    udm/udm_controller/clk_out1
    SLICE_X105Y163       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.720    14.031    
                         clock uncertainty           -0.165    13.866    
    SLICE_X105Y163       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.151    13.715    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  8.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism             -0.693     2.768    
    SLICE_X110Y164       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.008     2.776    udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.057ns (12.667%)  route 0.393ns (87.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.657ns (routing 0.527ns, distribution 2.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.393     2.983    udm/udm_controller/Q[0]
    SLICE_X110Y164       FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.657     3.462    udm/udm_controller/clk_out1
    SLICE_X110Y164       FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism             -0.693     2.768    
    SLICE_X110Y164       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.008     2.776    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[18]/C
                         clock pessimism             -0.693     2.652    
    SLICE_X104Y164       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.008     2.660    udm/udm_controller/bus_addr_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism             -0.693     2.652    
    SLICE_X104Y164       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.660    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.057ns (13.318%)  route 0.371ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.541ns (routing 0.527ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.371     2.961    udm/udm_controller/Q[0]
    SLICE_X104Y164       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.541     3.346    udm/udm_controller/clk_out1
    SLICE_X104Y164       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism             -0.693     2.652    
    SLICE_X104Y164       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.008     2.660    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.693     2.629    
    SLICE_X103Y161       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.007     2.636    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.693     2.629    
    SLICE_X103Y161       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.007     2.636    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.057ns (13.801%)  route 0.356ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.527ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.356     2.946    udm/udm_controller/Q[0]
    SLICE_X103Y161       FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.518     3.323    udm/udm_controller/clk_out1
    SLICE_X103Y161       FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.693     2.629    
    SLICE_X103Y161       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.007     2.636    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[17]/C
                         clock pessimism             -0.693     2.659    
    SLICE_X104Y165       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.008     2.667    udm/udm_controller/bus_addr_bo_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.057ns (12.639%)  route 0.394ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Net Delay (Source):      2.196ns (routing 0.430ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.527ns, distribution 2.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.135     1.135 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.361     1.496    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.457     0.039 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.246     0.285    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.052     0.337 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.196     2.533    reset_sync/clk_out1
    SLICE_X113Y159       FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y159       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.057     2.590 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=216, routed)         0.394     2.984    udm/udm_controller/Q[0]
    SLICE_X104Y165       FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X76Y0                                         0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    IOB_X76Y0            IBUF (Prop_IOB_M_XPIOB_I_O)
                                                      1.137     1.137 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.462     1.599    sys_clk/inst/clk_in1_sys_clk
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.176     0.423 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.312     0.735    sys_clk/inst/clk_out1_sys_clk
    BUFGCE_X8Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.070     0.805 r  sys_clk/inst/clkout1_buf/O
    X7Y2 (CLOCK_ROOT)    net (fo=783, routed)         2.548     3.353    udm/udm_controller/clk_out1
    SLICE_X104Y165       FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism             -0.693     2.659    
    SLICE_X104Y165       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.008     2.667    udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.317    





