WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1263985 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1263985 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 5679866 heartbeat IPC: 1.761 cumulative IPC: 1.132 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 13821746 heartbeat IPC: 1.228 cumulative IPC: 1.194 (Simulation time: 00 hr 04 min 01 sec)
Simulation finished CPU 0 instructions: 20000003 cycles: 16944040 cumulative IPC: 1.18 (Simulation time: 00 hr 04 min 43 sec)
Simulation complete CPU 0 instructions: 20000003 cycles: 16944040 cumulative IPC: 1.18 (Simulation time: 00 hr 04 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/641.leela_s-149B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.18 instructions: 20000003 cycles: 16944040
CPU 0 Branch Prediction Accuracy: 88.52% MPKI: 19.93 Average ROB Occupancy at Mispredict: 16.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.105
BRANCH_INDIRECT: 0.0238
BRANCH_CONDITIONAL: 19.7
BRANCH_DIRECT_CALL: 0.0141
BRANCH_INDIRECT_CALL: 0.0089
BRANCH_RETURN: 0.0417

LLC TOTAL        ACCESS:     111932 HIT:      87059 MISS:      24873
LLC LOAD         ACCESS:      40980 HIT:      23553 MISS:      17427
LLC RFO          ACCESS:      29904 HIT:      22560 MISS:       7344
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      40874 HIT:      40874 MISS:          0
LLC TRANSLATION  ACCESS:        174 HIT:         72 MISS:        102
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 176.8 cycles
cpu0_DTLB TOTAL        ACCESS:    4917989 HIT:    4895906 MISS:      22083
cpu0_DTLB LOAD         ACCESS:    4917989 HIT:    4895906 MISS:      22083
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.63 cycles
cpu0_ITLB TOTAL        ACCESS:     737314 HIT:     736512 MISS:        802
cpu0_ITLB LOAD         ACCESS:     737314 HIT:     736512 MISS:        802
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 17.41 cycles
cpu0_L1D TOTAL        ACCESS:    6487013 HIT:    5740324 MISS:     746689
cpu0_L1D LOAD         ACCESS:    3644625 HIT:    3341667 MISS:     302958
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2841916 HIT:    2398472 MISS:     443444
cpu0_L1D TRANSLATION  ACCESS:        472 HIT:        185 MISS:        287
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.834 cycles
cpu0_L1I TOTAL        ACCESS:     831107 HIT:     820728 MISS:      10379
cpu0_L1I LOAD         ACCESS:     831107 HIT:     820728 MISS:      10379
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 18.58 cycles
cpu0_L2C TOTAL        ACCESS:     246867 HIT:     175787 MISS:      71080
cpu0_L2C LOAD         ACCESS:     102363 HIT:      61383 MISS:      40980
cpu0_L2C RFO          ACCESS:      59673 HIT:      29769 MISS:      29904
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      84544 HIT:      84522 MISS:         22
cpu0_L2C TRANSLATION  ACCESS:        287 HIT:        113 MISS:        174
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 82.25 cycles
cpu0_STLB TOTAL        ACCESS:      10270 HIT:       9799 MISS:        471
cpu0_STLB LOAD         ACCESS:      10270 HIT:       9799 MISS:        471
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 264.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19165
  ROW_BUFFER_MISS:       5708
 AVG DBUS CONGESTED CYCLE: 3.951
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          2
  FULL:         21
