
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000196                       # Number of seconds simulated
sim_ticks                                   195732000                       # Number of ticks simulated
final_tick                                  195732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175579                       # Simulator instruction rate (inst/s)
host_op_rate                                   176990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7772187                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741156                       # Number of bytes of host memory used
host_seconds                                    25.18                       # Real time elapsed on the host
sim_insts                                     4421702                       # Number of instructions simulated
sim_ops                                       4457262                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        117760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             159040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2485                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        179510760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        601638976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          3269777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1961866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1634889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1634889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          1634889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           980933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           326978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           326978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          1634889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           326978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1634889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           326978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1307911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             812539595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    179510760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      3269777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1961866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1634889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1634889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       980933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       326978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       326978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       326978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       326978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        190301024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       179510760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       601638976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         3269777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1961866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1634889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1634889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         1634889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          980933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          326978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          326978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         1634889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          326978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1634889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          326978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1307911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            812539595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 159040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  159040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           26                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     195689500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.266171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.976201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          146     38.42%     38.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     13.68%     52.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      8.68%     60.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      4.21%     65.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.63%     67.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.63%     70.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.58%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.84%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100     26.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          380                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     23670250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                70264000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9525.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28275.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       812.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    812.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      78748.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2131920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1163250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10732800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12714000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62644995                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             61998000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              151384965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            776.666722                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    102636250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85793750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   740880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   404250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8533200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             12714000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             63729135                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             61047000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              147168465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            755.034354                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    100943750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      87486250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 41729                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           38785                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1447                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              38494                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 34492                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           89.603575                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1135                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                 83                       # Number of system calls
system.cpu00.numCycles                         391465                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            67692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       449688                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     41729                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            35627                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      278888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  3047                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   52766                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 746                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           348107                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.388935                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.653787                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 258059     74.13%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   7725      2.22%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   8888      2.55%     78.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   6588      1.89%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  11804      3.39%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   4331      1.24%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  11424      3.28%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  13486      3.87%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  25802      7.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             348107                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.106597                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.148731                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  35507                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              250047                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   18091                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               43284                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1178                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1342                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 351                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               460098                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1327                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1178                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  50120                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 13109                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14607                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   46496                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              222597                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               456678                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                95058                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2219                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               120392                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            551373                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             2270791                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         737079                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              498813                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  52560                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          170                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  213674                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              78707                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             49570                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            1037                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            424                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   451997                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               306                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  418376                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            3007                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         40817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       168079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       348107                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.201860                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.966293                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            134475     38.63%     38.63% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              8888      2.55%     41.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            204744     58.82%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        348107                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              241146     57.64%     57.64% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              57547     13.75%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.39% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              73058     17.46%     88.86% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             46622     11.14%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               418376                       # Type of FU issued
system.cpu00.iq.rate                         1.068744                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          1187810                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          493134                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       416598                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               418348                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             85                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         7876                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         3350                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1178                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  5717                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 472                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            452310                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               78707                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              49570                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 446                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          616                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1141                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              417622                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               72591                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             754                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                     119101                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  33581                       # Number of branches executed
system.cpu00.iew.exec_stores                    46510                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.066818                       # Inst execution rate
system.cpu00.iew.wb_sent                       416805                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      416626                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  329860                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  677177                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.064274                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.487110                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         40831                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1102                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       342288                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.202163                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.010557                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       190180     55.56%     55.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        47999     14.02%     69.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        66630     19.47%     89.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         8469      2.47%     91.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1100      0.32%     91.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1526      0.45%     92.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         8739      2.55%     94.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          804      0.23%     95.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        16841      4.92%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       342288                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             382242                       # Number of instructions committed
system.cpu00.commit.committedOps               411486                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       117051                       # Number of memory references committed
system.cpu00.commit.loads                       70831                       # Number of loads committed
system.cpu00.commit.membars                       113                       # Number of memory barriers committed
system.cpu00.commit.branches                    32753                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  379410                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                373                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         237023     57.60%     57.60% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         57409     13.95%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.55% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         70831     17.21%     88.77% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46220     11.23%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          411486                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               16841                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     777204                       # The number of ROB reads
system.cpu00.rob.rob_writes                    910463                       # The number of ROB writes
system.cpu00.timesIdled                           439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         43358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    382242                       # Number of Instructions Simulated
system.cpu00.committedOps                      411486                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.024129                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.024129                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.976440                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.976440                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 658512                       # number of integer regfile reads
system.cpu00.int_regfile_writes                324355                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1468277                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 180235                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                124129                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2568                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         802.171773                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             78324                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3588                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           21.829431                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        70887250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   802.171773                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.783371                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.783371                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          962                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          240407                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         240407                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        68951                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         68951                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         9229                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9229                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        78180                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          78180                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        78183                       # number of overall hits
system.cpu00.dcache.overall_hits::total         78183                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         3269                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         3269                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        36838                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        36838                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        40107                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        40107                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        40107                       # number of overall misses
system.cpu00.dcache.overall_misses::total        40107                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     48583427                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     48583427                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   1995074049                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   1995074049                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2043657476                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2043657476                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2043657476                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2043657476                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        72220                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        72220                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46067                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46067                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       118287                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       118287                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       118290                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       118290                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.045264                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.045264                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.799661                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.799661                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.339065                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.339065                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.339057                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.339057                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 14861.862037                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 14861.862037                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 54158.044655                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 54158.044655                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 50955.131922                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 50955.131922                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 50955.131922                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 50955.131922                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          869                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              22                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2300                       # number of writebacks
system.cpu00.dcache.writebacks::total            2300                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2595                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2595                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        33885                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        33885                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        36480                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        36480                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        36480                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        36480                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          674                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2953                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2953                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3627                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3627                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3627                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3627                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     18073027                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     18073027                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    144397970                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    144397970                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    162470997                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    162470997                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    162470997                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    162470997                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.009333                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.009333                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.064102                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.064102                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.030663                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.030663                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.030662                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.030662                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 26814.580119                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 26814.580119                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 48898.736878                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 48898.736878                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 44794.870968                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 44794.870968                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 44794.870968                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 44794.870968                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             263                       # number of replacements
system.cpu00.icache.tags.tagsinuse         323.598740                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             51887                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             656                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           79.096037                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   323.598740                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.632029                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.632029                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          106188                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         106188                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        51887                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         51887                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        51887                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          51887                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        51887                       # number of overall hits
system.cpu00.icache.overall_hits::total         51887                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          879                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          879                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          879                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          879                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          879                       # number of overall misses
system.cpu00.icache.overall_misses::total          879                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     58052196                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     58052196                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     58052196                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     58052196                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     58052196                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     58052196                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        52766                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        52766                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        52766                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        52766                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        52766                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        52766                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016658                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016658                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016658                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016658                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016658                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016658                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 66043.453925                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 66043.453925                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 66043.453925                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 66043.453925                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 66043.453925                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 66043.453925                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          221                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          221                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          221                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          658                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          658                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          658                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          658                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          658                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     44631295                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     44631295                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     44631295                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     44631295                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     44631295                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     44631295                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.012470                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.012470                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.012470                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.012470                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.012470                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.012470                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 67828.715805                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 67828.715805                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 67828.715805                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 67828.715805                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 67828.715805                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 67828.715805                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 25133                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           24856                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             372                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              23192                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 21567                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           92.993274                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                         147805                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            38230                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       303175                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     25133                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            21651                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                      106050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   767                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   36957                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           144671                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.103981                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.090274                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  90460     62.53%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   5048      3.49%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3125      2.16%     68.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5227      3.61%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   4418      3.05%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   3070      2.12%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5144      3.56%     80.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  11912      8.23%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  16267     11.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             144671                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.170042                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.051182                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14302                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               92578                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    4162                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles               33274                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  355                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                132                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               294693                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                  97                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  355                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  24800                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8834                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles          779                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   26726                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles               83177                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               293363                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                79401                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  399                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            401851                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1445233                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         479204                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              378045                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  23800                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  162525                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              74427                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1341                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             551                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores             10                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   291789                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                45                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  277447                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            1332                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         17010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        80228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       144671                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.917779                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.384598                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              5241      3.62%      3.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              1413      0.98%      4.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            138017     95.40%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        144671                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              155555     56.07%     56.07% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              49156     17.72%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              71777     25.87%     99.65% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               959      0.35%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               277447                       # Type of FU issued
system.cpu01.iq.rate                         1.877115                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           700895                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          308853                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       275580                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               277447                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4570                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          418                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  355                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2090                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   8                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            291837                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               74427                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1341                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                356                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              277137                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               71495                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             308                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      72447                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  23052                       # Number of branches executed
system.cpu01.iew.exec_stores                      952                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.875018                       # Inst execution rate
system.cpu01.iew.wb_sent                       275600                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      275580                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  250860                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  421261                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.864484                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.595498                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         16949                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             344                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples       142317                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.931069                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.427874                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        41378     29.07%     29.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        46090     32.39%     61.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2        24627     17.30%     78.76% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         9902      6.96%     85.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          759      0.53%     86.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2959      2.08%     88.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          164      0.12%     88.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          545      0.38%     88.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        15893     11.17%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total       142317                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             274388                       # Number of instructions committed
system.cpu01.commit.committedOps               274824                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        70780                       # Number of memory references committed
system.cpu01.commit.loads                       69857                       # Number of loads committed
system.cpu01.commit.membars                        13                       # Number of memory barriers committed
system.cpu01.commit.branches                    22988                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  251869                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 23                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         154889     56.36%     56.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         49155     17.89%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.25% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         69857     25.42%     99.66% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          923      0.34%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          274824                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               15893                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     418158                       # The number of ROB reads
system.cpu01.rob.rob_writes                    585967                       # The number of ROB writes
system.cpu01.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     243659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    274388                       # Number of Instructions Simulated
system.cpu01.committedOps                      274824                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.538672                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.538672                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.856419                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.856419                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 452245                       # number of integer regfile reads
system.cpu01.int_regfile_writes                242010                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 1041303                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 136972                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 77807                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             725                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         179.257981                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             67837                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1293                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           52.464811                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   179.257981                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.175057                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.175057                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          143693                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         143693                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        67445                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         67445                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          385                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data        67830                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          67830                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        67832                       # number of overall hits
system.cpu01.dcache.overall_hits::total         67832                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2817                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2817                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          525                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          525                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           10                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3342                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3342                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3343                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3343                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     27240694                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     27240694                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      8999000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      8999000                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        49999                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        49999                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     36239694                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     36239694                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     36239694                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     36239694                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        70262                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        70262                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        71172                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        71172                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        71175                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        71175                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.040093                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.040093                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.576923                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.576923                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.046957                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.046957                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.046969                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.046969                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data  9670.107916                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total  9670.107916                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 17140.952381                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 17140.952381                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  4999.900000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  4999.900000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  4166.666667                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 10843.714542                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 10843.714542                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 10840.470835                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 10840.470835                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         1409                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             159                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     8.861635                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          334                       # number of writebacks
system.cpu01.dcache.writebacks::total             334                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1772                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1772                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          265                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2037                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2037                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2037                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2037                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1045                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1045                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          260                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1305                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1306                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1306                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      8523028                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      8523028                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      3647250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      3647250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        34001                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        34001                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     12170278                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     12170278                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     12181778                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     12181778                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.014873                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.014873                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.018336                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.018336                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.018349                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.018349                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data  8156.007656                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total  8156.007656                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 14027.884615                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 14027.884615                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  3400.100000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3400.100000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data  9325.883525                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total  9325.883525                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data  9327.548239                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total  9327.548239                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          16.926931                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             36880                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          695.849057                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    16.926931                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.033060                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.033060                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           73967                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          73967                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        36880                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         36880                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        36880                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          36880                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        36880                       # number of overall hits
system.cpu01.icache.overall_hits::total         36880                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           77                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           77                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           77                       # number of overall misses
system.cpu01.icache.overall_misses::total           77                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5092904                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5092904                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5092904                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5092904                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5092904                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5092904                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        36957                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        36957                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        36957                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        36957                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        36957                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        36957                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.002084                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002084                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.002084                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002084                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.002084                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002084                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 66141.610390                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 66141.610390                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 66141.610390                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 66141.610390                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 66141.610390                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 66141.610390                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           24                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           24                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           53                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3301569                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3301569                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3301569                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3301569                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3301569                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3301569                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.001434                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.001434                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.001434                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.001434                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 62293.754717                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 62293.754717                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 62293.754717                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 62293.754717                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 62293.754717                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 62293.754717                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 25060                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           24795                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             366                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              23139                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 21533                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           93.059337                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                         147255                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            38093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       302940                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     25060                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            21622                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                      106139                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   751                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   36914                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           144615                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.102776                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.091493                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  90570     62.63%     62.63% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   4910      3.40%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   3167      2.19%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   5231      3.62%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   4319      2.99%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   3012      2.08%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   5469      3.78%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  11490      7.95%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  16447     11.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             144615                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.170181                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.057248                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  14196                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               92615                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    3996                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles               33461                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  347                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                130                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               294562                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                  97                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  347                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  24727                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  9149                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles          832                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   26668                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles               82892                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               293203                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                79147                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  280                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            401606                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1444433                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         479002                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              377640                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  23962                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  162517                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              74460                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1342                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             579                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   291774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                45                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  276959                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            1328                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         17204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        81381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       144615                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.915147                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.390762                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              5426      3.75%      3.75% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1419      0.98%      4.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            137770     95.27%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        144615                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              155326     56.08%     56.08% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              49156     17.75%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              71510     25.82%     99.65% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               967      0.35%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               276959                       # Type of FU issued
system.cpu02.iq.rate                         1.880812                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           699859                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          309029                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       275346                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               276959                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         4627                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          969                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  347                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2182                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                  29                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            291822                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               74460                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1342                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               23                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                348                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              276660                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               71229                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             297                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      72189                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  22997                       # Number of branches executed
system.cpu02.iew.exec_stores                      960                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.878782                       # Inst execution rate
system.cpu02.iew.wb_sent                       275368                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      275346                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  250704                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  420972                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.869858                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.595536                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         17142                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             338                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples       142241                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.930632                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.420433                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        40805     28.69%     28.69% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        46462     32.66%     61.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2        24910     17.51%     78.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3        10014      7.04%     85.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          671      0.47%     86.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2911      2.05%     88.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           91      0.06%     88.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          510      0.36%     88.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        15867     11.16%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total       142241                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             274179                       # Number of instructions committed
system.cpu02.commit.committedOps               274615                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        70760                       # Number of memory references committed
system.cpu02.commit.loads                       69833                       # Number of loads committed
system.cpu02.commit.membars                        13                       # Number of memory barriers committed
system.cpu02.commit.branches                    22935                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  251713                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 23                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         154700     56.33%     56.33% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         49155     17.90%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         69833     25.43%     99.66% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          927      0.34%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          274615                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               15867                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     418092                       # The number of ROB reads
system.cpu02.rob.rob_writes                    585956                       # The number of ROB writes
system.cpu02.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     244209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    274179                       # Number of Instructions Simulated
system.cpu02.committedOps                      274615                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.537076                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.537076                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.861933                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.861933                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 451622                       # number of integer regfile reads
system.cpu02.int_regfile_writes                241917                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 1039818                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 136621                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 77800                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             727                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         179.732749                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             68254                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1294                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           52.746522                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   179.732749                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.175520                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.175520                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          567                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.553711                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          143634                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         143634                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        67869                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         67869                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          383                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          383                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data        68252                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          68252                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        68254                       # number of overall hits
system.cpu02.dcache.overall_hits::total         68254                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2356                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2356                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          527                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          527                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           15                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2883                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2883                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2884                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2884                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     22254897                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     22254897                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      9556500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      9556500                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        65500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        65500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     31811397                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     31811397                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     31811397                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     31811397                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        70225                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        70225                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        71135                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        71135                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        71138                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        71138                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.033549                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.033549                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.579121                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.579121                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.040529                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.040529                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.040541                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data  9446.051358                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total  9446.051358                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 18133.776091                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 18133.776091                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  4366.666667                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  4366.666667                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 11034.130073                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 11034.130073                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 11030.304092                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 11030.304092                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         1089                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          355                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     9.900000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          355                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          289                       # number of writebacks
system.cpu02.dcache.writebacks::total             289                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1310                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1310                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          266                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1576                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1576                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1576                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1576                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1046                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1046                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          261                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           15                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1307                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1307                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1308                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1308                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      7254038                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      7254038                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      3789500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      3789500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     11043538                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     11043538                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     11046538                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     11046538                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.014895                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.014895                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.286813                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.286813                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.018374                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.018374                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.018387                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.018387                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data  6935.026769                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total  6935.026769                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 14519.157088                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 14519.157088                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  2866.666667                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2866.666667                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data  8449.531752                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total  8449.531752                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data  8445.365443                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total  8445.365443                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          16.914551                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             36841                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          708.480769                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    16.914551                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.033036                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.033036                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           73880                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          73880                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        36841                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         36841                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        36841                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          36841                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        36841                       # number of overall hits
system.cpu02.icache.overall_hits::total         36841                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           73                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           73                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           73                       # number of overall misses
system.cpu02.icache.overall_misses::total           73                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4394387                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4394387                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4394387                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4394387                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4394387                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4394387                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        36914                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        36914                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        36914                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        36914                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        36914                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        36914                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.001978                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001978                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.001978                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001978                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.001978                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001978                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 60197.082192                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 60197.082192                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 60197.082192                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 60197.082192                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 60197.082192                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 60197.082192                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           21                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           21                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2772074                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2772074                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2772074                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2772074                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2772074                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2772074                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001409                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001409                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001409                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001409                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001409                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001409                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 53309.115385                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 53309.115385                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 53309.115385                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 53309.115385                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 53309.115385                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 53309.115385                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 25238                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           24969                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             371                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              23263                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 21616                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           92.920088                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                         146895                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            37995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       303628                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     25238                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            21698                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                      106307                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   761                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   36911                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           144690                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.106600                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.098317                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  90711     62.69%     62.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   4831      3.34%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3260      2.25%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   4978      3.44%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   4392      3.04%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   3024      2.09%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   5353      3.70%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  11415      7.89%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  16726     11.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             144690                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.171810                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.066973                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  14279                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               92494                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    4334                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles               33231                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  352                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                130                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               295354                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                  89                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  352                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  24864                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8660                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles          911                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   26730                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles               83173                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               293962                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                79390                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  226                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            402948                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1448105                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         480035                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              379060                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  23880                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  162656                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              74528                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1342                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             555                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores             10                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   292454                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  277648                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            1343                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         17128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        81235                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       144690                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.918916                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.382173                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5176      3.58%      3.58% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1380      0.95%      4.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            138134     95.47%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        144690                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              155956     56.17%     56.17% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              49156     17.70%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              71572     25.78%     99.65% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               964      0.35%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               277648                       # Type of FU issued
system.cpu03.iq.rate                         1.890112                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           701327                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          309638                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       276048                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               277648                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4600                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          946                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  352                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2057                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            292507                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               74528                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1342                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                354                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              277338                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               71292                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             308                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      72247                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  23183                       # Number of branches executed
system.cpu03.iew.exec_stores                      955                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.888002                       # Inst execution rate
system.cpu03.iew.wb_sent                       276067                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      276048                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  251272                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  422115                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.879220                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.595269                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         17067                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             343                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples       142322                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.934880                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.418237                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        40423     28.40%     28.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        46680     32.80%     61.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2        25059     17.61%     78.81% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3        10141      7.13%     85.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          686      0.48%     86.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2880      2.02%     88.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           68      0.05%     88.49% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          477      0.34%     88.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        15908     11.18%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total       142322                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             274940                       # Number of instructions committed
system.cpu03.commit.committedOps               275376                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        70856                       # Number of memory references committed
system.cpu03.commit.loads                       69928                       # Number of loads committed
system.cpu03.commit.membars                        13                       # Number of memory barriers committed
system.cpu03.commit.branches                    23125                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  252284                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 23                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         155365     56.42%     56.42% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         49155     17.85%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         69928     25.39%     99.66% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          928      0.34%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          275376                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               15908                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     418818                       # The number of ROB reads
system.cpu03.rob.rob_writes                    587319                       # The number of ROB writes
system.cpu03.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     244569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    274940                       # Number of Instructions Simulated
system.cpu03.committedOps                      275376                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.534280                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.534280                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.871677                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.871677                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 452568                       # number of integer regfile reads
system.cpu03.int_regfile_writes                242156                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 1042113                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 137740                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 77892                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   63                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             695                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         179.762656                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             68488                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1264                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           54.183544                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   179.762656                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.175549                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.175549                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          143789                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         143789                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        68103                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         68103                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          376                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          376                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data            1                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        68479                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          68479                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        68481                       # number of overall hits
system.cpu03.dcache.overall_hits::total         68481                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2212                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2212                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          534                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           13                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2746                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2746                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2747                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2747                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     18952676                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     18952676                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      8974248                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      8974248                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        61000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        61000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37501                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37501                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     27926924                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     27926924                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     27926924                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     27926924                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        70315                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        70315                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        71225                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        71225                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        71228                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        71228                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.031458                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.031458                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.586813                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.586813                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.812500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.812500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.833333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.833333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.038554                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.038554                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.038566                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.038566                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data  8568.117541                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total  8568.117541                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 16805.707865                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 16805.707865                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  4692.307692                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  4692.307692                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7500.200000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7500.200000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 10170.037873                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 10170.037873                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 10166.335639                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 10166.335639                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         1046                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    10.783505                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu03.dcache.writebacks::total             271                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1202                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1202                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          271                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1473                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1473                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1473                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1473                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1010                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          263                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           13                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1273                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1273                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1274                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      6614040                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      6614040                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      3587751                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      3587751                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        41500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        41500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        34499                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        34499                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     10201791                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     10201791                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     10204291                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     10204291                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.014364                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.014364                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.812500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.017873                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.017873                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.017886                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.017886                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data  6548.554455                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total  6548.554455                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 13641.638783                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 13641.638783                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  3192.307692                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3192.307692                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  6899.800000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  6899.800000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data  8013.975648                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total  8013.975648                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data  8009.647567                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total  8009.647567                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          17.266169                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             36835                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          682.129630                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    17.266169                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.033723                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.033723                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           73876                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          73876                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        36835                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         36835                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        36835                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          36835                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        36835                       # number of overall hits
system.cpu03.icache.overall_hits::total         36835                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           76                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           76                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           76                       # number of overall misses
system.cpu03.icache.overall_misses::total           76                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4122168                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4122168                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4122168                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4122168                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4122168                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4122168                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        36911                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        36911                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        36911                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        36911                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        36911                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        36911                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.002059                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002059                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.002059                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002059                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.002059                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002059                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 54239.052632                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 54239.052632                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 54239.052632                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 54239.052632                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 54239.052632                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 54239.052632                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           22                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           22                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           54                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2622314                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2622314                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2622314                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2622314                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2622314                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2622314                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001463                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001463                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001463                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001463                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001463                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001463                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 48561.370370                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 48561.370370                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 48561.370370                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 48561.370370                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 48561.370370                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 48561.370370                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 25353                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           25082                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             370                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              23382                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 21696                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           92.789325                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                         146315                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            38022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       304384                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     25353                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            21778                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                      106224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   761                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   37055                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           144634                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.112581                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.086928                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  89871     62.14%     62.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   5312      3.67%     65.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3135      2.17%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   5501      3.80%     71.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   4214      2.91%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   3166      2.19%     76.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   5226      3.61%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  12248      8.47%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  15961     11.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             144634                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.173277                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.080334                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  14214                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               92539                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    3874                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles               33657                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  350                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                130                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               295641                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  350                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  24541                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9103                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles          745                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   27014                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles               82881                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               294329                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                79126                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   96                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            403524                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1450013                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         480636                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              379402                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  24111                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  159971                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              74601                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1353                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             567                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores             19                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   292824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                35                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  278043                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            1320                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         17313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        81729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       144634                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.922390                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.373363                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4904      3.39%      3.39% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1417      0.98%      4.37% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            138313     95.63%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        144634                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              156196     56.18%     56.18% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              49156     17.68%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.86% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              71727     25.80%     99.65% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               964      0.35%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               278043                       # Type of FU issued
system.cpu04.iq.rate                         1.900304                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           702038                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          310179                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       276313                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               278043                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4655                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          433                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1082                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  350                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  2081                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   5                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            292862                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               74601                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1353                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                351                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              277735                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               71448                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             306                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      72403                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  23228                       # Number of branches executed
system.cpu04.iew.exec_stores                      955                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.898199                       # Inst execution rate
system.cpu04.iew.wb_sent                       276330                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      276313                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  251372                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  422278                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.888480                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.595276                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         17252                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             340                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples       142241                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.937177                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.409764                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        39601     27.84%     27.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        47307     33.26%     61.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2        25201     17.72%     78.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3        10202      7.17%     85.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          964      0.68%     86.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2634      1.85%     88.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           39      0.03%     88.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          373      0.26%     88.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        15920     11.19%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total       142241                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             275110                       # Number of instructions committed
system.cpu04.commit.committedOps               275546                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        70866                       # Number of memory references committed
system.cpu04.commit.loads                       69946                       # Number of loads committed
system.cpu04.commit.membars                        13                       # Number of memory barriers committed
system.cpu04.commit.branches                    23169                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  252410                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 23                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         155525     56.44%     56.44% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         49155     17.84%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.28% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         69946     25.38%     99.67% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          920      0.33%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          275546                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               15920                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     419080                       # The number of ROB reads
system.cpu04.rob.rob_writes                    588054                       # The number of ROB writes
system.cpu04.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     245149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    275110                       # Number of Instructions Simulated
system.cpu04.committedOps                      275546                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.531842                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.531842                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.880258                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.880258                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 453137                       # number of integer regfile reads
system.cpu04.int_regfile_writes                242291                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 1043346                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 138040                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 77887                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             702                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         179.916738                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             68640                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1272                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           53.962264                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   179.916738                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.175700                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.175700                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          143829                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         143829                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        68262                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         68262                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          376                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          376                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        68638                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          68638                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        68640                       # number of overall hits
system.cpu04.dcache.overall_hits::total         68640                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2082                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2082                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          534                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            7                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2616                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2616                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2617                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2617                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     17690970                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     17690970                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      8967000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      8967000                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        29499                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        29499                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     26657970                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     26657970                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     26657970                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     26657970                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        70344                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        70344                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        71254                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        71254                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        71257                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        71257                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.029597                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.029597                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.586813                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.586813                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.036714                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.036714                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.036726                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.036726                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data  8497.103746                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total  8497.103746                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 16792.134831                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 16792.134831                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4214.142857                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4214.142857                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         3000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 10190.355505                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 10190.355505                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 10186.461597                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 10186.461597                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         1162                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    10.017241                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          257                       # number of writebacks
system.cpu04.dcache.writebacks::total             257                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1062                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          271                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1333                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1333                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1333                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1333                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1020                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1020                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          263                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1283                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1283                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1284                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1284                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      7042518                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      7042518                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      3615500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      3615500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        18001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        18001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     10658018                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     10658018                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     10660518                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     10660518                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.014500                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.014500                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.018006                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.018006                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.018019                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.018019                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data  6904.429412                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total  6904.429412                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 13747.148289                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 13747.148289                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  2571.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2571.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         1875                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data  8307.106781                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total  8307.106781                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data  8302.584112                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total  8302.584112                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          17.266805                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             36980                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          684.814815                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    17.266805                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.033724                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.033724                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           74164                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          74164                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        36980                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         36980                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        36980                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          36980                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        36980                       # number of overall hits
system.cpu04.icache.overall_hits::total         36980                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           75                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           75                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           75                       # number of overall misses
system.cpu04.icache.overall_misses::total           75                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3841928                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3841928                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3841928                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3841928                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3841928                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3841928                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        37055                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        37055                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        37055                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        37055                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        37055                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        37055                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.002024                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002024                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.002024                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002024                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.002024                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002024                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 51225.706667                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 51225.706667                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 51225.706667                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 51225.706667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 51225.706667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 51225.706667                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           21                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           21                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           54                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           54                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2174315                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2174315                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2174315                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2174315                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2174315                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2174315                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.001457                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.001457                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.001457                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.001457                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.001457                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.001457                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 40265.092593                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 40265.092593                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 40265.092593                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 40265.092593                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 40265.092593                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 40265.092593                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 24842                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           24539                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             381                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              22986                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 21376                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           92.995737                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                    79                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                         145769                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            37901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       302613                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     24842                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            21455                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                      105734                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   783                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   36996                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           144034                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.110127                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.095156                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  90018     62.50%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   4920      3.42%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3246      2.25%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   5065      3.52%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   4402      3.06%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   3047      2.12%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   5343      3.71%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  11522      8.00%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  16471     11.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             144034                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.170420                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.075976                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  14047                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               92206                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    4409                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles               33010                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  362                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                139                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               294242                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  362                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  24535                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  8945                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles          826                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   26677                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles               82689                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               292820                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                78888                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  238                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            400069                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1442628                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         478577                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              375330                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  24735                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  160794                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              74436                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1427                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             568                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores             23                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   291073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  276717                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            1442                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         17740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        83821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       144034                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.921192                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.376366                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4973      3.45%      3.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1405      0.98%      4.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            137656     95.57%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        144034                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              154281     55.75%     55.75% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              49156     17.76%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.52% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              72320     26.14%     99.65% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               960      0.35%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               276717                       # Type of FU issued
system.cpu05.iq.rate                         1.898325                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           698908                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          308863                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       274149                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               276717                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4760                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          505                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  362                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2152                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                  34                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            291117                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               74436                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1427                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                364                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              276417                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               72045                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             298                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      72997                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  22690                       # Number of branches executed
system.cpu05.iew.exec_stores                      952                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.896267                       # Inst execution rate
system.cpu05.iew.wb_sent                       274179                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      274149                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  249837                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  419241                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.880709                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.595927                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         17679                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             352                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples       141580                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.930880                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.416764                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        40304     28.47%     28.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        46304     32.71%     61.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2        25186     17.79%     78.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3        10042      7.09%     86.05% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          685      0.48%     86.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2688      1.90%     88.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           45      0.03%     88.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          486      0.34%     88.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        15840     11.19%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total       141580                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             272938                       # Number of instructions committed
system.cpu05.commit.committedOps               273374                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        70598                       # Number of memory references committed
system.cpu05.commit.loads                       69676                       # Number of loads committed
system.cpu05.commit.membars                        13                       # Number of memory barriers committed
system.cpu05.commit.branches                    22626                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  250781                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 23                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         153621     56.19%     56.19% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         49155     17.98%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         69676     25.49%     99.66% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          922      0.34%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          273374                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               15840                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     416754                       # The number of ROB reads
system.cpu05.rob.rob_writes                    584630                       # The number of ROB writes
system.cpu05.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     245695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    272938                       # Number of Instructions Simulated
system.cpu05.committedOps                      273374                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.534074                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.534074                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.872401                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.872401                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 451044                       # number of integer regfile reads
system.cpu05.int_regfile_writes                241484                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 1038678                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 134812                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 77645                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             688                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         179.707863                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             68405                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1259                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           54.332804                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   179.707863                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.175496                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.175496                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          143344                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         143344                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        68027                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         68027                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          376                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          376                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data        68403                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          68403                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        68405                       # number of overall hits
system.cpu05.dcache.overall_hits::total         68405                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2080                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2080                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          534                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2614                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2614                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2615                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2615                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     22439966                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     22439966                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     10022000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     10022000                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        40500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     32461966                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     32461966                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     32461966                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     32461966                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        70107                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        70107                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        71017                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        71017                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        71020                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        71020                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.029669                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.029669                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.586813                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.586813                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.036808                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.036808                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.036821                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.036821                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 10788.445192                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 10788.445192                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 18767.790262                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 18767.790262                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         4500                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         4500                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         4000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 12418.502678                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 12418.502678                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 12413.753728                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 12413.753728                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2085                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             318                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     6.556604                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          263                       # number of writebacks
system.cpu05.dcache.writebacks::total             263                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1074                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1074                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          271                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1345                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1345                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1345                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1345                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1006                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          263                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            9                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1269                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1269                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1270                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1270                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      9233017                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      9233017                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      3939000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      3939000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     13172017                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     13172017                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     13174517                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     13174517                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.014349                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.014349                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.017869                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.017869                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.017882                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.017882                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data  9177.949304                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total  9177.949304                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 14977.186312                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 14977.186312                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         2500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 10379.840032                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 10379.840032                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 10373.635433                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 10373.635433                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          17.593531                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             36929                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          671.436364                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    17.593531                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.034362                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.034362                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           74047                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          74047                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        36929                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         36929                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        36929                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          36929                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        36929                       # number of overall hits
system.cpu05.icache.overall_hits::total         36929                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           67                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           67                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           67                       # number of overall misses
system.cpu05.icache.overall_misses::total           67                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2017950                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2017950                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2017950                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2017950                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2017950                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2017950                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        36996                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        36996                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        36996                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        36996                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        36996                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        36996                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.001811                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001811                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.001811                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001811                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.001811                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001811                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 30118.656716                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 30118.656716                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 30118.656716                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 30118.656716                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 30118.656716                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 30118.656716                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           12                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           12                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           12                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           55                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           55                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1607536                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1607536                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1607536                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1607536                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1607536                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1607536                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.001487                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.001487                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.001487                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.001487                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.001487                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.001487                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 29227.927273                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 29227.927273                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 29227.927273                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 29227.927273                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 29227.927273                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 29227.927273                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 24805                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           24526                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             368                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              22861                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 21384                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           93.539215                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                    85                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                         145223                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            37858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       301928                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     24805                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            21469                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                      105399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   755                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   36931                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           143642                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.110594                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.097885                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  89915     62.60%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   4869      3.39%     65.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2989      2.08%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   5261      3.66%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4320      3.01%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   2876      2.00%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   5527      3.85%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  11362      7.91%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  16523     11.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             143642                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.170806                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.079065                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  14076                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               91862                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    4017                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles               33339                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  348                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                131                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  33                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               293684                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  348                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  24621                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8612                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles          916                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   26562                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles               82583                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               292276                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                78850                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  225                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            399697                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1439947                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         477779                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              375562                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  24127                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                  162012                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              74328                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1336                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             573                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores             27                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   290711                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                38                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  276115                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            1348                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         17253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        81880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       143642                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.922244                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.373969                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4894      3.41%      3.41% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1381      0.96%      4.37% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            137367     95.63%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        143642                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              154334     55.89%     55.89% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              49156     17.80%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.70% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              71671     25.96%     99.65% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               954      0.35%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               276115                       # Type of FU issued
system.cpu06.iq.rate                         1.901317                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           697218                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          308008                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       274174                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               276115                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4638                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          416                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  348                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2099                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  26                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            290752                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               74328                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1336                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  18                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                349                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              275814                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               71393                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             299                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      72340                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  22714                       # Number of branches executed
system.cpu06.iew.exec_stores                      947                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.899245                       # Inst execution rate
system.cpu06.iew.wb_sent                       274191                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      274174                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  249850                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  419268                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.887952                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.595920                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         17192                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             339                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples       141261                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.936104                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.421477                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        40129     28.41%     28.41% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        46286     32.77%     61.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2        25011     17.71%     78.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         9987      7.07%     85.95% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          655      0.46%     86.41% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2782      1.97%     88.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           60      0.04%     88.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          471      0.33%     88.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        15880     11.24%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total       141261                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             273060                       # Number of instructions committed
system.cpu06.commit.committedOps               273496                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        70610                       # Number of memory references committed
system.cpu06.commit.loads                       69690                       # Number of loads committed
system.cpu06.commit.membars                        13                       # Number of memory barriers committed
system.cpu06.commit.branches                    22657                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  250872                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 23                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         153731     56.21%     56.21% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         49155     17.97%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         69690     25.48%     99.66% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          920      0.34%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          273496                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               15880                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     416030                       # The number of ROB reads
system.cpu06.rob.rob_writes                    583823                       # The number of ROB writes
system.cpu06.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     246241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    273060                       # Number of Instructions Simulated
system.cpu06.committedOps                      273496                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.531835                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.531835                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.880281                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.880281                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 450426                       # number of integer regfile reads
system.cpu06.int_regfile_writes                241448                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 1036764                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 134959                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 77612                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   32                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             693                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         179.992089                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             68273                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1265                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           53.970751                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   179.992089                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.175774                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.175774                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          143296                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         143296                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        67892                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         67892                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          376                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          376                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data        68268                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          68268                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        68270                       # number of overall hits
system.cpu06.dcache.overall_hits::total         68270                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2188                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2188                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          534                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            8                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            4                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2722                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2722                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2723                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2723                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     19468175                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     19468175                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      8445000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      8445000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        37000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     27913175                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     27913175                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     27913175                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     27913175                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        70080                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        70080                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        70990                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        70990                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        70993                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        70993                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.031221                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.031221                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.586813                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.586813                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.038343                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.038343                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.038356                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.038356                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data  8897.703382                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total  8897.703382                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 15814.606742                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 15814.606742                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         4625                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         4625                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         3125                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 10254.656503                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 10254.656503                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 10250.890562                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 10250.890562                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         1411                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             148                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     9.533784                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu06.dcache.writebacks::total             271                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1174                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1174                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          271                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1445                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1445                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1445                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1445                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1014                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1014                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          263                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1277                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1278                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      7786036                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      7786036                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      3435250                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      3435250                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        25000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        25000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     11221286                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     11221286                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     11223786                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     11223786                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.014469                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.014469                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.017988                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.017988                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.018002                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.018002                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data  7678.536489                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total  7678.536489                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 13061.787072                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 13061.787072                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         3125                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3125                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data  8787.224745                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total  8787.224745                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data  8782.305164                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total  8782.305164                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          17.873109                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             36859                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          682.574074                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    17.873109                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.034908                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.034908                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           73916                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          73916                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        36859                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         36859                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        36859                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          36859                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        36859                       # number of overall hits
system.cpu06.icache.overall_hits::total         36859                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           72                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           72                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           72                       # number of overall misses
system.cpu06.icache.overall_misses::total           72                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2600417                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2600417                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2600417                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2600417                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2600417                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2600417                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        36931                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        36931                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        36931                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        36931                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        36931                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        36931                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.001950                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001950                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.001950                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001950                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.001950                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001950                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 36116.902778                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 36116.902778                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 36116.902778                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 36116.902778                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 36116.902778                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 36116.902778                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           18                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           18                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           18                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1647075                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1647075                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1647075                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1647075                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1647075                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1647075                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001462                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001462                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001462                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001462                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001462                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 30501.388889                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 30501.388889                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 30501.388889                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 30501.388889                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 30501.388889                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 30501.388889                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 24464                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           24190                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             366                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              22526                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 21242                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           94.299920                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                    85                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                         144505                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            38007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       300632                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     24464                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            21327                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                      104515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   753                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   37025                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           142906                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.112382                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.080662                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  88582     61.99%     61.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   5240      3.67%     65.65% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3350      2.34%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   5320      3.72%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   4269      2.99%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   3265      2.28%     76.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   5086      3.56%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  12297      8.60%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  15497     10.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             142906                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.169295                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.080426                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  14015                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               91477                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    4142                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles               32925                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  347                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                126                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  32                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               291901                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  347                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  24139                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9052                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles          894                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   26757                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles               81717                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               290517                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                78082                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  118                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            396513                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1431437                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         475336                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              372654                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  23858                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                  157991                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              74103                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1339                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             583                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores             27                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   288962                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                44                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  274539                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            1295                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         17053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        80447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       142906                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.921116                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.376469                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4935      3.45%      3.45% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1403      0.98%      4.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            136568     95.56%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        142906                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              153059     55.75%     55.75% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              49156     17.90%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              71361     25.99%     99.65% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               963      0.35%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               274539                       # Type of FU issued
system.cpu07.iq.rate                         1.899858                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           693277                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          306066                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       272718                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               274539                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4604                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  347                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2048                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   8                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            289009                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               74103                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1339                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                347                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              274239                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               71089                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             298                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      72043                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  22328                       # Number of branches executed
system.cpu07.iew.exec_stores                      954                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.897782                       # Inst execution rate
system.cpu07.iew.wb_sent                       272741                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      272718                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  248680                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  416872                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.887256                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.596538                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         16991                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             337                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples       140552                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.934892                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.426346                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        40224     28.62%     28.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        45837     32.61%     61.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2        24878     17.70%     78.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         9863      7.02%     85.95% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          625      0.44%     86.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2723      1.94%     88.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           63      0.04%     88.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          434      0.31%     88.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        15905     11.32%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total       140552                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             271517                       # Number of instructions committed
system.cpu07.commit.committedOps               271953                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        70425                       # Number of memory references committed
system.cpu07.commit.loads                       69499                       # Number of loads committed
system.cpu07.commit.membars                        13                       # Number of memory barriers committed
system.cpu07.commit.branches                    22270                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  249716                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 23                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         152373     56.03%     56.03% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         49155     18.07%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         69499     25.56%     99.66% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          926      0.34%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          271953                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               15905                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     413552                       # The number of ROB reads
system.cpu07.rob.rob_writes                    580307                       # The number of ROB writes
system.cpu07.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     246959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    271517                       # Number of Instructions Simulated
system.cpu07.committedOps                      271953                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.532213                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.532213                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.878945                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.878945                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 448314                       # number of integer regfile reads
system.cpu07.int_regfile_writes                240965                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 1031520                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 132637                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 77447                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             692                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         179.130649                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             68024                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1259                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           54.030183                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   179.130649                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.174932                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.174932                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          567                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.553711                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          142951                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         142951                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        67643                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         67643                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          376                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          376                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            2                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data        68019                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          68019                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        68021                       # number of overall hits
system.cpu07.dcache.overall_hits::total         68021                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2258                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2258                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          534                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           12                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2792                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2792                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2793                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2793                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     20870974                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     20870974                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      8793748                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      8793748                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        50000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        50000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     29664722                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     29664722                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     29664722                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     29664722                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        69901                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        69901                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        70811                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        70811                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        70814                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        70814                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.032303                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.032303                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.586813                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.586813                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.039429                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.039429                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.039441                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.039441                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data  9243.124004                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total  9243.124004                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 16467.692884                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 16467.692884                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         3000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 10624.900430                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 10624.900430                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 10621.096312                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 10621.096312                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         1239                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     9.991935                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          277                       # number of writebacks
system.cpu07.dcache.writebacks::total             277                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1247                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1247                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          271                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1518                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1518                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1518                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1518                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1011                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1011                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          263                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           12                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1274                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1275                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      7498519                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      7498519                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      3523251                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      3523251                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        32000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        32000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     11021770                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     11021770                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     11024270                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     11024270                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.014463                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.014463                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.289011                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.017992                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.017992                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.018005                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.018005                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data  7416.932740                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total  7416.932740                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 13396.391635                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 13396.391635                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         1875                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data  8651.310832                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total  8651.310832                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data  8646.486275                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total  8646.486275                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          17.809072                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             36953                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          684.314815                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    17.809072                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.034783                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.034783                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           74104                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          74104                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        36953                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         36953                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        36953                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          36953                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        36953                       # number of overall hits
system.cpu07.icache.overall_hits::total         36953                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           72                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           72                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           72                       # number of overall misses
system.cpu07.icache.overall_misses::total           72                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2623191                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2623191                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2623191                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2623191                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2623191                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2623191                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        37025                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        37025                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        37025                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        37025                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        37025                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        37025                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.001945                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001945                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.001945                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001945                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.001945                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001945                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 36433.208333                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 36433.208333                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 36433.208333                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 36433.208333                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 36433.208333                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 36433.208333                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           18                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           18                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           18                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1692301                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1692301                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1692301                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1692301                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1692301                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1692301                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.001458                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.001458                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.001458                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.001458                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.001458                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.001458                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 31338.907407                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 31338.907407                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 31338.907407                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 31338.907407                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 31338.907407                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 31338.907407                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 24036                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           23807                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             376                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              22168                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 20975                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           94.618369                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                    67                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                         143961                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            37743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       299671                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     24036                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            21042                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                      104311                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   767                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   36921                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           142445                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.111447                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.102894                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  89503     62.83%     62.83% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   4438      3.12%     65.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2972      2.09%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5186      3.64%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   4363      3.06%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   2827      1.98%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5588      3.92%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  10834      7.61%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  16734     11.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             142445                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.166962                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.081612                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13923                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               91089                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    4184                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles               32895                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  354                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                108                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               291436                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  354                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  24401                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  8958                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles          667                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   26322                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles               81743                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               289910                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                78046                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  242                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            394707                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1428552                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         474729                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              369824                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  24872                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                  159797                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              74148                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1386                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             586                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             33                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   288229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                31                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  273714                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            1461                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         17865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        84746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       142445                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.921542                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.375561                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4896      3.44%      3.44% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1384      0.97%      4.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            136165     95.59%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        142445                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              151662     55.41%     55.41% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              49156     17.96%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.37% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              71960     26.29%     99.66% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               936      0.34%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               273714                       # Type of FU issued
system.cpu08.iq.rate                         1.901307                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           691332                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          306131                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       271130                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               273714                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4858                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          486                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  354                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2183                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 124                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            288263                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               74148                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1386                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               14                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 116                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          270                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                358                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              273420                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               71685                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             292                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      72612                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  21947                       # Number of branches executed
system.cpu08.iew.exec_stores                      927                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.899264                       # Inst execution rate
system.cpu08.iew.wb_sent                       271162                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      271130                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  247608                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  414766                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.883357                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.596982                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         17803                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             347                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples       139982                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.931641                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.429566                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        40443     28.89%     28.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        45343     32.39%     61.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2        24815     17.73%     79.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         9743      6.96%     85.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          632      0.45%     86.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2549      1.82%     88.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          125      0.09%     88.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          486      0.35%     88.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        15846     11.32%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total       139982                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             269988                       # Number of instructions committed
system.cpu08.commit.committedOps               270395                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        70190                       # Number of memory references committed
system.cpu08.commit.loads                       69290                       # Number of loads committed
system.cpu08.commit.membars                        12                       # Number of memory barriers committed
system.cpu08.commit.branches                    21892                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  248531                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 20                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         151050     55.86%     55.86% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         49155     18.18%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         69290     25.63%     99.67% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          900      0.33%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          270395                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               15846                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     412308                       # The number of ROB reads
system.cpu08.rob.rob_writes                    578924                       # The number of ROB writes
system.cpu08.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     247503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    269988                       # Number of Instructions Simulated
system.cpu08.committedOps                      270395                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.533213                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.533213                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.875425                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.875425                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 447002                       # number of integer regfile reads
system.cpu08.int_regfile_writes                240305                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 1028535                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 130450                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 77221                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             695                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         177.613178                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             67689                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           53.593824                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   177.613178                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.173450                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.173450                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          142545                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         142545                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        67329                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         67329                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          358                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        67687                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          67687                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        67689                       # number of overall hits
system.cpu08.dcache.overall_hits::total         67689                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2399                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2399                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          534                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            5                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2933                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2933                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2934                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2934                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     26427477                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     26427477                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      9955250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      9955250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        21498                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        21498                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     36382727                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     36382727                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     36382727                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     36382727                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        69728                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        69728                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          892                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          892                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        70620                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        70620                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        70623                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        70623                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.034405                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.034405                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.598655                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.598655                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.041532                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.041532                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.041545                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.041545                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 11016.038766                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 11016.038766                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 18642.790262                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 18642.790262                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  4299.600000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  4299.600000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  4166.666667                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 12404.612001                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 12404.612001                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 12400.384117                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 12400.384117                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2149                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             325                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     6.612308                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          294                       # number of writebacks
system.cpu08.dcache.writebacks::total             294                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1386                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1386                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          271                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1657                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1657                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1657                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1657                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1013                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          263                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            5                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1276                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1276                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1277                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      9860513                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      9860513                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      3910250                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      3910250                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        13002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        13002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     13770763                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     13770763                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     13773263                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     13773263                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.014528                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.014528                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.018069                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.018069                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.018082                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.018082                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data  9733.971372                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total  9733.971372                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 14867.870722                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 14867.870722                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  2600.400000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2600.400000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 10792.134013                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 10792.134013                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 10785.640564                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 10785.640564                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          16.415849                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             36856                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          682.518519                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    16.415849                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.032062                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.032062                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           73896                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          73896                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        36856                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         36856                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        36856                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          36856                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        36856                       # number of overall hits
system.cpu08.icache.overall_hits::total         36856                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           65                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           65                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           65                       # number of overall misses
system.cpu08.icache.overall_misses::total           65                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1857434                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1857434                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1857434                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1857434                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1857434                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1857434                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        36921                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        36921                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        36921                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        36921                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        36921                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        36921                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001761                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001761                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001761                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001761                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001761                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001761                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 28575.907692                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 28575.907692                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 28575.907692                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 28575.907692                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 28575.907692                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 28575.907692                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           11                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           11                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           11                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           54                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           54                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1560056                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1560056                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1560056                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1560056                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1560056                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1560056                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.001463                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.001463                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.001463                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.001463                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.001463                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.001463                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 28889.925926                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 28889.925926                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 28889.925926                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 28889.925926                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 28889.925926                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 28889.925926                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 23737                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           23504                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             365                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              21890                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 20846                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           95.230699                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                    76                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                         143417                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            37728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       298011                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     23737                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            20922                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                      103813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   749                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   36900                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           141923                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.107488                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.092960                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  88867     62.62%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   4581      3.23%     65.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3275      2.31%     68.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5014      3.53%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   4403      3.10%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   3043      2.14%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5315      3.74%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  11189      7.88%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  16236     11.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             141923                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.165510                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.077934                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  13782                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               90953                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    4370                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles               32473                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  345                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                112                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               289730                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  345                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  24104                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8909                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles          926                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   26257                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles               81382                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               288359                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                77646                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  196                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            392278                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             1420990                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         472521                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              367955                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  24312                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               22                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                  158308                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              73895                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1316                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             603                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             77                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   286780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                34                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  272582                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            1354                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         17414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        82703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       141923                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.920633                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.377941                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4951      3.49%      3.49% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1362      0.96%      4.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            135610     95.55%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        141923                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              150770     55.31%     55.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              49156     18.03%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.35% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              71726     26.31%     99.66% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               930      0.34%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               272582                       # Type of FU issued
system.cpu09.iq.rate                         1.900625                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           688439                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          304237                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       270089                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               272582                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4729                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         1851                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  345                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2120                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   4                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            286817                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               73895                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1316                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                347                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              272287                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               71449                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             293                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      72373                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  21694                       # Number of branches executed
system.cpu09.iew.exec_stores                      924                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.898569                       # Inst execution rate
system.cpu09.iew.wb_sent                       270112                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      270089                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  246816                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  413174                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.883243                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.597366                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         17353                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             336                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples       139520                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.930906                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.428661                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        40198     28.81%     28.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        45253     32.43%     61.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2        24905     17.85%     79.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         9680      6.94%     86.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          678      0.49%     86.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2419      1.73%     88.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           65      0.05%     88.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          476      0.34%     88.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        15846     11.36%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total       139520                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             268993                       # Number of instructions committed
system.cpu09.commit.committedOps               269400                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        70067                       # Number of memory references committed
system.cpu09.commit.loads                       69166                       # Number of loads committed
system.cpu09.commit.membars                        12                       # Number of memory barriers committed
system.cpu09.commit.branches                    21643                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  247785                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 20                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         150178     55.75%     55.75% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         49155     18.25%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.99% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         69166     25.67%     99.67% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          901      0.33%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          269400                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               15846                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     410401                       # The number of ROB reads
system.cpu09.rob.rob_writes                    575974                       # The number of ROB writes
system.cpu09.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     248047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    268993                       # Number of Instructions Simulated
system.cpu09.committedOps                      269400                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.533163                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.533163                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.875601                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.875601                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 445481                       # number of integer regfile reads
system.cpu09.int_regfile_writes                239896                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 1024686                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 128932                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 77071                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             684                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         178.775211                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             67752                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1253                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           54.071828                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   178.775211                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.174585                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.174585                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          142223                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         142223                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        67392                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         67392                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          358                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        67750                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          67750                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        67752                       # number of overall hits
system.cpu09.dcache.overall_hits::total         67752                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2181                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2181                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          534                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2715                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2715                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2716                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2716                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     23372480                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     23372480                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      9636750                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      9636750                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        27998                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        27998                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     33009230                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     33009230                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     33009230                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     33009230                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        69573                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        69573                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          892                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          892                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        70465                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        70465                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        70468                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        70468                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.031348                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031348                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.598655                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.598655                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.038530                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.038530                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.038542                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.038542                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 10716.405319                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 10716.405319                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 18046.348315                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 18046.348315                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  4666.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  4666.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 12158.095764                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 12158.095764                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 12153.619293                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 12153.619293                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             288                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     6.836806                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu09.dcache.writebacks::total             271                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1181                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1181                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          271                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1452                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1452                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1452                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1452                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1000                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          263                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1263                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1263                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1264                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1264                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      9230511                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      9230511                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      3797250                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      3797250                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        18002                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        18002                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     13027761                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     13027761                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     13030261                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     13030261                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.014373                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.014373                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017924                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017924                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.017937                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.017937                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data  9230.511000                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total  9230.511000                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 14438.212928                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 14438.212928                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  3000.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 10314.933492                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 10314.933492                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 10308.750791                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 10308.750791                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          16.362508                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             36836                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          695.018868                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    16.362508                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.031958                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.031958                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           73853                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          73853                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        36836                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         36836                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        36836                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          36836                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        36836                       # number of overall hits
system.cpu09.icache.overall_hits::total         36836                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           64                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           64                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           64                       # number of overall misses
system.cpu09.icache.overall_misses::total           64                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1846444                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1846444                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1846444                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1846444                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1846444                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1846444                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        36900                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        36900                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        36900                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        36900                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        36900                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        36900                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.001734                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001734                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.001734                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001734                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.001734                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001734                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 28850.687500                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 28850.687500                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 28850.687500                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 28850.687500                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 28850.687500                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 28850.687500                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           11                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           11                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           11                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           53                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1546049                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1546049                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1546049                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1546049                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1546049                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1546049                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.001436                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.001436                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.001436                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.001436                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29170.735849                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29170.735849                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29170.735849                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29170.735849                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29170.735849                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29170.735849                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 23448                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           23224                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             373                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              21605                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 20724                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           95.922240                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                    62                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                         142873                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            37970                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       297441                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     23448                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            20786                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                      102989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   765                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   37064                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           141349                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.111971                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.075149                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  87601     61.97%     61.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   4978      3.52%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3290      2.33%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   5509      3.90%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   4267      3.02%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   3317      2.35%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   5045      3.57%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  12219      8.64%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  15123     10.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             141349                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.164118                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.081856                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13769                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               90623                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    4297                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles               32306                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  354                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                106                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               288432                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  354                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  23665                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9517                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles          734                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   26528                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles               80551                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               287092                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                76824                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  441                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            389498                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             1414929                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         470865                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              364909                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  24585                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               18                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                  155044                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              73743                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1384                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             571                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   285309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                29                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  271228                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            1374                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         17569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        82928                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       141349                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.918853                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.381677                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              5026      3.56%      3.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1418      1.00%      4.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            134905     95.44%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        141349                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              149445     55.10%     55.10% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              49156     18.12%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.22% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              71697     26.43%     99.66% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               930      0.34%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               271228                       # Type of FU issued
system.cpu10.iq.rate                         1.898385                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           685177                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          302918                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       268574                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               271228                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4781                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          485                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1991                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  354                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2122                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                  27                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            285341                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               73743                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1384                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  18                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                355                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              270938                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               71427                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             288                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      72349                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  21284                       # Number of branches executed
system.cpu10.iew.exec_stores                      922                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.896356                       # Inst execution rate
system.cpu10.iew.wb_sent                       268606                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      268574                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  245560                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  410595                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.879809                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.598059                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         17510                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             345                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples       138922                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.927477                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.442442                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        41063     29.56%     29.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        44377     31.94%     61.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2        24452     17.60%     79.10% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         9432      6.79%     85.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          665      0.48%     86.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2345      1.69%     88.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          170      0.12%     88.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          557      0.40%     88.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        15861     11.42%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total       138922                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             267362                       # Number of instructions committed
system.cpu10.commit.committedOps               267769                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        69861                       # Number of memory references committed
system.cpu10.commit.loads                       68962                       # Number of loads committed
system.cpu10.commit.membars                        12                       # Number of memory barriers committed
system.cpu10.commit.branches                    21236                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  246561                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 20                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         148753     55.55%     55.55% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         49155     18.36%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         68962     25.75%     99.66% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          899      0.34%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          267769                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               15861                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     408314                       # The number of ROB reads
system.cpu10.rob.rob_writes                    573052                       # The number of ROB writes
system.cpu10.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     248591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    267362                       # Number of Instructions Simulated
system.cpu10.committedOps                      267769                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.534380                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.534380                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.871326                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.871326                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 443635                       # number of integer regfile reads
system.cpu10.int_regfile_writes                239399                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 1020090                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 126502                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 76879                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             688                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         179.213543                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             66990                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1259                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           53.208896                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   179.213543                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.175013                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.175013                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          141907                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         141907                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        66630                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         66630                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          358                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data        66988                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          66988                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        66990                       # number of overall hits
system.cpu10.dcache.overall_hits::total         66990                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2782                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2782                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          534                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            4                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3316                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3316                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3317                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3317                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     31050734                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     31050734                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     10123750                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     10123750                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        19500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        19500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data         8500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total         8500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     41174484                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     41174484                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     41174484                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     41174484                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        69412                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        69412                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          892                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          892                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        70304                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        70304                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        70307                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        70307                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.040080                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040080                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.598655                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.598655                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.047167                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.047167                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.047179                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.047179                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 11161.299065                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 11161.299065                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 18958.333333                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 18958.333333                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         4875                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         4875                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         3000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 12416.913148                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 12416.913148                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 12413.169732                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 12413.169732                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2212                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          336                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             354                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     6.248588                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          336                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          335                       # number of writebacks
system.cpu10.dcache.writebacks::total             335                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1775                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1775                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          271                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2046                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2046                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2046                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2046                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1007                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1007                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          263                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1270                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1270                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1271                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1271                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     10434010                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     10434010                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      3918750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      3918750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     14352760                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     14352760                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     14355260                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     14355260                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.014508                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.014508                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.018064                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.018064                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.018078                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.018078                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 10361.479643                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 10361.479643                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 14900.190114                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 14900.190114                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         3375                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3375                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         1875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 11301.385827                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 11301.385827                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 11294.461054                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 11294.461054                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          16.315822                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             36998                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          685.148148                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    16.315822                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.031867                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.031867                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           74182                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          74182                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        36998                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         36998                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        36998                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          36998                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        36998                       # number of overall hits
system.cpu10.icache.overall_hits::total         36998                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           66                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           66                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           66                       # number of overall misses
system.cpu10.icache.overall_misses::total           66                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1861436                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1861436                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1861436                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1861436                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1861436                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1861436                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        37064                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        37064                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        37064                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        37064                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        37064                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        37064                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.001781                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001781                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.001781                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001781                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.001781                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001781                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 28203.575758                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 28203.575758                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 28203.575758                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 28203.575758                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 28203.575758                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 28203.575758                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           12                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           12                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           12                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1559056                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1559056                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1559056                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1559056                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1559056                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1559056                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.001457                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.001457                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.001457                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.001457                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.001457                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.001457                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28871.407407                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28871.407407                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28871.407407                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28871.407407                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28871.407407                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28871.407407                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 23022                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           22791                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             379                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              21221                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 20519                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.691956                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                    75                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                         142329                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            38153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       296126                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     23022                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            20594                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                      102273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   775                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   37196                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           140821                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.110900                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.066643                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  86938     61.74%     61.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   5126      3.64%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3489      2.48%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   5437      3.86%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   4295      3.05%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   3394      2.41%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   4877      3.46%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  12688      9.01%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  14577     10.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             140821                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.161752                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.080574                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  13765                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               90303                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    4475                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles               31920                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  358                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                108                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               286995                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  358                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  23441                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9915                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1010                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   26588                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles               79509                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               285706                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                75851                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  330                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            386448                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             1408225                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         468971                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              361345                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  25100                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               16                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                  152890                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              73642                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1422                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             663                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             62                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   283809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                30                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  269024                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            1336                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         17974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        84329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       140821                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.910397                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.400445                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              5547      3.94%      3.94% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1524      1.08%      5.02% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            133750     94.98%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        140821                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              147859     54.96%     54.96% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              49156     18.27%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              71067     26.42%     99.65% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               942      0.35%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               269024                       # Type of FU issued
system.cpu11.iq.rate                         1.890156                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           680203                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          301820                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       266787                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               269024                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4919                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          524                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  358                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2207                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 326                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            283842                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               73642                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1422                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 313                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          270                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                358                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              268730                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               70794                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             292                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      71726                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  20807                       # Number of branches executed
system.cpu11.iew.exec_stores                      932                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.888090                       # Inst execution rate
system.cpu11.iew.wb_sent                       266817                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      266787                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  244138                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  407700                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.874439                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.598818                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         17912                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             350                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples       138344                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.921767                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.443560                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        41126     29.73%     29.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        44112     31.89%     61.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2        24450     17.67%     79.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         9269      6.70%     85.99% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          670      0.48%     86.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2215      1.60%     88.07% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          147      0.11%     88.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          431      0.31%     88.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        15924     11.51%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total       138344                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             265458                       # Number of instructions committed
system.cpu11.commit.committedOps               265865                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        69621                       # Number of memory references committed
system.cpu11.commit.loads                       68723                       # Number of loads committed
system.cpu11.commit.membars                        12                       # Number of memory barriers committed
system.cpu11.commit.branches                    20760                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  245133                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 20                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         147089     55.32%     55.32% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         49155     18.49%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         68723     25.85%     99.66% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          898      0.34%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          265865                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               15924                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     406171                       # The number of ROB reads
system.cpu11.rob.rob_writes                    570096                       # The number of ROB writes
system.cpu11.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     249135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    265458                       # Number of Instructions Simulated
system.cpu11.committedOps                      265865                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.536164                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.536164                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.865101                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.865101                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 440660                       # number of integer regfile reads
system.cpu11.int_regfile_writes                238782                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 1012821                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 123673                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 76671                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             684                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         178.117229                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             66960                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1253                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           53.439745                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   178.117229                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.173943                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.173943                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          141448                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         141448                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        66600                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         66600                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          358                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data        66958                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          66958                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        66960                       # number of overall hits
system.cpu11.dcache.overall_hits::total         66960                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2589                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2589                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          534                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3123                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3123                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3124                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3124                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     27738980                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     27738980                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     10875000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     10875000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        12000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     38613980                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     38613980                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     38613980                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     38613980                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        69189                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        69189                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          892                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          892                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        70081                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        70081                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        70084                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        70084                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.037419                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037419                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.598655                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.598655                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.044563                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.044563                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.044575                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.044575                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 10714.167632                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 10714.167632                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 20365.168539                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 20365.168539                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         4000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         4000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 12364.386808                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 12364.386808                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 12360.428937                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 12360.428937                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         1886                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             327                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     5.767584                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          171                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          322                       # number of writebacks
system.cpu11.dcache.writebacks::total             322                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1587                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1587                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          271                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1858                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1858                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1858                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1858                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1002                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1002                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          263                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1265                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1265                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1266                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1266                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      9690511                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      9690511                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      4165500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      4165500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     13856011                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     13856011                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     13858511                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     13858511                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.014482                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.014482                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.018051                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.018051                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.018064                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.018064                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data  9671.168663                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total  9671.168663                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 15838.403042                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 15838.403042                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         2500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 10953.368379                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 10953.368379                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 10946.691153                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 10946.691153                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          16.263326                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             37132                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          700.603774                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    16.263326                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.031764                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.031764                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           74445                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          74445                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        37132                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         37132                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        37132                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          37132                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        37132                       # number of overall hits
system.cpu11.icache.overall_hits::total         37132                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           64                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           64                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           64                       # number of overall misses
system.cpu11.icache.overall_misses::total           64                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1847237                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1847237                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1847237                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1847237                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1847237                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1847237                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        37196                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        37196                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        37196                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        37196                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        37196                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        37196                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.001721                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001721                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.001721                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001721                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.001721                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001721                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 28863.078125                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 28863.078125                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 28863.078125                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 28863.078125                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 28863.078125                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 28863.078125                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           11                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           11                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           11                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           53                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           53                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1553764                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1553764                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1553764                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1553764                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1553764                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1553764                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.001425                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.001425                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.001425                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.001425                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.001425                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.001425                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 29316.301887                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 29316.301887                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 29316.301887                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 29316.301887                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 29316.301887                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 29316.301887                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 22684                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           22451                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             377                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              20878                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 20317                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           97.312961                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                    72                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                         141345                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            37786                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       294413                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     22684                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            20389                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                      101654                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   771                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   36974                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           139833                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.113364                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.095135                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  87504     62.58%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   4507      3.22%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2891      2.07%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   5306      3.79%     71.66% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   4307      3.08%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   2773      1.98%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   5648      4.04%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  10846      7.76%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  16051     11.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             139833                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.160487                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.082939                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13741                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               89279                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    4062                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles               32395                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  356                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                111                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               286406                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  356                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  24007                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9072                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles          731                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   25930                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles               79737                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               284649                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                76081                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   96                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            384692                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             1402905                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         467495                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              359533                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  25153                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               22                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                  156508                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              73504                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1385                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             565                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             31                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   282891                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                36                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  267923                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            1439                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         18017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        85304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       139833                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.916021                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.388184                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              5157      3.69%      3.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1429      1.02%      4.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            133247     95.29%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        139833                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              146885     54.82%     54.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              49156     18.35%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.17% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              70947     26.48%     99.65% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               935      0.35%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               267923                       # Type of FU issued
system.cpu12.iq.rate                         1.895525                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           677116                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          300951                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       265680                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               267923                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4898                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          481                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         1594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  356                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2159                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 426                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            282930                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               73504                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1385                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 420                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                359                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              267631                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               70676                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             290                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      71602                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  20573                       # Number of branches executed
system.cpu12.iew.exec_stores                      926                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.893459                       # Inst execution rate
system.cpu12.iew.wb_sent                       265710                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      265680                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  243519                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  406603                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.879656                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.598911                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         17956                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             348                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples       137350                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.928722                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.433515                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        39640     28.86%     28.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        44480     32.38%     61.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2        24887     18.12%     79.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         9352      6.81%     86.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          733      0.53%     86.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1957      1.42%     88.13% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           40      0.03%     88.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          445      0.32%     88.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        15816     11.52%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total       137350                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             264503                       # Number of instructions committed
system.cpu12.commit.committedOps               264910                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        69510                       # Number of memory references committed
system.cpu12.commit.loads                       68606                       # Number of loads committed
system.cpu12.commit.membars                        12                       # Number of memory barriers committed
system.cpu12.commit.branches                    20520                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  244418                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 20                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         146245     55.21%     55.21% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         49155     18.56%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.76% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         68606     25.90%     99.66% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          904      0.34%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          264910                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               15816                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     404374                       # The number of ROB reads
system.cpu12.rob.rob_writes                    568282                       # The number of ROB writes
system.cpu12.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     250119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    264503                       # Number of Instructions Simulated
system.cpu12.committedOps                      264910                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.534380                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.534380                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.871329                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.871329                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 439075                       # number of integer regfile reads
system.cpu12.int_regfile_writes                238282                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 1009164                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 122239                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 76560                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             687                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         178.044412                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             67386                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1255                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           53.694024                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   178.044412                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.173871                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.173871                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          141200                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         141200                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        67026                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         67026                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          358                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data        67384                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          67384                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        67386                       # number of overall hits
system.cpu12.dcache.overall_hits::total         67386                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2027                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2027                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          534                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           10                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2561                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2561                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2562                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2562                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     21584977                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     21584977                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     10210000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     10210000                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        45999                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        45999                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     31794977                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     31794977                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     31794977                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     31794977                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        69053                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        69053                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          892                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          892                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        69945                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        69945                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        69948                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        69948                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.029354                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.029354                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.598655                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.598655                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.036614                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.036614                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.036627                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.036627                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 10648.730636                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 10648.730636                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 19119.850187                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 19119.850187                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4599.900000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4599.900000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         4000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 12415.063257                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 12415.063257                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 12410.217408                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 12410.217408                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         1869                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             320                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     5.840625                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu12.dcache.writebacks::total             255                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1022                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1022                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          271                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1293                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1293                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1005                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1005                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          263                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1268                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1268                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1269                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1269                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      9032512                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      9032512                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      4090500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      4090500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     13123012                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     13123012                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     13125512                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     13125512                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.014554                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.014554                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.018129                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.018129                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.018142                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.018142                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data  8987.574129                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total  8987.574129                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 15553.231939                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 15553.231939                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  3000.100000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.100000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         2500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 10349.378549                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 10349.378549                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 10343.193065                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 10343.193065                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          16.210473                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             36910                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          696.415094                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    16.210473                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.031661                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.031661                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           74001                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          74001                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        36910                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         36910                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        36910                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          36910                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        36910                       # number of overall hits
system.cpu12.icache.overall_hits::total         36910                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           64                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           64                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           64                       # number of overall misses
system.cpu12.icache.overall_misses::total           64                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1845224                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1845224                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1845224                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1845224                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1845224                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1845224                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        36974                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        36974                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        36974                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        36974                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        36974                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        36974                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001731                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001731                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001731                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001731                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001731                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001731                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 28831.625000                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 28831.625000                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 28831.625000                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 28831.625000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 28831.625000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 28831.625000                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           11                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           11                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           11                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1554776                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1554776                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1554776                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1554776                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1554776                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1554776                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 29335.396226                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 29335.396226                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 29335.396226                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 29335.396226                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 29335.396226                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 29335.396226                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 22591                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           22362                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             377                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              20724                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 20339                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           98.142251                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                    66                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                         140699                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            38237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       294292                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     22591                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            20405                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                      100643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   773                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   37200                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           139274                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.121071                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.064783                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  85424     61.34%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   5325      3.82%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3578      2.57%     67.73% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5392      3.87%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   4055      2.91%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   3715      2.67%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   4716      3.39%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  12890      9.26%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  14179     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             139274                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.160563                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.091642                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13660                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               89061                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    4520                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles               31676                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  357                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                107                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               285559                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  357                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  23261                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  9835                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles          653                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   26466                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles               78702                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               283597                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                74956                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  258                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            382897                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             1397945                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         466156                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              358124                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  24762                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                  150900                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              73328                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1359                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             580                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             23                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   281855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                34                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  267214                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            1315                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         17734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        83599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       139274                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.918621                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.381402                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4924      3.54%      3.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1486      1.07%      4.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            132864     95.40%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        139274                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              146321     54.76%     54.76% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              49156     18.40%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              70805     26.50%     99.65% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               932      0.35%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               267214                       # Type of FU issued
system.cpu13.iq.rate                         1.899189                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           675015                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          299630                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       264986                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               267214                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4818                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          459                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  357                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2156                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                  11                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            281892                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               73328                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1359                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          270                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                360                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              266914                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               70529                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             298                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      71453                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  20381                       # Number of branches executed
system.cpu13.iew.exec_stores                      924                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.897057                       # Inst execution rate
system.cpu13.iew.wb_sent                       265011                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      264986                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  242781                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  405002                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.883354                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.599456                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         17672                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             348                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples       136820                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.930675                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.442619                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        39845     29.12%     29.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        44041     32.19%     61.31% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2        24662     18.03%     79.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         9227      6.74%     86.08% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          693      0.51%     86.59% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2001      1.46%     88.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           72      0.05%     88.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          332      0.24%     88.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        15947     11.66%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total       136820                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             263748                       # Number of instructions committed
system.cpu13.commit.committedOps               264155                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        69410                       # Number of memory references committed
system.cpu13.commit.loads                       68510                       # Number of loads committed
system.cpu13.commit.membars                        12                       # Number of memory barriers committed
system.cpu13.commit.branches                    20332                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  243851                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 20                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         145590     55.12%     55.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         49155     18.61%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         68510     25.94%     99.66% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          900      0.34%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          264155                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               15947                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     402674                       # The number of ROB reads
system.cpu13.rob.rob_writes                    566173                       # The number of ROB writes
system.cpu13.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     250765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    263748                       # Number of Instructions Simulated
system.cpu13.committedOps                      264155                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.533460                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.533460                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.874555                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.874555                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 438223                       # number of integer regfile reads
system.cpu13.int_regfile_writes                238075                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 1006620                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 121066                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 76413                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             674                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         178.807674                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             67141                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1245                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           53.928514                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   178.807674                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.174617                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.174617                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          140936                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         140936                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        66781                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         66781                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          358                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          358                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data        67139                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          67139                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        67141                       # number of overall hits
system.cpu13.dcache.overall_hits::total         67141                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2152                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2152                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          534                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2686                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2686                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2687                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2687                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     20348459                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     20348459                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      9219000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      9219000                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        21000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        13000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     29567459                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     29567459                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     29567459                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     29567459                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        68933                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        68933                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          892                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          892                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        69825                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        69825                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        69828                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        69828                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.031219                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.031219                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.598655                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.598655                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.038468                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.038468                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.038480                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.038480                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data  9455.603625                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total  9455.603625                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 17264.044944                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 17264.044944                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         4200                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         4200                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  4333.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 11007.989203                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 11007.989203                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 11003.892445                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 11003.892445                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         1746                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             203                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     8.600985                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          269                       # number of writebacks
system.cpu13.dcache.writebacks::total             269                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1158                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1158                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          271                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1429                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1429                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1429                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1429                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          263                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1257                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1258                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1258                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      8228523                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      8228523                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      3704250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      3704250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     11932773                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     11932773                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     11935273                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     11935273                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.014420                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.014420                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.294843                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.018002                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.018002                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.018016                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.018016                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data  8278.192153                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total  8278.192153                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 14084.600760                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 14084.600760                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         2700                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2700                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data  9493.057279                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total  9493.057279                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data  9487.498410                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total  9487.498410                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          16.507884                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             37131                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          675.109091                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    16.507884                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.032242                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.032242                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           74455                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          74455                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        37131                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         37131                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        37131                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          37131                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        37131                       # number of overall hits
system.cpu13.icache.overall_hits::total         37131                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           69                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           69                       # number of overall misses
system.cpu13.icache.overall_misses::total           69                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2042178                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2042178                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2042178                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2042178                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2042178                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2042178                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        37200                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        37200                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        37200                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        37200                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        37200                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        37200                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001855                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001855                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001855                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001855                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001855                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 29596.782609                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 29596.782609                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 29596.782609                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 29596.782609                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 29596.782609                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 29596.782609                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           14                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           14                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           14                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1632807                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1632807                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1632807                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1632807                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1632807                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1632807                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.001478                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.001478                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.001478                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.001478                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 29687.400000                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 29687.400000                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 29687.400000                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 29687.400000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 29687.400000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 29687.400000                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 21991                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           21768                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             376                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              20277                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 20015                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           98.707896                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                    65                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                         140153                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            38211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       292079                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     21991                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            20080                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                      100011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   771                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   37187                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  80                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           138615                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.115002                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.062441                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  85192     61.46%     61.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   5322      3.84%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   3403      2.46%     67.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5450      3.93%     71.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   4100      2.96%     74.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   3432      2.48%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   4886      3.52%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  12823      9.25%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  14007     10.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             138615                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.156907                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.084001                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  13670                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               88698                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    4169                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles               31720                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  358                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                101                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               282943                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  358                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  23196                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9997                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles          834                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   26229                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles               78001                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               281495                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                74515                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                   85                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            378670                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             1387719                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         463263                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              353692                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  24972                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               21                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                  150238                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              73102                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1392                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             631                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             28                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   279600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                36                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  264765                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            1284                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         17836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        83811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       138615                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.910075                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.400935                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              5469      3.95%      3.95% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1527      1.10%      5.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            131619     94.95%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        138615                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              144269     54.49%     54.49% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              49156     18.57%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.06% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              70393     26.59%     99.64% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               947      0.36%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               264765                       # Type of FU issued
system.cpu14.iq.rate                         1.889114                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           669427                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          297479                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       262687                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               264765                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4885                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          483                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1411                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  358                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2133                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 507                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            279639                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               73102                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1392                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 502                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                356                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              264474                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               70118                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             289                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      71059                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  19781                       # Number of branches executed
system.cpu14.iew.exec_stores                      941                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.887038                       # Inst execution rate
system.cpu14.iew.wb_sent                       262717                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      262687                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  241043                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  401508                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.874287                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.600344                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         17775                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             349                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples       136152                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.922851                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.442869                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        40004     29.38%     29.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        43619     32.04%     61.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2        24699     18.14%     79.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         9080      6.67%     86.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          632      0.46%     86.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1823      1.34%     88.03% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           48      0.04%     88.07% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          364      0.27%     88.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        15883     11.67%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total       136152                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             261389                       # Number of instructions committed
system.cpu14.commit.committedOps               261800                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        69126                       # Number of memory references committed
system.cpu14.commit.loads                       68217                       # Number of loads committed
system.cpu14.commit.membars                        12                       # Number of memory barriers committed
system.cpu14.commit.branches                    19738                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  242090                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 20                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         143519     54.82%     54.82% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         49155     18.78%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         68217     26.06%     99.65% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          909      0.35%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          261800                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               15883                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     399805                       # The number of ROB reads
system.cpu14.rob.rob_writes                    561679                       # The number of ROB writes
system.cpu14.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     251311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    261389                       # Number of Instructions Simulated
system.cpu14.committedOps                      261800                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.536186                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.536186                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.865026                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.865026                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 434892                       # number of integer regfile reads
system.cpu14.int_regfile_writes                237239                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  998511                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 117525                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 76189                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             685                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         177.865457                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             66944                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1258                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           53.214626                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   177.865457                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.173697                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.173697                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          140464                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         140464                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        66578                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         66578                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          362                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          362                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data        66940                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          66940                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        66942                       # number of overall hits
system.cpu14.dcache.overall_hits::total         66942                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2099                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2099                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          535                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          535                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            8                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2634                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2634                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2635                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2635                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     21502731                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     21502731                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     10218250                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     10218250                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        34500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     31720981                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     31720981                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     31720981                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     31720981                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        68677                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        68677                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          897                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          897                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        69574                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        69574                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        69577                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        69577                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.030563                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.030563                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.596433                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.596433                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.037859                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.037859                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.037872                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.037872                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 10244.273940                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 10244.273940                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 19099.532710                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 19099.532710                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  4312.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  4312.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 12042.893318                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 12042.893318                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 12038.322960                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 12038.322960                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         1615                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             274                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     5.894161                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu14.dcache.writebacks::total             262                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1089                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1089                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          271                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1360                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1360                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1360                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1360                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1010                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          264                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            8                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1274                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1275                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      8595259                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      8595259                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      4043000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      4043000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        22500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        22500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     12638259                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     12638259                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     12640759                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     12640759                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.014707                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.014707                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.294314                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.294314                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.018311                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.018311                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.018325                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.018325                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data  8510.157426                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total  8510.157426                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 15314.393939                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 15314.393939                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  2812.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2812.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data  9920.140502                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total  9920.140502                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data  9914.320784                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total  9914.320784                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          16.140696                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             37123                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          674.963636                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    16.140696                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.031525                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.031525                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           74429                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          74429                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        37123                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         37123                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        37123                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          37123                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        37123                       # number of overall hits
system.cpu14.icache.overall_hits::total         37123                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           64                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           64                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           64                       # number of overall misses
system.cpu14.icache.overall_misses::total           64                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1920738                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1920738                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1920738                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1920738                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1920738                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1920738                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        37187                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        37187                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        37187                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        37187                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        37187                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        37187                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.001721                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001721                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.001721                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001721                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.001721                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001721                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 30011.531250                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 30011.531250                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 30011.531250                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 30011.531250                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 30011.531250                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 30011.531250                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            9                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            9                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1635261                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1635261                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1635261                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1635261                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1635261                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1635261                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.001479                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.001479                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.001479                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.001479                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.001479                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.001479                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 29732.018182                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 29732.018182                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 29732.018182                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 29732.018182                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 29732.018182                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 29732.018182                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 22099                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           21774                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             382                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              20291                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 19986                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           98.496871                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   121                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                         139757                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            37931                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       291347                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     22099                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            20107                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       99909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   785                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   37091                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 120                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           138240                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.117086                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.083116                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  85818     62.08%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   4832      3.50%     65.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2969      2.15%     67.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5407      3.91%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   4272      3.09%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   2867      2.07%     76.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5333      3.86%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  11682      8.45%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  15060     10.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             138240                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.158124                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.084668                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13737                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               88261                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    4045                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles               31836                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  361                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                162                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               282083                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  361                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  23626                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8866                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1138                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   25804                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles               78445                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               280917                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                74776                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   77                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            378409                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             1384843                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         462101                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              354632                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  23774                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  152706                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              73160                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1328                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             562                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   279234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  264883                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            1345                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         16992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        79163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       138240                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.916110                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.384094                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4885      3.53%      3.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1827      1.32%      4.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            131528     95.14%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        138240                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              144701     54.63%     54.63% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              49156     18.56%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.19% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              70087     26.46%     99.65% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               939      0.35%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               264883                       # Type of FU issued
system.cpu15.iq.rate                         1.895311                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           669349                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          296292                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       263186                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               264883                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4884                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  361                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1967                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 242                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            279293                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               73160                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1328                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 232                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          268                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                361                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              264643                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               69874                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             238                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      70803                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  19909                       # Number of branches executed
system.cpu15.iew.exec_stores                      929                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.893594                       # Inst execution rate
system.cpu15.iew.wb_sent                       263226                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      263186                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  241545                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  402397                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.883169                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.600265                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         16927                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             351                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples       135941                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.929499                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.437523                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        39206     28.84%     28.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        43940     32.32%     61.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2        24906     18.32%     79.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         9372      6.89%     86.38% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          480      0.35%     86.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1748      1.29%     88.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           68      0.05%     88.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          406      0.30%     88.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        15815     11.63%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total       135941                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             261887                       # Number of instructions committed
system.cpu15.commit.committedOps               262298                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        69183                       # Number of memory references committed
system.cpu15.commit.loads                       68276                       # Number of loads committed
system.cpu15.commit.membars                        12                       # Number of memory barriers committed
system.cpu15.commit.branches                    19863                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  242463                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 20                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         143960     54.88%     54.88% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         49155     18.74%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         68276     26.03%     99.65% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          907      0.35%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          262298                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               15815                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     399312                       # The number of ROB reads
system.cpu15.rob.rob_writes                    560819                       # The number of ROB writes
system.cpu15.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     251707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    261887                       # Number of Instructions Simulated
system.cpu15.committedOps                      262298                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.533654                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.533654                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.873874                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.873874                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 435255                       # number of integer regfile reads
system.cpu15.int_regfile_writes                237444                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  999300                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 118306                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 80015                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             690                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         179.242314                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             67083                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1264                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           53.071994                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   179.242314                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.175041                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.175041                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          555                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          140708                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         140708                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        66719                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         66719                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          363                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          363                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        67082                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          67082                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        67084                       # number of overall hits
system.cpu15.dcache.overall_hits::total         67084                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2084                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2084                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          534                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            7                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2618                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2618                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2619                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2619                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     17643492                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     17643492                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      9047750                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      9047750                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        34500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     26691242                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     26691242                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     26691242                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     26691242                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        68803                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        68803                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          897                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          897                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        69700                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        69700                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        69703                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        69703                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.030289                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030289                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.595318                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.595318                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.037561                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.037561                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.037574                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.037574                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data  8466.166987                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total  8466.166987                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 16943.352060                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 16943.352060                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  4928.571429                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  4928.571429                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         4000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 10195.279603                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 10195.279603                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 10191.386789                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 10191.386789                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         1270                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             233                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     5.450644                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu15.dcache.writebacks::total             262                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1074                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1074                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          270                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1344                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1344                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1344                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1344                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1010                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          264                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            7                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1274                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1275                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      7405005                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      7405005                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      3671750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      3671750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     11076755                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     11076755                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     11079255                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     11079255                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.014680                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.014680                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.294314                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.294314                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.018278                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.018278                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.018292                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.018292                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data  7331.688119                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total  7331.688119                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 13908.143939                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 13908.143939                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  3428.571429                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3428.571429                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         2500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data  8694.470173                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total  8694.470173                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data  8689.611765                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total  8689.611765                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          15.347205                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             37032                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          726.117647                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    15.347205                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.029975                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.029975                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           74233                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          74233                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        37032                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         37032                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        37032                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          37032                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        37032                       # number of overall hits
system.cpu15.icache.overall_hits::total         37032                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           59                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           59                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           59                       # number of overall misses
system.cpu15.icache.overall_misses::total           59                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1958500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1958500                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1958500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1958500                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1958500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1958500                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        37091                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        37091                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        37091                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        37091                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        37091                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        37091                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001591                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001591                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001591                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001591                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001591                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001591                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 33194.915254                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 33194.915254                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 33194.915254                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 33194.915254                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 33194.915254                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 33194.915254                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          202                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1721000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1721000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1721000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1721000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1721000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1721000                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.001375                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.001375                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.001375                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.001375                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 33745.098039                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 33745.098039                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 33745.098039                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 33745.098039                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 33745.098039                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 33745.098039                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   969.160095                       # Cycle average of tags in use
system.l2.tags.total_refs                        6703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.474633                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      421.959607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      437.643554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       98.114713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.754197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.235579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.420146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.842381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.371007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.062830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.019109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.349687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.016345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        0.016270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.354670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.029576                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    138373                       # Number of tag accesses
system.l2.tags.data_accesses                   138373                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                101                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                525                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                109                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 62                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                110                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 98                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 17                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 36                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1998                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6532                       # number of Writeback hits
system.l2.Writeback_hits::total                  6532                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5039                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 304                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 288                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 269                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 283                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 295                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 301                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 318                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 293                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 366                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 288                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 292                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7037                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                101                       # number of overall hits
system.l2.overall_hits::cpu00.data               1729                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 23                       # number of overall hits
system.l2.overall_hits::cpu01.data                362                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 28                       # number of overall hits
system.l2.overall_hits::cpu02.data                304                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 31                       # number of overall hits
system.l2.overall_hits::cpu03.data                288                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 37                       # number of overall hits
system.l2.overall_hits::cpu04.data                269                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu05.data                283                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu06.data                295                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu07.data                301                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu08.data                318                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu09.data                293                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu10.data                366                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu11.data                354                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu12.data                273                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu13.data                291                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu14.data                288                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data                292                       # number of overall hits
system.l2.overall_hits::total                    7037                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              557                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              134                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   876                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1790                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               557                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1863                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2666                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              557                       # number of overall misses
system.l2.overall_misses::cpu00.data             1863                       # number of overall misses
system.l2.overall_misses::cpu01.inst               30                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               24                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               23                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               17                       # number of overall misses
system.l2.overall_misses::cpu04.data                6                       # number of overall misses
system.l2.overall_misses::cpu05.inst               10                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst               12                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.inst                9                       # number of overall misses
system.l2.overall_misses::cpu07.data                4                       # number of overall misses
system.l2.overall_misses::cpu08.inst               10                       # number of overall misses
system.l2.overall_misses::cpu08.data                5                       # number of overall misses
system.l2.overall_misses::cpu09.inst                9                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.inst               10                       # number of overall misses
system.l2.overall_misses::cpu10.data                5                       # number of overall misses
system.l2.overall_misses::cpu11.inst                3                       # number of overall misses
system.l2.overall_misses::cpu11.data                5                       # number of overall misses
system.l2.overall_misses::cpu12.inst                3                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst               11                       # number of overall misses
system.l2.overall_misses::cpu13.data                5                       # number of overall misses
system.l2.overall_misses::cpu14.inst                2                       # number of overall misses
system.l2.overall_misses::cpu14.data                5                       # number of overall misses
system.l2.overall_misses::cpu15.inst                1                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  2666                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     42818750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11301000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2898000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       184000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2319500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        92000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2148750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        93000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1501750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       109000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       983500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1036500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       688750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       891000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        14000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       827000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       894500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data        13000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       274250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data        27500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       396750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1012750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data        16000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       184750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst        68750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        70877250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        93997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    128171241                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       652250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       541250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       915500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       413250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       493750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       877250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       781250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       899250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      1141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1029750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       675750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      1002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       474750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139429741                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     42818750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    139472241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data       836250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2148750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       634250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1501750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       983500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1036500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       413250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       688750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       493750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       891250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       781250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       894500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       912250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       274250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data      1169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       396750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1029750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1012750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       691750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       184750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data      1084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst        68750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       474750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        210306991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     42818750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    139472241                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2898000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data       836250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2319500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       872500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2148750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       634250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1501750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       689500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       983500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       915500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1036500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       413250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       688750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       493750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       891000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       891250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       827000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       781250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       894500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       912250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       274250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data      1169000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       396750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1029750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1012750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       691750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       184750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data      1084500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst        68750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       474750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       210306991                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data            111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             99                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2874                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6532                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6532                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               18                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6829                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             658                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3592                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             368                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             275                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             323                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             297                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             371                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             278                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9703                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            658                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3592                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            368                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            275                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            323                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            297                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            371                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            278                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9703                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.846505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.203338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.566038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.018018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.461538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.425926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.030303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.314815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.133333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.015873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.169811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.009009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.056604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.010101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.056604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.030303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.304802                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.589499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.015564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.019157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.262117                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.846505                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.518653                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.566038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.016304                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.016181                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.425926                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.017065                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.314815                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.021818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.013937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.013378                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.013115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.015480                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.169811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.013468                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.013477                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.056604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.013928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.056604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.017986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.016892                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.017065                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.013514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274760                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.846505                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.518653                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.566038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.016304                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.016181                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.425926                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.017065                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.314815                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.021818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.013937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.013378                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.013115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.015480                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.169811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.013468                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.013477                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.056604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.013928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.056604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.017986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.016892                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.017065                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.013514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274760                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76873.877917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 84335.820896                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst        96600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        92000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 96645.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        92000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 93423.913043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        93000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 88338.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        54500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst        98350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst        86375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 76527.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst        89100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        14000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 91888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        89450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data        13000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 91416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        27500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst       132250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 92068.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data        16000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        92375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        68750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80910.102740                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  5874.812500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5874.812500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 74130.272412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 163062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       195125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 135312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       145125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       228875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 103312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 123437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 219312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 195312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 224812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       285375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       205950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 168937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       250500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 118687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77893.710056                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76873.877917                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 74864.326892                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst        96600                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data       139375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 96645.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       174500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 93423.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       126850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 88338.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 114916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst        98350                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       228875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst        86375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 103312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 76527.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 123437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst        89100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data       178250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 91888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 195312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        89450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       182450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 91416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       233800                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       132250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       205950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 92068.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data       138350                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        92375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       216900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        68750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 118687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78884.842836                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76873.877917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 74864.326892                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst        96600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data       139375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 96645.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       174500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 93423.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       126850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 88338.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 114916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst        98350                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       228875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst        86375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 103312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 76527.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 123437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst        89100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data       178250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 91888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 195312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        89450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       182450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 91416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       233800                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       132250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       205950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 92068.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data       138350                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        92375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       216900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        68750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 118687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78884.842836                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1478                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      10                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   147.800000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                171                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 171                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                171                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              705                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1790                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2495                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     35339000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8640000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst       777000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       540750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       522000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       489500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data        81500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       198750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       112000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46940250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       284516                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       284516                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    106591759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       601250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       731500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       490250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       863500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       362250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       442250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       825750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       730250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       848250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      1093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       965750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       624750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       951500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       424250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    117075259                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     35339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    115231759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst       777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       601250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       540750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       731500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       490250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       489500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       610500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       198750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       863500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       362250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       442250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       825750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       730250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       848250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      1093000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       965750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       624750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      1021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       424250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    164015509                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     35339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    115231759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst       777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       601250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       540750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       731500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       490250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       489500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       610500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       198750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       863500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       362250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       442250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       825750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       730250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       848250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      1093000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       965750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       624750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      1021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       424250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    164015509                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.835866                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.182094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.188679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.115385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.066667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.030303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.245303                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.589499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.015564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.019157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.262117                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.835866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.514755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.010870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.115385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.012945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.013652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.013937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.013378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.013115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.012384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.013468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.010782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.011142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.017986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.013514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.017065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.013514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.835866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.514755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.010870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.115385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.012945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.013652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.013937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.013378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.013115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.012384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.013468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.010782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.011142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.017986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.013514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.017065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.013514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257137                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64252.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data        72000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        77700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst        90125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst       104400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        97900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        81500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        66250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst       112000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66581.914894                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17782.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17782.250000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61649.368999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 150312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       182875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 122562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       132250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       215875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 90562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 110562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 206437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 182562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 212062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       273250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       193150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 156187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       237875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 106062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65405.172626                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64252.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 62321.124392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        77700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 150312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst        90125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       182875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       104400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 122562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        97900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       122100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        66250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       215875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 90562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 110562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 206437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 182562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 212062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       112000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data       273250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       193150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 156187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       204300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 106062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65737.678958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64252.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 62321.124392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        77700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 150312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst        90125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       182875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       104400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 122562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        97900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       122100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        66250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       215875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 90562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 110562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 206437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 182562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 212062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       112000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data       273250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       193150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 156187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       204300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 106062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65737.678958                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 704                       # Transaction distribution
system.membus.trans_dist::ReadResp                703                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             45                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1781                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       158976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  158976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoop_fanout::samples              2573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2573                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2772500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13161974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              17470                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             17468                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6532                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              36                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             82                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         9544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 40672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       377088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        44928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        38272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        36096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        34048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        36480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        37248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        39488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        36352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        45184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        43584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        34112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        36160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        35520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        35712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1038912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14696                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            30961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                 30961    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22016490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1089705                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5822248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             89431                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1984221                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85926                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1993462                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            89686                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1945710                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            85185                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1946481                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            85964                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1924983                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            85425                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1940714                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            85199                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1940230                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            84944                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1928235                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            82951                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1911237                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            84944                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1917240                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            81736                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1906489                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            82224                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1923487                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            86693                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1902727                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            85239                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1927741                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            77500                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1924745                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
