property a5;
@(posedge clk) (StartIdle == 0) ##1 (StateIdle == 1) |-> (DeferIndication == 1);
endproperty
assert_a5: assert property(a5);

property a1;
@(posedge clk) (StateIdle == 0) |-> (DeferIndication == 0);
endproperty
assert_a1: assert property(a1);

property a6;
@(posedge clk) (StateIdle == 1 & CarrierSense == 1) |-> (DeferIndication == 1);
endproperty
assert_a6: assert property(a6);

property a4;
@(posedge clk) (CarrierSense == 0) |-> (DeferIndication == 0);
endproperty
assert_a4: assert property(a4);

property a3;
@(posedge clk) (IPGT[5] == 0) |=> (DeferIndication == 0);
endproperty
assert_a3: assert property(a3);

property a2;
@(posedge clk) (IPGT[2] == 1) |=> (DeferIndication == 0);
endproperty
assert_a2: assert property(a2);

property a0;
@(posedge clk) (TooBig == 1) |=> (DeferIndication == 0);
endproperty
assert_a0: assert property(a0);

