// Seed: 1417692153
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  wand  id_2;
  logic id_3;
  assign id_1 = 1;
  type_7(
      1 - id_2[1'b0], 1 * id_1
  );
  assign id_3 = 1;
  logic id_4;
endmodule
