do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:49:40 on Dec 16,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 10:49:40 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 10:49:40 on Dec 16,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** UI-Msg: (vsim-7) Failed to open mem file "instructionMemory.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./../verilog files/simulation files/sim.do line 6
# ** UI-Msg: (vsim-7) Failed to open mem file "instructionMemory.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i {instructionMemory.mem} /processor/instr_fetch/instr_mem/memory"
quit -sim
# End time: 10:51:15 on Dec 16,2022, Elapsed time: 0:01:35
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:51:17 on Dec 16,2022
# vlog -reportprogress 300 ../processor.v 
# ** Error: (vlog-7) Failed to open design unit file "../processor.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:51:17 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./../verilog files/simulation files/sim.do line 1
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../processor.v"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:52:05 on Dec 16,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 10:52:05 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 10:52:05 on Dec 16,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
# ** UI-Msg: (vsim-7) Failed to open mem file "../verilog\ files/simulation\ files/instructionMemory.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./../verilog files/simulation files/sim.do line 6
# ** UI-Msg: (vsim-7) Failed to open mem file "../verilog\ files/simulation\ files/instructionMemory.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i {../verilog\ files/simulation\ files/instructionMemory.mem} /processor/instr_fetch/instr_mem/memory"
mem load -i {D:/PROJECTS/third year/first term/computer architecture/codes/verilog files/simulation files/instructionMemory.mem} /processor/instr_fetch/instr_mem/memory
quit -sim
# End time: 10:54:50 on Dec 16,2022, Elapsed time: 0:02:45
# Errors: 0, Warnings: 1
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:52 on Dec 16,2022
# vlog -reportprogress 300 ../verilog files/processor.v 
# -- Compiling module CU
# -- Compiling module regFile
# -- Compiling module ID
# -- Compiling module ALU
# -- Compiling module Reg
# -- Compiling module EX
# -- Compiling module memory
# -- Compiling module IF
# -- Compiling module PC
# -- Compiling module I_typeDetectionUnit
# -- Compiling module masterSlaveReg
# -- Compiling module MEM
# -- Compiling module WB
# -- Compiling module EX_MEM
# -- Compiling module ID_EX
# -- Compiling module IF_ID
# -- Compiling module MEM_WB
# -- Compiling module EDU
# -- Compiling module FU1
# -- Compiling module FU2
# -- Compiling module HDU
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 10:54:52 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps processor 
# Start time: 10:54:52 on Dec 16,2022
# Loading work.processor
# Loading work.IF
# Loading work.PC
# Loading work.memory
# Loading work.I_typeDetectionUnit
# Loading work.masterSlaveReg
# Loading work.Reg
# Loading work.IF_ID
# Loading work.ID
# Loading work.CU
# Loading work.regFile
# Loading work.ID_EX
# Loading work.EX
# Loading work.ALU
# Loading work.EX_MEM
# Loading work.MEM
# Loading work.MEM_WB
# Loading work.WB
# Loading work.EDU
# Loading work.HDU
# Loading work.FU1
# Loading work.FU2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:55:16 on Dec 16,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
