@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"e:\project_manager\mini_eye_board\gowin\course\course_prj\course11_uart\uart_prj\src\uart_data_gen.v":82:4:82:9|Found counter in view:work.uart_data_gen(verilog) instance data_num[7:0] 
@N: MO231 :"e:\project_manager\mini_eye_board\gowin\course\course_prj\course11_uart\uart_prj\src\uart_rx.v":77:4:77:9|Found counter in view:work.uart_rx_104_0_1_2_3_4(verilog) instance clk_div_cnt[15:0] 
@N: FX271 :"e:\project_manager\mini_eye_board\gowin\course\course_prj\course11_uart\uart_prj\src\uart_rx.v":104:4:104:9|Replicating instance u_uart_rx.rx_state[2] (in view: work.uart_top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"e:\project_manager\mini_eye_board\gowin\course\course_prj\course11_uart\uart_prj\src\uart_tx.v":92:4:92:9|Replicating instance u_uart_tx.tx_bit_cnt[2] (in view: work.uart_top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"e:\project_manager\mini_eye_board\gowin\course\course_prj\course11_uart\uart_prj\src\uart_tx.v":92:4:92:9|Replicating instance u_uart_tx.tx_bit_cnt[0] (in view: work.uart_top(verilog)) with 6 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
