(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-05-13T08:41:32Z")
 (DESIGN "SAR_SPIM_USB_Test01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 SP1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "SAR_SPIM_USB_Test01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Dev_miso\(0\).pad_out Dev_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_mosi\(0\).pad_out Dev_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_sclk\(0\).pad_out Dev_sclk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_ss\(0\).pad_out Dev_ss\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\).pad_out MISO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_1\(0\).fb Dev_ss\(0\).pin_input (5.679:5.679:5.679))
    (INTERCONNECT SS_1\(0\).fb Net_20.main_0 (9.118:9.118:9.118))
    (INTERCONNECT SS_1\(0\).fb \\SPIS\:BSPIS\:BitCounter\\.reset (9.282:9.282:9.282))
    (INTERCONNECT SS_1\(0\).fb \\SPIS\:BSPIS\:inv_ss\\.main_0 (9.259:9.259:9.259))
    (INTERCONNECT MOSI_1\(0\).fb Dev_mosi\(0\).pin_input (5.744:5.744:5.744))
    (INTERCONNECT MOSI_1\(0\).fb \\SPIS\:BSPIS\:mosi_tmp\\.main_0 (8.631:8.631:8.631))
    (INTERCONNECT MOSI_1\(0\).fb \\SPIS\:BSPIS\:mosi_to_dp\\.main_0 (8.631:8.631:8.631))
    (INTERCONNECT SCLK_1\(0\).fb Dev_sclk\(0\).pin_input (5.377:5.377:5.377))
    (INTERCONNECT SCLK_1\(0\).fb \\SPIS\:BSPIS\:BitCounter\\.clock_n (8.437:8.437:8.437))
    (INTERCONNECT SCLK_1\(0\).fb \\SPIS\:BSPIS\:mosi_tmp\\.clock_0 (8.437:8.437:8.437))
    (INTERCONNECT SCLK_1\(0\).fb \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.clock (8.437:8.437:8.437))
    (INTERCONNECT SCLK_1\(0\).fb \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.clock (8.436:8.436:8.436))
    (INTERCONNECT Net_20.q Dev_miso\(0\).pin_input (9.648:9.648:9.648))
    (INTERCONNECT Net_20.q MISO_1\(0\).pin_input (8.116:8.116:8.116))
    (INTERCONNECT \\SPIS\:BSPIS\:byte_complete\\.q \\SPIS\:BSPIS\:TxStsReg\\.status_6 (2.305:2.305:2.305))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:mosi_to_dp\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:tx_load\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:mosi_to_dp\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:tx_load\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_2 (2.320:2.320:2.320))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:mosi_to_dp\\.main_2 (2.320:2.320:2.320))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:tx_load\\.main_1 (2.320:2.320:2.320))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_1 (2.328:2.328:2.328))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:mosi_to_dp\\.main_1 (2.328:2.328:2.328))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:tx_load\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPIS\:BSPIS\:sync_2\\.in (2.918:2.918:2.918))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPIS\:BSPIS\:sync_4\\.in (5.840:5.840:5.840))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_4\\.out \\SPIS\:BSPIS\:RxStsReg\\.status_6 (4.530:4.530:4.530))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPIS\:BSPIS\:RxStsReg\\.status_3 (4.247:4.247:4.247))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPIS\:BSPIS\:rx_status_4\\.main_0 (3.653:3.653:3.653))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:byte_complete\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:dpcounter_one_reg\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:tx_status_0\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\SPIS\:BSPIS\:dpcounter_one_reg\\.q \\SPIS\:BSPIS\:byte_complete\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\SPIS\:BSPIS\:dpcounter_one_reg\\.q \\SPIS\:BSPIS\:tx_status_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:BitCounter\\.enable (3.096:3.096:3.096))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.cs_addr_2 (2.933:2.933:2.933))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.cs_addr_2 (3.087:3.087:3.087))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.so_comb Net_20.main_1 (2.317:2.317:2.317))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_2\\.out \\SPIS\:BSPIS\:TxStsReg\\.status_2 (6.003:6.003:6.003))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_2\\.out \\SPIS\:BSPIS\:tx_status_0\\.main_2 (3.792:3.792:3.792))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_buf_overrun\\.q \\SPIS\:BSPIS\:sync_3\\.in (5.301:5.301:5.301))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.q \\SPIS\:BSPIS\:rx_buf_overrun\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_3\\.out \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.main_0 (2.814:2.814:2.814))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_3\\.out \\SPIS\:BSPIS\:rx_buf_overrun\\.main_0 (2.817:2.817:2.817))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_tmp\\.q \\SPIS\:BSPIS\:mosi_to_dp\\.main_5 (2.288:2.288:2.288))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_to_dp\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.route_si (2.768:2.768:2.768))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_to_dp\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.route_si (2.801:2.801:2.801))
    (INTERCONNECT \\SPIS\:BSPIS\:rx_buf_overrun\\.q \\SPIS\:BSPIS\:RxStsReg\\.status_5 (2.889:2.889:2.889))
    (INTERCONNECT \\SPIS\:BSPIS\:rx_status_4\\.q \\SPIS\:BSPIS\:RxStsReg\\.status_4 (2.310:2.310:2.310))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.cs_addr_0 (2.773:2.773:2.773))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.f1_load (2.773:2.773:2.773))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.cs_addr_0 (2.794:2.794:2.794))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f1_load (2.794:2.794:2.794))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sync_1\\.in (6.027:6.027:6.027))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_status_0\\.q \\SPIS\:BSPIS\:TxStsReg\\.status_0 (4.188:4.188:4.188))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.f0_bus_stat_comb \\SPIS\:BSPIS\:TxStsReg\\.status_1 (4.524:4.524:4.524))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:dpcounter_one_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.ce0 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.cl0 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.z0 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.ff0 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.ce1 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.cl1 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.z1 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.ff1 \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.co_msb \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.sol_msb \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.cfbo \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.sor \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SPIS\:BSPIS\:sR16\:Dp\:u1\\.cmsbo \\SPIS\:BSPIS\:sR16\:Dp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(0\)_PAD\\ \\LCD_Char\:LCDPort\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(1\)_PAD\\ \\LCD_Char\:LCDPort\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(2\)_PAD\\ \\LCD_Char\:LCDPort\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(3\)_PAD\\ \\LCD_Char\:LCDPort\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(4\)_PAD\\ \\LCD_Char\:LCDPort\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(5\)_PAD\\ \\LCD_Char\:LCDPort\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char\:LCDPort\(6\)_PAD\\ \\LCD_Char\:LCDPort\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOSI_1\(0\)_PAD MOSI_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_1\(0\)_PAD SCLK_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\).pad_out MISO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\)_PAD MISO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_1\(0\)_PAD SS_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_mosi\(0\).pad_out Dev_mosi\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Dev_mosi\(0\)_PAD Dev_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_sclk\(0\).pad_out Dev_sclk\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Dev_sclk\(0\)_PAD Dev_sclk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_ss\(0\).pad_out Dev_ss\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Dev_ss\(0\)_PAD Dev_ss\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_miso\(0\).pad_out Dev_miso\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Dev_miso\(0\)_PAD Dev_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Dev_GND\(0\)_PAD Dev_GND\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
