
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Thu Nov  2 13:19:08 2023
| Design       : top_digital_recognition
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                  
*****************************************************************************************************************************************************************
                                                                                 Clock   Non-clock                                                               
 Clock                    Period       Waveform            Type                  Loads       Loads  Sources                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared                623           5  {sys_clk}                                                    
   ui_clk                 10.0000      {0.0000 5.0000}     Generated (sys_clk)    3449           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk         10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 cam_pclk                 20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk}                                                   
=================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    115.6337 MHz        20.0000         8.6480         11.352
 cam_pclk                   50.0000 MHz    115.3137 MHz        20.0000         8.6720         11.328
 ui_clk                    100.0000 MHz    134.2102 MHz        10.0000         7.4510          2.549
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.352       0.000              0           2481
 cam_pclk               cam_pclk                    11.328       0.000              0            294
 ui_clk                 cam_pclk                     5.265       0.000              0             11
 ui_clk                 ui_clk                       2.549       0.000              0          12681
 cam_pclk               ui_clk                       1.574       0.000              0             12
 ioclk1                 ioclk1                       1.698       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.252       0.000              0           2481
 cam_pclk               cam_pclk                     0.277       0.000              0            294
 ui_clk                 cam_pclk                     1.326       0.000              0             11
 ui_clk                 ui_clk                       0.262       0.000              0          12681
 cam_pclk               ui_clk                      -3.423      -3.423              1             12
 ioclk1                 ioclk1                       0.444       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.181       0.000              0             67
 cam_pclk               cam_pclk                     3.479       0.000              0             49
 ui_clk                 cam_pclk                     3.880       0.000              0             33
 ui_clk                 ui_clk                       6.109       0.000              0           1784
 cam_pclk               ui_clk                      -5.321    -191.438             45             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.591       0.000              0             67
 cam_pclk               cam_pclk                     6.449       0.000              0             49
 ui_clk                 cam_pclk                     2.168       0.000              0             33
 ui_clk                 ui_clk                       0.592       0.000              0           1784
 cam_pclk               ui_clk                       3.038       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.100       0.000              0            623
 cam_pclk                                            9.102       0.000              0            100
 ui_clk                                              3.100       0.000              0           3449
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.889       0.000              0           2481
 cam_pclk               cam_pclk                    14.072       0.000              0            294
 ui_clk                 cam_pclk                     7.427       0.000              0             11
 ui_clk                 ui_clk                       4.710       0.000              0          12681
 cam_pclk               ui_clk                       4.118       0.000              0             12
 ioclk1                 ioclk1                       1.836       0.000              0             48
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.251       0.000              0           2481
 cam_pclk               cam_pclk                     0.268       0.000              0            294
 ui_clk                 cam_pclk                     0.800       0.000              0             11
 ui_clk                 ui_clk                       0.250       0.000              0          12681
 cam_pclk               ui_clk                      -1.671      -1.671              1             12
 ioclk1                 ioclk1                       0.380       0.000              0             48
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.075       0.000              0             67
 cam_pclk               cam_pclk                     8.653       0.000              0             49
 ui_clk                 cam_pclk                     6.379       0.000              0             33
 ui_clk                 ui_clk                       7.253       0.000              0           1784
 cam_pclk               ui_clk                      -0.802      -6.831             19             54
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.472       0.000              0             67
 cam_pclk               cam_pclk                     4.299       0.000              0             49
 ui_clk                 cam_pclk                     1.386       0.000              0             33
 ui_clk                 ui_clk                       0.451       0.000              0           1784
 cam_pclk               ui_clk                       2.570       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.480       0.000              0            623
 cam_pclk                                            9.282       0.000              0            100
 ui_clk                                              3.480       0.000              0           3449
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.655  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.581       3.005         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.460       3.465 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.630       4.095         lcd_clk          
 CLMA_98_104/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK

 CLMA_98_104/Q3                    tco                   0.288       4.383 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/Q1
                                   net (fanout=13)       0.838       5.221         pixel_ypos[2]    
 CLMA_74_113/Y0                    td                    0.341       5.562 f       u_lcd_rgb_top/u_lcd_display/N38_1.fsub_1/gateop_A2/Y0
                                   net (fanout=2)        0.402       5.964         u_lcd_rgb_top/u_lcd_display/N227 [5]
 CLMA_78_108/Y3                    td                    0.527       6.491 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/gateop_A2/Y1
                                   net (fanout=41)       1.010       7.501         u_lcd_rgb_top/u_lcd_display/N50 [6]
 CLMA_50_88/Y0                     td                    0.487       7.988 r       u_lcd_rgb_top/u_lcd_display/N2280_415/gateop_perm/Z
                                   net (fanout=1)        0.701       8.689         u_lcd_rgb_top/u_lcd_display/_N52337_415
 CLMS_50_89/Y6AB                   td                    0.444       9.133 r       u_lcd_rgb_top/u_lcd_display/N2280_154_muxf6/F
                                   net (fanout=1)        0.403       9.536         u_lcd_rgb_top/u_lcd_display/_N52337_154
 CLMS_50_93/Y6AB                   td                    0.259       9.795 r       u_lcd_rgb_top/u_lcd_display/N2280_103_muxf6/F
                                   net (fanout=1)        0.469      10.264         u_lcd_rgb_top/u_lcd_display/_N52337_103
 CLMA_62_93/Y6AB                   td                    0.444      10.708 r       u_lcd_rgb_top/u_lcd_display/N2280_751_muxf6/F
                                   net (fanout=2)        0.428      11.136         u_lcd_rgb_top/u_lcd_display/_N52583_2
 CLMA_78_92/Y6AB                   td                    0.444      11.580 r       u_lcd_rgb_top/u_lcd_display/N2280_3_muxf6_perm/Z
                                   net (fanout=1)        0.576      12.156         u_lcd_rgb_top/u_lcd_display/_N52337_3
 CLMA_74_112/Y2                    td                    0.210      12.366 r       u_lcd_rgb_top/u_lcd_display/N2280_1/gateop_perm/Z
                                   net (fanout=3)        0.585      12.951         u_lcd_rgb_top/u_lcd_display/_N52337_1
 CLMS_66_125/A3                                                            r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce/opit_0_L5Q_perm/L3

 Data arrival time                                                  12.951         Logic Levels: 8  
                                                                                   Logic: 3.444ns(38.889%), Route: 5.412ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.286      22.325         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.330      22.655 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      1.251      23.906         lcd_clk          
 CLMS_66_125/CLK                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.844      24.750                          
 clock uncertainty                                      -0.050      24.700                          

 Setup time                                             -0.397      24.303                          

 Data required time                                                 24.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.303                          
 Data arrival time                                                  12.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.655  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.581       3.005         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.460       3.465 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.630       4.095         lcd_clk          
 CLMA_98_104/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK

 CLMA_98_104/Q3                    tco                   0.288       4.383 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/Q1
                                   net (fanout=13)       0.838       5.221         pixel_ypos[2]    
 CLMA_74_113/Y0                    td                    0.341       5.562 f       u_lcd_rgb_top/u_lcd_display/N38_1.fsub_1/gateop_A2/Y0
                                   net (fanout=2)        0.402       5.964         u_lcd_rgb_top/u_lcd_display/N227 [5]
 CLMA_78_108/Y3                    td                    0.527       6.491 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/gateop_A2/Y1
                                   net (fanout=41)       1.010       7.501         u_lcd_rgb_top/u_lcd_display/N50 [6]
 CLMA_50_88/Y0                     td                    0.487       7.988 r       u_lcd_rgb_top/u_lcd_display/N2280_415/gateop_perm/Z
                                   net (fanout=1)        0.701       8.689         u_lcd_rgb_top/u_lcd_display/_N52337_415
 CLMS_50_89/Y6AB                   td                    0.444       9.133 r       u_lcd_rgb_top/u_lcd_display/N2280_154_muxf6/F
                                   net (fanout=1)        0.403       9.536         u_lcd_rgb_top/u_lcd_display/_N52337_154
 CLMS_50_93/Y6AB                   td                    0.259       9.795 r       u_lcd_rgb_top/u_lcd_display/N2280_103_muxf6/F
                                   net (fanout=1)        0.469      10.264         u_lcd_rgb_top/u_lcd_display/_N52337_103
 CLMA_62_93/Y6AB                   td                    0.444      10.708 r       u_lcd_rgb_top/u_lcd_display/N2280_751_muxf6/F
                                   net (fanout=2)        0.428      11.136         u_lcd_rgb_top/u_lcd_display/_N52583_2
 CLMA_78_92/Y6AB                   td                    0.444      11.580 r       u_lcd_rgb_top/u_lcd_display/N2280_3_muxf6_perm/Z
                                   net (fanout=1)        0.576      12.156         u_lcd_rgb_top/u_lcd_display/_N52337_3
 CLMA_74_112/Y2                    td                    0.210      12.366 r       u_lcd_rgb_top/u_lcd_display/N2280_1/gateop_perm/Z
                                   net (fanout=3)        0.585      12.951         u_lcd_rgb_top/u_lcd_display/_N52337_1
 CLMS_66_125/B2                                                            r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.951         Logic Levels: 8  
                                                                                   Logic: 3.444ns(38.889%), Route: 5.412ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.286      22.325         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.330      22.655 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      1.251      23.906         lcd_clk          
 CLMS_66_125/CLK                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.844      24.750                          
 clock uncertainty                                      -0.050      24.700                          

 Setup time                                             -0.369      24.331                          

 Data required time                                                 24.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.331                          
 Data arrival time                                                  12.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.008
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.581       3.005         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.460       3.465 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.630       4.095         lcd_clk          
 CLMA_98_104/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK

 CLMA_98_104/Q3                    tco                   0.288       4.383 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/Q1
                                   net (fanout=13)       0.838       5.221         pixel_ypos[2]    
 CLMA_74_113/Y0                    td                    0.341       5.562 f       u_lcd_rgb_top/u_lcd_display/N38_1.fsub_1/gateop_A2/Y0
                                   net (fanout=2)        0.402       5.964         u_lcd_rgb_top/u_lcd_display/N227 [5]
 CLMA_78_108/Y3                    td                    0.527       6.491 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/gateop_A2/Y1
                                   net (fanout=41)       1.010       7.501         u_lcd_rgb_top/u_lcd_display/N50 [6]
 CLMA_50_88/Y0                     td                    0.487       7.988 r       u_lcd_rgb_top/u_lcd_display/N2280_415/gateop_perm/Z
                                   net (fanout=1)        0.701       8.689         u_lcd_rgb_top/u_lcd_display/_N52337_415
 CLMS_50_89/Y6AB                   td                    0.444       9.133 r       u_lcd_rgb_top/u_lcd_display/N2280_154_muxf6/F
                                   net (fanout=1)        0.403       9.536         u_lcd_rgb_top/u_lcd_display/_N52337_154
 CLMS_50_93/Y6AB                   td                    0.259       9.795 r       u_lcd_rgb_top/u_lcd_display/N2280_103_muxf6/F
                                   net (fanout=1)        0.469      10.264         u_lcd_rgb_top/u_lcd_display/_N52337_103
 CLMA_62_93/Y6AB                   td                    0.444      10.708 r       u_lcd_rgb_top/u_lcd_display/N2280_751_muxf6/F
                                   net (fanout=2)        0.428      11.136         u_lcd_rgb_top/u_lcd_display/_N52583_2
 CLMA_78_92/Y6AB                   td                    0.444      11.580 r       u_lcd_rgb_top/u_lcd_display/N2280_3_muxf6_perm/Z
                                   net (fanout=1)        0.576      12.156         u_lcd_rgb_top/u_lcd_display/_N52337_3
 CLMA_74_112/Y2                    td                    0.210      12.366 r       u_lcd_rgb_top/u_lcd_display/N2280_1/gateop_perm/Z
                                   net (fanout=3)        0.573      12.939         u_lcd_rgb_top/u_lcd_display/_N52337_1
 CLMA_70_128/A4                                                            r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.939         Logic Levels: 8  
                                                                                   Logic: 3.444ns(38.942%), Route: 5.400ns(61.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082      21.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.286      22.325         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.330      22.655 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      1.353      24.008         lcd_clk          
 CLMA_70_128/CLK                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.810      24.818                          
 clock uncertainty                                      -0.050      24.768                          

 Setup time                                             -0.121      24.647                          

 Data required time                                                 24.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.647                          
 Data arrival time                                                  12.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_digital_recognition/N87/gopapm/CLK
Endpoint    : u_vip/u_digital_recognition/N91/gopapm/PI[0]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.732
  Launch Clock Delay      :  3.454
  Clock Pessimism Removal :  -0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.286       2.325         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.330       2.655 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.799       3.454         lcd_clk          
 APM_86_116/CLK                                                            r       u_vip/u_digital_recognition/N87/gopapm/CLK

 APM_86_116/PO[0]                  tco                   0.599       4.053 r       u_vip/u_digital_recognition/N87/gopapm/PO[0]
                                   net (fanout=1)        0.000       4.053         u_vip/u_digital_recognition/N87 [0]
 APM_86_128/PI[0]                                                          r       u_vip/u_digital_recognition/N91/gopapm/PI[0]

 Data arrival time                                                   4.053         Logic Levels: 0  
                                                                                   Logic: 0.599ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.581       3.005         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.460       3.465 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      1.267       4.732         lcd_clk          
 APM_86_128/CLK                                                            r       u_vip/u_digital_recognition/N91/gopapm/CLK
 clock pessimism                                        -0.810       3.922                          
 clock uncertainty                                       0.000       3.922                          

 Hold time                                              -0.121       3.801                          

 Data required time                                                  3.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.801                          
 Data arrival time                                                   4.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_digital_recognition/N87/gopapm/CLK
Endpoint    : u_vip/u_digital_recognition/N91/gopapm/PI[1]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.732
  Launch Clock Delay      :  3.454
  Clock Pessimism Removal :  -0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.286       2.325         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.330       2.655 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.799       3.454         lcd_clk          
 APM_86_116/CLK                                                            r       u_vip/u_digital_recognition/N87/gopapm/CLK

 APM_86_116/PO[1]                  tco                   0.599       4.053 r       u_vip/u_digital_recognition/N87/gopapm/PO[1]
                                   net (fanout=1)        0.000       4.053         u_vip/u_digital_recognition/N87 [1]
 APM_86_128/PI[1]                                                          r       u_vip/u_digital_recognition/N91/gopapm/PI[1]

 Data arrival time                                                   4.053         Logic Levels: 0  
                                                                                   Logic: 0.599ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.581       3.005         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.460       3.465 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      1.267       4.732         lcd_clk          
 APM_86_128/CLK                                                            r       u_vip/u_digital_recognition/N91/gopapm/CLK
 clock pessimism                                        -0.810       3.922                          
 clock uncertainty                                       0.000       3.922                          

 Hold time                                              -0.121       3.801                          

 Data required time                                                  3.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.801                          
 Data arrival time                                                   4.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_digital_recognition/N87/gopapm/CLK
Endpoint    : u_vip/u_digital_recognition/N91/gopapm/PI[2]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.732
  Launch Clock Delay      :  3.454
  Clock Pessimism Removal :  -0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082       1.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.286       2.325         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.330       2.655 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.799       3.454         lcd_clk          
 APM_86_116/CLK                                                            r       u_vip/u_digital_recognition/N87/gopapm/CLK

 APM_86_116/PO[2]                  tco                   0.599       4.053 r       u_vip/u_digital_recognition/N87/gopapm/PO[2]
                                   net (fanout=1)        0.000       4.053         u_vip/u_digital_recognition/N87 [2]
 APM_86_128/PI[2]                                                          r       u_vip/u_digital_recognition/N91/gopapm/PI[2]

 Data arrival time                                                   4.053         Logic Levels: 0  
                                                                                   Logic: 0.599ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       1.581       3.005         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.460       3.465 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      1.267       4.732         lcd_clk          
 APM_86_128/CLK                                                            r       u_vip/u_digital_recognition/N91/gopapm/CLK
 clock pessimism                                        -0.810       3.922                          
 clock uncertainty                                       0.000       3.922                          

 Hold time                                              -0.121       3.801                          

 Data required time                                                  3.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.801                          
 Data arrival time                                                   4.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.850
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_138_89/Q2                    tco                   0.289       6.269 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       7.931      14.200         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_138_88/B3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.200         Logic Levels: 0  
                                                                                   Logic: 0.289ns(3.516%), Route: 7.931ns(96.484%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747      24.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.100      25.950                          
 clock uncertainty                                      -0.050      25.900                          

 Setup time                                             -0.372      25.528                          

 Data required time                                                 25.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.528                          
 Data arrival time                                                  14.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.850
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.083       5.977         ntclkbufg_1      
 CLMS_134_85/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_134_85/Q0                    tco                   0.289       6.266 r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        3.296       9.562         u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_62_164/Y6CD                  td                    0.149       9.711 r       CLKROUTE_12/Z    
                                   net (fanout=1)        0.532      10.243         ntR1396          
 CLMA_66_168/Y6CD                  td                    0.149      10.392 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.458      10.850         ntR1395          
 CLMA_66_164/Y6CD                  td                    0.149      10.999 r       CLKROUTE_10/Z    
                                   net (fanout=1)        0.656      11.655         ntR1394          
 CLMA_62_160/Y6CD                  td                    0.149      11.804 r       CLKROUTE_9/Z     
                                   net (fanout=1)        2.075      13.879         ntR1393          
 CLMA_138_88/B4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.879         Logic Levels: 4  
                                                                                   Logic: 0.885ns(11.200%), Route: 7.017ns(88.800%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747      24.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.018      25.868                          
 clock uncertainty                                      -0.050      25.818                          

 Setup time                                             -0.120      25.698                          

 Data required time                                                 25.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.698                          
 Data arrival time                                                  13.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.849
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_138_89/Q2                    tco                   0.290       6.270 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.147       7.417         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.474       7.891 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.891         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4755
 CLMA_146_141/COUT                 td                    0.058       7.949 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
 CLMA_146_145/Y1                   td                    0.498       8.447 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.411       8.858         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMA_150_140/Y2                   td                    0.210       9.068 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.855       9.923         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_146_144/COUT                 td                    0.502      10.425 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.425         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.058      10.483 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.483         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_146_148/Y2                   td                    0.271      10.754 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.416      11.170         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_152/A4                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.170         Logic Levels: 5  
                                                                                   Logic: 2.361ns(45.491%), Route: 2.829ns(54.509%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.746      24.849         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.791      25.640                          
 clock uncertainty                                      -0.050      25.590                          

 Setup time                                             -0.121      25.469                          

 Data required time                                                 25.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.469                          
 Data arrival time                                                  11.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[2]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.022
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.762       4.865         ntclkbufg_1      
 CLMA_146_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_146_141/Q1                   tco                   0.224       5.089 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.532       5.621         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [1]
 DRM_142_108/ADA0[2]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[2]

 Data arrival time                                                   5.621         Logic Levels: 0  
                                                                                   Logic: 0.224ns(29.630%), Route: 0.532ns(70.370%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.128       6.022         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                               0.113       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.022
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.762       4.865         ntclkbufg_1      
 CLMA_146_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_146_141/Q2                   tco                   0.224       5.089 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.554       5.643         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [2]
 DRM_142_108/ADA0[3]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]

 Data arrival time                                                   5.643         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.792%), Route: 0.554ns(71.208%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.128       6.022         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                               0.113       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[1]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.022
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.762       4.865         ntclkbufg_1      
 CLMA_146_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_146_141/Q0                   tco                   0.222       5.087 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.558       5.645         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [0]
 DRM_142_108/ADA0[1]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[1]

 Data arrival time                                                   5.645         Logic Levels: 0  
                                                                                   Logic: 0.222ns(28.462%), Route: 0.558ns(71.538%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.128       6.022         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                               0.113       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.743  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  8.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.103      18.607         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q1                   tco                   0.289      18.896 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.565      19.461         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_134_149/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  19.461         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.841%), Route: 0.565ns(66.159%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.761      24.864         ntclkbufg_1      
 CLMS_134_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      24.864                          
 clock uncertainty                                      -0.050      24.814                          

 Setup time                                             -0.088      24.726                          

 Data required time                                                 24.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.726                          
 Data arrival time                                                  19.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  8.601
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.097      18.601         ntclkbufg_0      
 CLMS_138_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_138_149/Q1                   tco                   0.291      18.892 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.499      19.391         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_148/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  19.391         Logic Levels: 0  
                                                                                   Logic: 0.291ns(36.835%), Route: 0.499ns(63.165%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.751      24.854         ntclkbufg_1      
 CLMA_146_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      24.854                          
 clock uncertainty                                      -0.050      24.804                          

 Setup time                                             -0.079      24.725                          

 Data required time                                                 24.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.725                          
 Data arrival time                                                  19.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.741  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  8.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.108      18.612         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q0                   tco                   0.289      18.901 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.485      19.386         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_146_136/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  19.386         Logic Levels: 0  
                                                                                   Logic: 0.289ns(37.339%), Route: 0.485ns(62.661%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.768      24.871         ntclkbufg_1      
 CLMA_146_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      24.871                          
 clock uncertainty                                      -0.050      24.821                          

 Setup time                                             -0.079      24.742                          

 Data required time                                                 24.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.742                          
 Data arrival time                                                  19.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  7.111
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.758      27.111         ntclkbufg_0      
 CLMS_138_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_149/Q2                   tco                   0.224      27.335 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      27.420         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_138_148/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.420         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.097      25.991         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.991                          
 clock uncertainty                                       0.050      26.041                          

 Hold time                                               0.053      26.094                          

 Data required time                                                 26.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.094                          
 Data arrival time                                                  27.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.006
  Launch Clock Delay      :  7.122
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.769      27.122         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q1                   tco                   0.229      27.351 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.227      27.578         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMS_134_141/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  27.578         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.219%), Route: 0.227ns(49.781%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112      26.006         ntclkbufg_1      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      26.006                          
 clock uncertainty                                       0.050      26.056                          

 Hold time                                              -0.014      26.042                          

 Data required time                                                 26.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.042                          
 Data arrival time                                                  27.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.006
  Launch Clock Delay      :  7.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.767      27.120         ntclkbufg_0      
 CLMS_134_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_134_145/Q3                   tco                   0.226      27.346 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234      27.580         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMS_134_141/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  27.580         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.130%), Route: 0.234ns(50.870%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.112      26.006         ntclkbufg_1      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      26.006                          
 clock uncertainty                                       0.050      26.056                          

 Hold time                                              -0.014      26.042                          

 Data required time                                                 26.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.042                          
 Data arrival time                                                  27.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.147
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.101       8.605         ntclkbufg_0      
 CLMA_214_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_96/Q0                    tco                   0.289       8.894 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.417       9.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_214_93/Y0                    td                    0.487       9.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.418      10.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.542         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_85/Y2                    td                    0.271      10.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.660      11.473         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_206_77/Y3                    td                    0.210      11.683 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.588      12.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_214_80/COUT                  td                    0.502      12.773 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.773         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5173
 CLMA_214_84/Y0                    td                    0.269      13.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.269      13.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_85/Y0                    td                    0.294      13.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.951      14.556         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13832
 CLMA_230_116/Y2                   td                    0.487      15.043 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.406      15.449         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13919
 CLMS_226_113/D3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  15.449         Logic Levels: 7  
                                                                                   Logic: 3.135ns(45.807%), Route: 3.709ns(54.193%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.794      17.147         ntclkbufg_0      
 CLMS_226_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.525                          
 clock uncertainty                                      -0.150      18.375                          

 Setup time                                             -0.377      17.998                          

 Data required time                                                 17.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.998                          
 Data arrival time                                                  15.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.155
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.101       8.605         ntclkbufg_0      
 CLMA_214_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_96/Q0                    tco                   0.289       8.894 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.417       9.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_214_93/Y0                    td                    0.487       9.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.418      10.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.542         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_85/Y2                    td                    0.271      10.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.660      11.473         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_206_77/Y3                    td                    0.210      11.683 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.588      12.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_214_80/COUT                  td                    0.502      12.773 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.773         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5173
 CLMA_214_84/Y0                    td                    0.269      13.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.269      13.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_85/Y0                    td                    0.294      13.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.929      14.534         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13832
 CLMA_226_120/Y2                   td                    0.487      15.021 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.556      15.577         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13862
 CLMS_222_121/A0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.577         Logic Levels: 7  
                                                                                   Logic: 3.135ns(44.966%), Route: 3.837ns(55.034%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.802      17.155         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.533                          
 clock uncertainty                                      -0.150      18.383                          

 Setup time                                             -0.194      18.189                          

 Data required time                                                 18.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.189                          
 Data arrival time                                                  15.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.138
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.101       8.605         ntclkbufg_0      
 CLMA_214_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_96/Q0                    tco                   0.289       8.894 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.417       9.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_214_93/Y0                    td                    0.487       9.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.418      10.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.542         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_85/Y2                    td                    0.271      10.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.660      11.473         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_206_77/Y3                    td                    0.210      11.683 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.588      12.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_214_80/COUT                  td                    0.502      12.773 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.773         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5173
 CLMA_214_84/Y0                    td                    0.269      13.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.269      13.311         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_85/Y0                    td                    0.294      13.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.891      14.496         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13832
 CLMA_226_112/Y1                   td                    0.468      14.964 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/gateop/F
                                   net (fanout=1)        0.405      15.369         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13915
 CLMS_222_109/D3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  15.369         Logic Levels: 7  
                                                                                   Logic: 3.116ns(46.067%), Route: 3.648ns(53.933%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.785      17.138         ntclkbufg_0      
 CLMS_222_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.378      18.516                          
 clock uncertainty                                      -0.150      18.366                          

 Setup time                                             -0.377      17.989                          

 Data required time                                                 17.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.989                          
 Data arrival time                                                  15.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.654
  Launch Clock Delay      :  7.170
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.817       7.170         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/CLK

 CLMA_234_124/Q2                   tco                   0.224       7.394 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/Q
                                   net (fanout=1)        0.337       7.731         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d [3]
 CLMA_238_128/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.731         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.929%), Route: 0.337ns(60.071%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.150       8.654         ntclkbufg_0      
 CLMA_238_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.503                          
 clock uncertainty                                       0.000       7.503                          

 Hold time                                              -0.034       7.469                          

 Data required time                                                  7.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.469                          
 Data arrival time                                                   7.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.649
  Launch Clock Delay      :  7.149
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.796       7.149         ntclkbufg_0      
 CLMS_222_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_129/Q1                   tco                   0.229       7.378 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.372       7.750         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [104]
 CLMS_226_121/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]/opit_0_inv/D

 Data arrival time                                                   7.750         Logic Levels: 0  
                                                                                   Logic: 0.229ns(38.103%), Route: 0.372ns(61.897%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.145       8.649         ntclkbufg_0      
 CLMS_226_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]/opit_0_inv/CLK
 clock pessimism                                        -1.151       7.498                          
 clock uncertainty                                       0.000       7.498                          

 Hold time                                              -0.014       7.484                          

 Data required time                                                  7.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.484                          
 Data arrival time                                                   7.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[19]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.599
  Launch Clock Delay      :  7.123
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.770       7.123         ntclkbufg_0      
 CLMA_178_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv/CLK

 CLMA_178_124/Q1                   tco                   0.229       7.352 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv/Q
                                   net (fanout=1)        0.349       7.701         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d [19]
 CLMA_174_129/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[19]/opit_0_inv/D

 Data arrival time                                                   7.701         Logic Levels: 0  
                                                                                   Logic: 0.229ns(39.619%), Route: 0.349ns(60.381%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.095       8.599         ntclkbufg_0      
 CLMA_174_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[19]/opit_0_inv/CLK
 clock pessimism                                        -1.151       7.448                          
 clock uncertainty                                       0.000       7.448                          

 Hold time                                              -0.014       7.434                          

 Data required time                                                  7.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.434                          
 Data arrival time                                                   7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.106
  Launch Clock Delay      :  5.984
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.090       5.984         ntclkbufg_1      
 CLMA_146_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_148/Q3                   tco                   0.286       6.270 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.592      10.862         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_66_229/Y6AB                  td                    0.132      10.994 f       CLKROUTE_8/Z     
                                   net (fanout=1)        0.794      11.788         ntR1392          
 CLMS_66_209/Y6CD                  td                    0.134      11.922 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.620      12.542         ntR1391          
 CLMA_66_228/Y6AB                  td                    0.132      12.674 f       CLKROUTE_6/Z     
                                   net (fanout=1)        2.737      15.411         ntR1390          
 CLMA_150_144/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  15.411         Logic Levels: 3  
                                                                                   Logic: 0.684ns(7.256%), Route: 8.743ns(92.744%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.753      17.106         ntclkbufg_0      
 CLMA_150_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      17.106                          
 clock uncertainty                                      -0.150      16.956                          

 Setup time                                              0.029      16.985                          

 Data required time                                                 16.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.985                          
 Data arrival time                                                  15.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.117
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.085       5.979         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_146_152/Q1                   tco                   0.289       6.268 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.826       8.094         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_218_224/Y6CD                 td                    0.134       8.228 f       CLKROUTE_27/Z    
                                   net (fanout=1)        7.066      15.294         ntR1411          
 CLMS_138_145/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  15.294         Logic Levels: 1  
                                                                                   Logic: 0.423ns(4.541%), Route: 8.892ns(95.459%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.764      17.117         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      17.117                          
 clock uncertainty                                      -0.150      16.967                          

 Setup time                                              0.029      16.996                          

 Data required time                                                 16.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.996                          
 Data arrival time                                                  15.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.111
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_138_89/Q2                    tco                   0.289       6.269 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       7.931      14.200         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_138_88/Y1                    td                    0.468      14.668 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.417      15.085         cmos_frame_vsync 
 CLMA_138_96/M2                                                            f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D

 Data arrival time                                                  15.085         Logic Levels: 1  
                                                                                   Logic: 0.757ns(8.314%), Route: 8.348ns(91.686%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.758      17.111         ntclkbufg_0      
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/CLK
 clock pessimism                                         0.000      17.111                          
 clock uncertainty                                      -0.150      16.961                          

 Setup time                                             -0.088      16.873                          

 Data required time                                                 16.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.873                          
 Data arrival time                                                  15.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.732  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.597
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.762       4.865         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q1                   tco                   0.229       5.094 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216       5.310         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_150_144/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   5.310         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.461%), Route: 0.216ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.093       8.597         ntclkbufg_0      
 CLMA_150_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       8.597                          
 clock uncertainty                                       0.150       8.747                          

 Hold time                                              -0.014       8.733                          

 Data required time                                                  8.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.733                          
 Data arrival time                                                   5.310                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.618
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.768       4.871         ntclkbufg_1      
 CLMA_146_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_146_136/Q2                   tco                   0.228       5.099 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.967       6.066         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_150_76/Y6CD                  td                    0.116       6.182 r       CLKROUTE_22/Z    
                                   net (fanout=1)        0.565       6.747         ntR1406          
 CLMA_182_56/Y6CD                  td                    0.116       6.863 r       CLKROUTE_21/Z    
                                   net (fanout=1)        2.190       9.053         ntR1405          
 CLMS_138_137/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   9.053         Logic Levels: 2  
                                                                                   Logic: 0.460ns(11.000%), Route: 3.722ns(89.000%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.114       8.618         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       8.618                          
 clock uncertainty                                       0.150       8.768                          

 Hold time                                              -0.014       8.754                          

 Data required time                                                  8.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.754                          
 Data arrival time                                                   9.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.618
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.762       4.865         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q2                   tco                   0.228       5.093 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.274       5.367         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_130_140/Y6CD                 td                    0.116       5.483 r       CLKROUTE_25/Z    
                                   net (fanout=1)        0.406       5.889         ntR1409          
 CLMA_114_156/Y6CD                 td                    0.116       6.005 r       CLKROUTE_24/Z    
                                   net (fanout=1)        3.148       9.153         ntR1408          
 CLMS_138_137/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 0.460ns(10.728%), Route: 3.828ns(89.272%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.114       8.618         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       8.618                          
 clock uncertainty                                       0.150       8.768                          

 Hold time                                              -0.014       8.754                          

 Data required time                                                  8.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.754                          
 Data arrival time                                                   9.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.724
  Launch Clock Delay      :  5.742
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.742         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.270 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.270         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       4.383         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       4.383 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.379 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.889         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.224         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.254                          
 clock uncertainty                                      -0.150       8.104                          

 Setup time                                             -0.136       7.968                          

 Data required time                                                  7.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.968                          
 Data arrival time                                                   6.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.768
  Launch Clock Delay      :  4.697
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.118 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.118         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.118         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.768         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.064       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                   5.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  4.486
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.080       4.486         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_158_148/Q0                   tco                   0.287       4.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=475)      1.490       6.263         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_154_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.263         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.151%), Route: 1.490ns(83.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.588         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.111                          
 clock uncertainty                                      -0.050      24.061                          

 Recovery time                                          -0.617      23.444                          

 Data required time                                                 23.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.444                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  4.486
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.080       4.486         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_158_148/Q0                   tco                   0.287       4.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=475)      1.487       6.260         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.260         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.178%), Route: 1.487ns(83.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.710      23.593         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.116                          
 clock uncertainty                                      -0.050      24.066                          

 Recovery time                                          -0.617      23.449                          

 Data required time                                                 23.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.449                          
 Data arrival time                                                   6.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  4.486
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.080       4.486         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_158_148/Q0                   tco                   0.287       4.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=475)      1.487       6.260         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   6.260         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.178%), Route: 1.487ns(83.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.710      23.593         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.523      24.116                          
 clock uncertainty                                      -0.050      24.066                          

 Recovery time                                          -0.617      23.449                          

 Data required time                                                 23.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.449                          
 Data arrival time                                                   6.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.461
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.716       3.599         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_76/Q2                    tco                   0.224       3.823 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.178       4.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_154_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.001         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.055       4.461         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.831       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Removal time                                           -0.220       3.410                          

 Data required time                                                  3.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.410                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.461
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.716       3.599         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_76/Q2                    tco                   0.224       3.823 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.178       4.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_154_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.001         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.055       4.461         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.831       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Removal time                                           -0.220       3.410                          

 Data required time                                                  3.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.410                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.461
  Launch Clock Delay      :  3.599
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.716       3.599         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_76/Q2                    tco                   0.224       3.823 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.178       4.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_154_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.001         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.055       4.461         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.831       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Removal time                                           -0.220       3.410                          

 Data required time                                                  3.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.410                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.287       6.267 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.686       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.134       8.087 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.964       9.051         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.134       9.185 f       CLKROUTE_4/Z     
                                   net (fanout=1)        3.905      13.090         ntR1388          
 CLMS_134_89/Y1                    td                    0.468      13.558 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      21.682         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      21.829 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.829         ntR139           
 CLMA_138_140/RSCO                 td                    0.147      21.976 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      21.976         ntR138           
 CLMA_138_144/RSCO                 td                    0.147      22.123 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      22.123         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  22.123         Logic Levels: 6  
                                                                                   Logic: 1.464ns(9.069%), Route: 14.679ns(90.931%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.758      24.861         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.791      25.652                          
 clock uncertainty                                      -0.050      25.602                          

 Recovery time                                           0.000      25.602                          

 Data required time                                                 25.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.602                          
 Data arrival time                                                  22.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.287       6.267 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.686       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.134       8.087 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.964       9.051         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.134       9.185 f       CLKROUTE_4/Z     
                                   net (fanout=1)        3.905      13.090         ntR1388          
 CLMS_134_89/Y1                    td                    0.468      13.558 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      21.682         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      21.829 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.829         ntR139           
 CLMA_138_140/RSCO                 td                    0.147      21.976 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      21.976         ntR138           
 CLMA_138_144/RSCO                 td                    0.147      22.123 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      22.123         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                  22.123         Logic Levels: 6  
                                                                                   Logic: 1.464ns(9.069%), Route: 14.679ns(90.931%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.758      24.861         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.791      25.652                          
 clock uncertainty                                      -0.050      25.602                          

 Recovery time                                           0.000      25.602                          

 Data required time                                                 25.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.602                          
 Data arrival time                                                  22.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.287       6.267 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.686       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.134       8.087 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.964       9.051         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.134       9.185 f       CLKROUTE_4/Z     
                                   net (fanout=1)        3.905      13.090         ntR1388          
 CLMS_134_89/Y1                    td                    0.468      13.558 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      21.682         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      21.829 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.829         ntR139           
 CLMA_138_140/RSCO                 td                    0.147      21.976 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      21.976         ntR138           
 CLMA_138_144/RSCO                 td                    0.147      22.123 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      22.123         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                  22.123         Logic Levels: 6  
                                                                                   Logic: 1.464ns(9.069%), Route: 14.679ns(90.931%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.758      24.861         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.791      25.652                          
 clock uncertainty                                      -0.050      25.602                          

 Recovery time                                           0.000      25.602                          

 Data required time                                                 25.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.602                          
 Data arrival time                                                  22.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747       4.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.226       5.076 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.354       6.430         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.116       6.546 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.758       7.304         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.116       7.420 r       CLKROUTE_4/Z     
                                   net (fanout=1)        3.172      10.592         ntR1388          
 CLMS_134_89/Y1                    td                    0.343      10.935 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.443      11.378         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.378         Logic Levels: 3  
                                                                                   Logic: 0.801ns(12.270%), Route: 5.727ns(87.730%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.099       5.993         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.975                          
 clock uncertainty                                       0.000       4.975                          

 Removal time                                           -0.046       4.929                          

 Data required time                                                  4.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.929                          
 Data arrival time                                                  11.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.022
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747       4.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.226       5.076 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.354       6.430         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.116       6.546 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.758       7.304         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.116       7.420 r       CLKROUTE_4/Z     
                                   net (fanout=1)        3.172      10.592         ntR1388          
 CLMS_134_89/Y1                    td                    0.337      10.929 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.580      11.509         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_108/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.509         Logic Levels: 3  
                                                                                   Logic: 0.795ns(11.939%), Route: 5.864ns(88.061%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.128       6.022         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       5.004                          
 clock uncertainty                                       0.000       5.004                          

 Removal time                                           -0.073       4.931                          

 Data required time                                                  4.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.931                          
 Data arrival time                                                  11.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747       4.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.226       5.076 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.354       6.430         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.116       6.546 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.758       7.304         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.116       7.420 r       CLKROUTE_4/Z     
                                   net (fanout=1)        3.172      10.592         ntR1388          
 CLMS_134_89/Y1                    td                    0.337      10.929 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.823      11.752         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_136/RSCO                 td                    0.105      11.857 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.857         ntR134           
 CLMA_146_140/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.857         Logic Levels: 4  
                                                                                   Logic: 0.900ns(12.844%), Route: 6.107ns(87.156%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.102       5.996         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.205                          
 clock uncertainty                                       0.000       5.205                          

 Removal time                                            0.000       5.205                          

 Data required time                                                  5.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.205                          
 Data arrival time                                                  11.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.693  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.078      18.582         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.289      18.871 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.127      18.998         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.197      19.195 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.735      19.930         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_138_100/RSCO                 td                    0.147      20.077 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      20.077         ntR6             
 CLMA_138_104/RSCO                 td                    0.147      20.224 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.224         ntR5             
 CLMA_138_108/RSCO                 td                    0.147      20.371 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.371         ntR4             
 CLMA_138_112/RSCO                 td                    0.147      20.518 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[18]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.518         ntR3             
 CLMA_138_116/RSCO                 td                    0.147      20.665 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[22]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.665         ntR2             
 CLMA_138_120/RSCO                 td                    0.147      20.812 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[26]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      20.812         ntR1             
 CLMA_138_124/RSCO                 td                    0.147      20.959 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[27]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      20.959         ntR0             
 CLMA_138_128/RSCI                                                         f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS

 Data arrival time                                                  20.959         Logic Levels: 8  
                                                                                   Logic: 1.515ns(63.736%), Route: 0.862ns(36.264%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.786      24.889         ntclkbufg_1      
 CLMA_138_128/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/CLK
 clock pessimism                                         0.000      24.889                          
 clock uncertainty                                      -0.050      24.839                          

 Recovery time                                           0.000      24.839                          

 Data required time                                                 24.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.839                          
 Data arrival time                                                  20.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.693  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.078      18.582         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.289      18.871 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.127      18.998         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.197      19.195 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.735      19.930         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_138_100/RSCO                 td                    0.147      20.077 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      20.077         ntR6             
 CLMA_138_104/RSCO                 td                    0.147      20.224 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.224         ntR5             
 CLMA_138_108/RSCO                 td                    0.147      20.371 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.371         ntR4             
 CLMA_138_112/RSCO                 td                    0.147      20.518 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[18]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.518         ntR3             
 CLMA_138_116/RSCO                 td                    0.147      20.665 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[22]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.665         ntR2             
 CLMA_138_120/RSCO                 td                    0.147      20.812 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[26]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      20.812         ntR1             
 CLMA_138_124/RSCO                 td                    0.147      20.959 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[27]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      20.959         ntR0             
 CLMA_138_128/RSCI                                                         f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS

 Data arrival time                                                  20.959         Logic Levels: 8  
                                                                                   Logic: 1.515ns(63.736%), Route: 0.862ns(36.264%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.786      24.889         ntclkbufg_1      
 CLMA_138_128/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/CLK
 clock pessimism                                         0.000      24.889                          
 clock uncertainty                                      -0.050      24.839                          

 Recovery time                                           0.000      24.839                          

 Data required time                                                 24.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.839                          
 Data arrival time                                                  20.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.693  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032      12.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      12.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.078      18.582         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.289      18.871 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.127      18.998         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.197      19.195 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.735      19.930         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_138_100/RSCO                 td                    0.147      20.077 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      20.077         ntR6             
 CLMA_138_104/RSCO                 td                    0.147      20.224 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.224         ntR5             
 CLMA_138_108/RSCO                 td                    0.147      20.371 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.371         ntR4             
 CLMA_138_112/RSCO                 td                    0.147      20.518 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[18]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.518         ntR3             
 CLMA_138_116/RSCO                 td                    0.147      20.665 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[22]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.665         ntR2             
 CLMA_138_120/RSCO                 td                    0.147      20.812 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[26]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      20.812         ntR1             
 CLMA_138_124/RSCO                 td                    0.147      20.959 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[27]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      20.959         ntR0             
 CLMA_138_128/RSCI                                                         f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS

 Data arrival time                                                  20.959         Logic Levels: 8  
                                                                                   Logic: 1.515ns(63.736%), Route: 0.862ns(36.264%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913      20.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082      21.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057      23.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.786      24.889         ntclkbufg_1      
 CLMA_138_128/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[8]/opit_0/CLK
 clock pessimism                                         0.000      24.889                          
 clock uncertainty                                      -0.050      24.839                          

 Recovery time                                           0.000      24.839                          

 Data required time                                                 24.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.839                          
 Data arrival time                                                  20.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  7.092
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.739      27.092         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.222      27.314 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.091      27.405         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.163      27.568 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.525      28.093         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_85/RSCO                  td                    0.105      28.198 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      28.198         ntR30            
 CLMS_138_89/RSCI                                                          r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.198         Logic Levels: 2  
                                                                                   Logic: 0.490ns(44.304%), Route: 0.616ns(55.696%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086      25.980         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.980                          
 clock uncertainty                                       0.050      26.030                          

 Removal time                                            0.000      26.030                          

 Data required time                                                 26.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.030                          
 Data arrival time                                                  28.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  7.092
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.739      27.092         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.222      27.314 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.091      27.405         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.163      27.568 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.525      28.093         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_85/RSCO                  td                    0.105      28.198 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      28.198         ntR30            
 CLMS_138_89/RSCI                                                          r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.198         Logic Levels: 2  
                                                                                   Logic: 0.490ns(44.304%), Route: 0.616ns(55.696%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086      25.980         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.980                          
 clock uncertainty                                       0.050      26.030                          

 Removal time                                            0.000      26.030                          

 Data required time                                                 26.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.030                          
 Data arrival time                                                  28.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  7.092
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.739      27.092         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.222      27.314 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.091      27.405         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.163      27.568 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.525      28.093         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_85/RSCO                  td                    0.105      28.198 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      28.198         ntR30            
 CLMS_138_89/RSCI                                                          r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  28.198         Logic Levels: 2  
                                                                                   Logic: 0.490ns(44.304%), Route: 0.616ns(55.696%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254      21.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126      21.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463      23.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      23.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086      25.980         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      25.980                          
 clock uncertainty                                       0.050      26.030                          

 Removal time                                            0.000      26.030                          

 Data required time                                                 26.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.030                          
 Data arrival time                                                  28.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.081
  Launch Clock Delay      :  8.558
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.054       8.558         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.289       8.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.509      10.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_128/RSCO                 td                    0.147      10.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.503         ntR474           
 CLMA_214_132/RSCO                 td                    0.147      10.650 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.650         ntR473           
 CLMA_214_136/RSCO                 td                    0.147      10.797 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.797         ntR472           
 CLMA_214_140/RSCO                 td                    0.147      10.944 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.944         ntR471           
 CLMA_214_144/RSCO                 td                    0.147      11.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.091         ntR470           
 CLMA_214_148/RSCO                 td                    0.147      11.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.238         ntR469           
 CLMA_214_152/RSCO                 td                    0.147      11.385 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.385         ntR468           
 CLMA_214_156/RSCO                 td                    0.147      11.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.532         ntR467           
 CLMA_214_160/RSCO                 td                    0.147      11.679 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.679         ntR466           
 CLMA_214_164/RSCO                 td                    0.147      11.826 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.826         ntR465           
 CLMA_214_168/RSCO                 td                    0.147      11.973 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.973         ntR464           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.973         Logic Levels: 11 
                                                                                   Logic: 1.906ns(55.813%), Route: 1.509ns(44.187%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.728      17.081         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.232                          
 clock uncertainty                                      -0.150      18.082                          

 Recovery time                                           0.000      18.082                          

 Data required time                                                 18.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.082                          
 Data arrival time                                                  11.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.081
  Launch Clock Delay      :  8.558
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.054       8.558         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.289       8.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.509      10.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_128/RSCO                 td                    0.147      10.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.503         ntR474           
 CLMA_214_132/RSCO                 td                    0.147      10.650 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.650         ntR473           
 CLMA_214_136/RSCO                 td                    0.147      10.797 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.797         ntR472           
 CLMA_214_140/RSCO                 td                    0.147      10.944 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.944         ntR471           
 CLMA_214_144/RSCO                 td                    0.147      11.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.091         ntR470           
 CLMA_214_148/RSCO                 td                    0.147      11.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.238         ntR469           
 CLMA_214_152/RSCO                 td                    0.147      11.385 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.385         ntR468           
 CLMA_214_156/RSCO                 td                    0.147      11.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.532         ntR467           
 CLMA_214_160/RSCO                 td                    0.147      11.679 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.679         ntR466           
 CLMA_214_164/RSCO                 td                    0.147      11.826 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.826         ntR465           
 CLMA_214_168/RSCO                 td                    0.147      11.973 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.973         ntR464           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.973         Logic Levels: 11 
                                                                                   Logic: 1.906ns(55.813%), Route: 1.509ns(44.187%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.728      17.081         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.232                          
 clock uncertainty                                      -0.150      18.082                          

 Recovery time                                           0.000      18.082                          

 Data required time                                                 18.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.082                          
 Data arrival time                                                  11.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.081
  Launch Clock Delay      :  8.558
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.054       8.558         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.289       8.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.509      10.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_128/RSCO                 td                    0.147      10.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.503         ntR474           
 CLMA_214_132/RSCO                 td                    0.147      10.650 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.650         ntR473           
 CLMA_214_136/RSCO                 td                    0.147      10.797 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.797         ntR472           
 CLMA_214_140/RSCO                 td                    0.147      10.944 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.944         ntR471           
 CLMA_214_144/RSCO                 td                    0.147      11.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.091         ntR470           
 CLMA_214_148/RSCO                 td                    0.147      11.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.238         ntR469           
 CLMA_214_152/RSCO                 td                    0.147      11.385 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.385         ntR468           
 CLMA_214_156/RSCO                 td                    0.147      11.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.532         ntR467           
 CLMA_214_160/RSCO                 td                    0.147      11.679 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.679         ntR466           
 CLMA_214_164/RSCO                 td                    0.147      11.826 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.826         ntR465           
 CLMA_214_168/RSCO                 td                    0.147      11.973 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.973         ntR464           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.973         Logic Levels: 11 
                                                                                   Logic: 1.906ns(55.813%), Route: 1.509ns(44.187%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.728      17.081         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.232                          
 clock uncertainty                                      -0.150      18.082                          

 Recovery time                                           0.000      18.082                          

 Data required time                                                 18.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.082                          
 Data arrival time                                                  11.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  7.068
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.715       7.068         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.222       7.290 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.376       7.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_80/RSCO                  td                    0.105       7.771 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.771         ntR633           
 CLMA_178_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.771         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.515%), Route: 0.376ns(53.485%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.053       8.557         ntclkbufg_0      
 CLMA_178_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.179                          
 clock uncertainty                                       0.000       7.179                          

 Removal time                                            0.000       7.179                          

 Data required time                                                  7.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.179                          
 Data arrival time                                                   7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[16]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  7.068
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.715       7.068         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.222       7.290 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.376       7.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_80/RSCO                  td                    0.105       7.771 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.771         ntR633           
 CLMA_178_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.515%), Route: 0.376ns(53.485%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.053       8.557         ntclkbufg_0      
 CLMA_178_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.179                          
 clock uncertainty                                       0.000       7.179                          

 Removal time                                            0.000       7.179                          

 Data required time                                                  7.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.179                          
 Data arrival time                                                   7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[48]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  7.068
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.715       7.068         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.222       7.290 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.376       7.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_80/RSCO                  td                    0.105       7.771 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.771         ntR633           
 CLMA_178_84/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[48]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.771         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.515%), Route: 0.376ns(53.485%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.053       8.557         ntclkbufg_0      
 CLMA_178_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.378       7.179                          
 clock uncertainty                                       0.000       7.179                          

 Removal time                                            0.000       7.179                          

 Data required time                                                  7.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.179                          
 Data arrival time                                                   7.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.128
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.287       6.267 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.686       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.134       8.087 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.964       9.051         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.134       9.185 f       CLKROUTE_4/Z     
                                   net (fanout=1)        3.905      13.090         ntR1388          
 CLMS_134_89/Y1                    td                    0.468      13.558 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      21.682         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                  21.682         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.515%), Route: 14.679ns(93.485%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.775      17.128         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.128                          
 clock uncertainty                                      -0.150      16.978                          

 Recovery time                                          -0.617      16.361                          

 Data required time                                                 16.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.361                          
 Data arrival time                                                  21.682                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.128
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.287       6.267 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.686       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.134       8.087 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.964       9.051         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.134       9.185 f       CLKROUTE_4/Z     
                                   net (fanout=1)        3.905      13.090         ntR1388          
 CLMS_134_89/Y1                    td                    0.468      13.558 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      21.682         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                  21.682         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.515%), Route: 14.679ns(93.485%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.775      17.128         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.128                          
 clock uncertainty                                      -0.150      16.978                          

 Recovery time                                          -0.617      16.361                          

 Data required time                                                 16.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.361                          
 Data arrival time                                                  21.682                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.096
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.086       5.980         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.287       6.267 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.686       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.134       8.087 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.964       9.051         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.134       9.185 f       CLKROUTE_4/Z     
                                   net (fanout=1)        3.905      13.090         ntR1388          
 CLMS_134_89/Y1                    td                    0.468      13.558 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.344      21.902         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTB[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  21.902         Logic Levels: 3  
                                                                                   Logic: 1.023ns(6.425%), Route: 14.899ns(93.575%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      11.883         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.883 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.756         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.879 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.389         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.638 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.638         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.638 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.353         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.353 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.743      17.096         ntclkbufg_0      
 DRM_142_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      17.096                          
 clock uncertainty                                      -0.150      16.946                          

 Recovery time                                          -0.084      16.862                          

 Data required time                                                 16.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.862                          
 Data arrival time                                                  21.902                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.760  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747       4.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.226       5.076 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.354       6.430         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.116       6.546 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.758       7.304         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.116       7.420 r       CLKROUTE_4/Z     
                                   net (fanout=1)        3.172      10.592         ntR1388          
 CLMS_134_89/Y1                    td                    0.337      10.929 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.764      11.693         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_134_141/RSCO                 td                    0.105      11.798 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.798         ntR130           
 CLMS_134_145/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  11.798         Logic Levels: 4  
                                                                                   Logic: 0.900ns(12.953%), Route: 6.048ns(87.047%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.106       8.610         ntclkbufg_0      
 CLMS_134_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.150       8.760                          

 Removal time                                            0.000       8.760                          

 Data required time                                                  8.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.760                          
 Data arrival time                                                  11.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.760  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747       4.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.226       5.076 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.354       6.430         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.116       6.546 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.758       7.304         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.116       7.420 r       CLKROUTE_4/Z     
                                   net (fanout=1)        3.172      10.592         ntR1388          
 CLMS_134_89/Y1                    td                    0.337      10.929 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.764      11.693         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_134_140/RSCO                 td                    0.105      11.798 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.798         ntR136           
 CLMA_134_144/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.798         Logic Levels: 4  
                                                                                   Logic: 0.900ns(12.953%), Route: 6.048ns(87.047%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.106       8.610         ntclkbufg_0      
 CLMA_134_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.150       8.760                          

 Removal time                                            0.000       8.760                          

 Data required time                                                  8.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.760                          
 Data arrival time                                                  11.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.760  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  4.850
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.747       4.850         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.226       5.076 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.354       6.430         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.116       6.546 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.758       7.304         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.116       7.420 r       CLKROUTE_4/Z     
                                   net (fanout=1)        3.172      10.592         ntR1388          
 CLMS_134_89/Y1                    td                    0.337      10.929 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.764      11.693         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_134_140/RSCO                 td                    0.105      11.798 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.798         ntR136           
 CLMA_134_144/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.798         Logic Levels: 4  
                                                                                   Logic: 0.900ns(12.953%), Route: 6.048ns(87.047%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.106       8.610         ntclkbufg_0      
 CLMA_134_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.150       8.760                          

 Removal time                                            0.000       8.760                          

 Data required time                                                  8.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.760                          
 Data arrival time                                                  11.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.636         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.765 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.320         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.668 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.668         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.668 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.504         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.504 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     2.105       8.609         ntclkbufg_0      
 CLMS_206_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_206_141/Q0                   tco                   0.287       8.896 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.168      10.064         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_192/Y0                   td                    0.341      10.405 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.853      11.258         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.397 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.397         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.516 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.557         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.557         Logic Levels: 3  
                                                                                   Logic: 3.886ns(65.333%), Route: 2.062ns(34.667%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=235)      3.241       4.933         nt_sys_rst_n     
 CLMS_134_89/Y1                    td                    0.316       5.249 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      13.373         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      13.520 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.520         ntR139           
 CLMA_138_140/RSCO                 td                    0.147      13.667 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.667         ntR138           
 CLMA_138_144/RSCO                 td                    0.147      13.814 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      13.814         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  13.814         Logic Levels: 6  
                                                                                   Logic: 2.397ns(17.352%), Route: 11.417ns(82.648%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=235)      3.241       4.933         nt_sys_rst_n     
 CLMS_134_89/Y1                    td                    0.316       5.249 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       8.124      13.373         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.147      13.520 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.520         ntR139           
 CLMA_138_140/RSCO                 td                    0.147      13.667 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.667         ntR138           
 CLMA_138_144/RSCO                 td                    0.147      13.814 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      13.814         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                  13.814         Logic Levels: 6  
                                                                                   Logic: 2.397ns(17.352%), Route: 11.417ns(82.648%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.036       0.036         nt_mem_dq[0]     
 IOBS_244_89/DIN                   td                    0.461       0.497 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.497         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_243_90/RX_DATA_DD             td                    0.461       0.958 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.287       1.245         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_238_89/Y3                    td                    0.156       1.401 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.084       1.485         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N53946
 CLMS_238_89/B0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.485         Logic Levels: 3  
                                                                                   Logic: 1.078ns(72.593%), Route: 0.407ns(27.407%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.282       1.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y0                    td                    0.155       1.425 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.448       1.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N54488
 CLMA_238_68/A3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.873         Logic Levels: 3  
                                                                                   Logic: 1.077ns(57.501%), Route: 0.796ns(42.499%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.461       0.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.461       0.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_238_48/Y1                    td                    0.221       1.495 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.380       1.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N54489
 CLMA_238_68/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.875         Logic Levels: 3  
                                                                                   Logic: 1.143ns(60.960%), Route: 0.732ns(39.040%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.100       10.000          1.900           Low Pulse Width   CLMS_82_101/CLK         u_vip/u_digital_recognition/x1_l/ram16x1d/WCLK
 8.100       10.000          1.900           High Pulse Width  CLMS_82_101/CLK         u_vip/u_digital_recognition/x1_l/ram16x1d/WCLK
 8.100       10.000          1.900           Low Pulse Width   CLMS_78_105/CLK         u_vip/u_digital_recognition/x1_r/ram16x1d/WCLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_142_108/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_108/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_154_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_154_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_154_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.725
  Launch Clock Delay      :  2.794
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.949       2.057         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.355       2.412 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.382       2.794         lcd_clk          
 CLMA_98_104/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK

 CLMA_98_104/Q3                    tco                   0.220       3.014 f       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/Q1
                                   net (fanout=13)       0.528       3.542         pixel_ypos[2]    
 CLMA_74_113/Y0                    td                    0.264       3.806 f       u_lcd_rgb_top/u_lcd_display/N38_1.fsub_1/gateop_A2/Y0
                                   net (fanout=2)        0.268       4.074         u_lcd_rgb_top/u_lcd_display/N227 [5]
 CLMA_78_108/Y3                    td                    0.404       4.478 f       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/gateop_A2/Y1
                                   net (fanout=41)       0.678       5.156         u_lcd_rgb_top/u_lcd_display/N50 [6]
 CLMA_50_88/Y0                     td                    0.380       5.536 f       u_lcd_rgb_top/u_lcd_display/N2280_415/gateop_perm/Z
                                   net (fanout=1)        0.456       5.992         u_lcd_rgb_top/u_lcd_display/_N52337_415
 CLMS_50_89/Y6AB                   td                    0.346       6.338 f       u_lcd_rgb_top/u_lcd_display/N2280_154_muxf6/F
                                   net (fanout=1)        0.257       6.595         u_lcd_rgb_top/u_lcd_display/_N52337_154
 CLMS_50_93/Y6AB                   td                    0.200       6.795 r       u_lcd_rgb_top/u_lcd_display/N2280_103_muxf6/F
                                   net (fanout=1)        0.284       7.079         u_lcd_rgb_top/u_lcd_display/_N52337_103
 CLMA_62_93/Y6AB                   td                    0.346       7.425 f       u_lcd_rgb_top/u_lcd_display/N2280_751_muxf6/F
                                   net (fanout=2)        0.291       7.716         u_lcd_rgb_top/u_lcd_display/_N52583_2
 CLMA_78_92/Y6AB                   td                    0.346       8.062 f       u_lcd_rgb_top/u_lcd_display/N2280_3_muxf6_perm/Z
                                   net (fanout=1)        0.380       8.442         u_lcd_rgb_top/u_lcd_display/_N52337_3
 CLMA_74_112/Y2                    td                    0.150       8.592 f       u_lcd_rgb_top/u_lcd_display/N2280_1/gateop_perm/Z
                                   net (fanout=3)        0.399       8.991         u_lcd_rgb_top/u_lcd_display/_N52337_1
 CLMS_66_125/A3                                                            f       u_lcd_rgb_top/u_lcd_display/pixel_data_ce/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.991         Logic Levels: 8  
                                                                                   Logic: 2.656ns(42.859%), Route: 3.541ns(57.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.806      21.650         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.265      21.915 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.810      22.725         lcd_clk          
 CLMS_66_125/CLK                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.513      23.238                          
 clock uncertainty                                      -0.050      23.188                          

 Setup time                                             -0.308      22.880                          

 Data required time                                                 22.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.880                          
 Data arrival time                                                   8.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.725
  Launch Clock Delay      :  2.794
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.949       2.057         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.355       2.412 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.382       2.794         lcd_clk          
 CLMA_98_104/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK

 CLMA_98_104/Q3                    tco                   0.220       3.014 f       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/Q1
                                   net (fanout=13)       0.528       3.542         pixel_ypos[2]    
 CLMA_74_113/Y0                    td                    0.264       3.806 f       u_lcd_rgb_top/u_lcd_display/N38_1.fsub_1/gateop_A2/Y0
                                   net (fanout=2)        0.268       4.074         u_lcd_rgb_top/u_lcd_display/N227 [5]
 CLMA_78_108/Y3                    td                    0.404       4.478 f       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/gateop_A2/Y1
                                   net (fanout=41)       0.678       5.156         u_lcd_rgb_top/u_lcd_display/N50 [6]
 CLMA_50_88/Y0                     td                    0.380       5.536 f       u_lcd_rgb_top/u_lcd_display/N2280_415/gateop_perm/Z
                                   net (fanout=1)        0.456       5.992         u_lcd_rgb_top/u_lcd_display/_N52337_415
 CLMS_50_89/Y6AB                   td                    0.346       6.338 f       u_lcd_rgb_top/u_lcd_display/N2280_154_muxf6/F
                                   net (fanout=1)        0.257       6.595         u_lcd_rgb_top/u_lcd_display/_N52337_154
 CLMS_50_93/Y6AB                   td                    0.200       6.795 r       u_lcd_rgb_top/u_lcd_display/N2280_103_muxf6/F
                                   net (fanout=1)        0.284       7.079         u_lcd_rgb_top/u_lcd_display/_N52337_103
 CLMA_62_93/Y6AB                   td                    0.346       7.425 f       u_lcd_rgb_top/u_lcd_display/N2280_751_muxf6/F
                                   net (fanout=2)        0.291       7.716         u_lcd_rgb_top/u_lcd_display/_N52583_2
 CLMA_78_92/Y6AB                   td                    0.346       8.062 f       u_lcd_rgb_top/u_lcd_display/N2280_3_muxf6_perm/Z
                                   net (fanout=1)        0.380       8.442         u_lcd_rgb_top/u_lcd_display/_N52337_3
 CLMA_74_112/Y2                    td                    0.150       8.592 f       u_lcd_rgb_top/u_lcd_display/N2280_1/gateop_perm/Z
                                   net (fanout=3)        0.399       8.991         u_lcd_rgb_top/u_lcd_display/_N52337_1
 CLMS_66_125/B2                                                            f       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.991         Logic Levels: 8  
                                                                                   Logic: 2.656ns(42.859%), Route: 3.541ns(57.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.806      21.650         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.265      21.915 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.810      22.725         lcd_clk          
 CLMS_66_125/CLK                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.513      23.238                          
 clock uncertainty                                      -0.050      23.188                          

 Setup time                                             -0.286      22.902                          

 Data required time                                                 22.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.902                          
 Data arrival time                                                   8.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  2.794
  Clock Pessimism Removal :  0.497

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.949       2.057         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.355       2.412 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.382       2.794         lcd_clk          
 CLMA_98_104/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/CLK

 CLMA_98_104/Q3                    tco                   0.220       3.014 f       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[2]/opit_0_A2Q21/Q1
                                   net (fanout=13)       0.528       3.542         pixel_ypos[2]    
 CLMA_74_113/Y0                    td                    0.264       3.806 f       u_lcd_rgb_top/u_lcd_display/N38_1.fsub_1/gateop_A2/Y0
                                   net (fanout=2)        0.268       4.074         u_lcd_rgb_top/u_lcd_display/N227 [5]
 CLMA_78_108/Y3                    td                    0.404       4.478 f       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/gateop_A2/Y1
                                   net (fanout=41)       0.678       5.156         u_lcd_rgb_top/u_lcd_display/N50 [6]
 CLMA_50_88/Y0                     td                    0.380       5.536 f       u_lcd_rgb_top/u_lcd_display/N2280_415/gateop_perm/Z
                                   net (fanout=1)        0.456       5.992         u_lcd_rgb_top/u_lcd_display/_N52337_415
 CLMS_50_89/Y6AB                   td                    0.346       6.338 f       u_lcd_rgb_top/u_lcd_display/N2280_154_muxf6/F
                                   net (fanout=1)        0.257       6.595         u_lcd_rgb_top/u_lcd_display/_N52337_154
 CLMS_50_93/Y6AB                   td                    0.200       6.795 r       u_lcd_rgb_top/u_lcd_display/N2280_103_muxf6/F
                                   net (fanout=1)        0.284       7.079         u_lcd_rgb_top/u_lcd_display/_N52337_103
 CLMA_62_93/Y6AB                   td                    0.346       7.425 f       u_lcd_rgb_top/u_lcd_display/N2280_751_muxf6/F
                                   net (fanout=2)        0.291       7.716         u_lcd_rgb_top/u_lcd_display/_N52583_2
 CLMA_78_92/Y6AB                   td                    0.346       8.062 f       u_lcd_rgb_top/u_lcd_display/N2280_3_muxf6_perm/Z
                                   net (fanout=1)        0.380       8.442         u_lcd_rgb_top/u_lcd_display/_N52337_3
 CLMA_74_112/Y2                    td                    0.150       8.592 f       u_lcd_rgb_top/u_lcd_display/N2280_1/gateop_perm/Z
                                   net (fanout=3)        0.386       8.978         u_lcd_rgb_top/u_lcd_display/_N52337_1
 CLMA_70_128/A4                                                            f       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.978         Logic Levels: 8  
                                                                                   Logic: 2.656ns(42.950%), Route: 3.528ns(57.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066      20.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.806      21.650         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.265      21.915 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.868      22.783         lcd_clk          
 CLMA_70_128/CLK                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.497      23.280                          
 clock uncertainty                                      -0.050      23.230                          

 Setup time                                             -0.079      23.151                          

 Data required time                                                 23.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.151                          
 Data arrival time                                                   8.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_digital_recognition/row_border_low[6]/opit_0/CLK
Endpoint    : u_vip/u_digital_recognition/N77/gopapm/X[12]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  2.553
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.806       1.650         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.265       1.915 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.638       2.553         lcd_clk          
 CLMS_82_141/CLK                                                           r       u_vip/u_digital_recognition/row_border_low[6]/opit_0/CLK

 CLMS_82_141/Q0                    tco                   0.182       2.735 r       u_vip/u_digital_recognition/row_border_low[6]/opit_0/Q
                                   net (fanout=5)        0.213       2.948         u_vip/u_digital_recognition/row_border_low [6]
 APM_86_140/X[12]                                                          r       u_vip/u_digital_recognition/N77/gopapm/X[12]

 Data arrival time                                                   2.948         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.076%), Route: 0.213ns(53.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.949       2.057         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.355       2.412 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.926       3.338         lcd_clk          
 APM_86_140/CLK                                                            r       u_vip/u_digital_recognition/N77/gopapm/CLK
 clock pessimism                                        -0.561       2.777                          
 clock uncertainty                                       0.000       2.777                          

 Hold time                                              -0.080       2.697                          

 Data required time                                                  2.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.697                          
 Data arrival time                                                   2.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  2.241
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.241         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_162_73/Q0                    tco                   0.179       2.420 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.063       2.483         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [3]
 CLMA_162_72/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.483         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.654         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.398       2.256                          
 clock uncertainty                                       0.000       2.256                          

 Hold time                                              -0.029       2.227                          

 Data required time                                                  2.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.227                          
 Data arrival time                                                   2.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_disp[9]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.870
  Launch Clock Delay      :  1.791
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066       0.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.947       1.791         nt_sys_clk       
 CLMS_126_117/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_117/Q1                   tco                   0.184       1.975 r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.141       2.116         lcd_id[2]        
 CLMS_126_113/Y3                   td                    0.130       2.246 r       u_picture_size/cmos_h_pixel[9]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.509       2.755         u_lcd_rgb_top/u_clk_div/N45
 CLMS_98_101/M0                                                            r       u_lcd_rgb_top/u_lcd_driver/h_disp[9]/opit_0/D

 Data arrival time                                                   2.755         Logic Levels: 1  
                                                                                   Logic: 0.314ns(32.573%), Route: 0.650ns(67.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=36)       0.949       2.057         nt_sys_clk       
 CLMA_122_108/Y1                   td                    0.355       2.412 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=522)      0.458       2.870         lcd_clk          
 CLMS_98_101/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_disp[9]/opit_0/CLK
 clock pessimism                                        -0.360       2.510                          
 clock uncertainty                                       0.000       2.510                          

 Hold time                                              -0.011       2.499                          

 Data required time                                                  2.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.499                          
 Data arrival time                                                   2.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.101
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_138_89/Q2                    tco                   0.223       3.874 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       5.352       9.226         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_138_88/B3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.226         Logic Levels: 0  
                                                                                   Logic: 0.223ns(4.000%), Route: 5.352ns(96.000%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992      23.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      23.635                          
 clock uncertainty                                      -0.050      23.585                          

 Setup time                                             -0.287      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   9.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.101
  Launch Clock Delay      :  3.650
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.111       3.650         ntclkbufg_1      
 CLMS_134_85/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_134_85/Q0                    tco                   0.221       3.871 f       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        2.260       6.131         u_ov5640_dri/u_cmos_capture_data/cam_vsync_d1
 CLMA_62_164/Y6CD                  td                    0.103       6.234 f       CLKROUTE_12/Z    
                                   net (fanout=1)        0.322       6.556         ntR1396          
 CLMA_66_168/Y6CD                  td                    0.103       6.659 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.284       6.943         ntR1395          
 CLMA_66_164/Y6CD                  td                    0.103       7.046 f       CLKROUTE_10/Z    
                                   net (fanout=1)        0.399       7.445         ntR1394          
 CLMA_62_160/Y6CD                  td                    0.103       7.548 f       CLKROUTE_9/Z     
                                   net (fanout=1)        1.480       9.028         ntR1393          
 CLMA_138_88/B4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.028         Logic Levels: 4  
                                                                                   Logic: 0.633ns(11.770%), Route: 4.745ns(88.230%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992      23.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.494      23.595                          
 clock uncertainty                                      -0.050      23.545                          

 Setup time                                             -0.079      23.466                          

 Data required time                                                 23.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.466                          
 Data arrival time                                                   9.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_138_89/Q2                    tco                   0.223       3.874 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.790       4.664         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.365       5.029 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4755
 CLMA_146_141/COUT                 td                    0.044       5.073 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.073         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
 CLMA_146_145/Y1                   td                    0.383       5.456 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.244       5.700         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMA_150_140/Y2                   td                    0.150       5.850 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.565       6.415         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_146_144/COUT                 td                    0.387       6.802 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.802         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.044       6.846 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.846         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_146_148/Y2                   td                    0.209       7.055 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.249       7.304         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_152/A4                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.304         Logic Levels: 5  
                                                                                   Logic: 1.805ns(49.411%), Route: 1.848ns(50.589%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.990      23.099         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.430      23.529                          
 clock uncertainty                                      -0.050      23.479                          

 Setup time                                             -0.093      23.386                          

 Data required time                                                 23.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.386                          
 Data arrival time                                                   7.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.646
  Launch Clock Delay      :  3.097
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.988       3.097         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q3                    tco                   0.178       3.275 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.337         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_138_84/D4                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.337         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.107       3.646         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.549       3.097                          
 clock uncertainty                                       0.000       3.097                          

 Hold time                                              -0.028       3.069                          

 Data required time                                                  3.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.069                          
 Data arrival time                                                   3.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994       3.103         ntclkbufg_1      
 CLMA_146_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_146_149/Q0                   tco                   0.182       3.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.260       3.545         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [8]
 DRM_142_148/ADA0[9]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   3.545         Logic Levels: 0  
                                                                                   Logic: 0.182ns(41.176%), Route: 0.260ns(58.824%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.104       3.643         ntclkbufg_1      
 DRM_142_148/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.149                          
 clock uncertainty                                       0.000       3.149                          

 Hold time                                               0.127       3.276                          

 Data required time                                                  3.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.276                          
 Data arrival time                                                   3.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.655
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.996       3.105         ntclkbufg_1      
 CLMA_138_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[1]/opit_0_inv/CLK

 CLMA_138_92/Q1                    tco                   0.180       3.285 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.131       3.416         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [1]
 CLMA_138_92/AD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/D

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.116       3.655         ntclkbufg_1      
 CLMA_138_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[2]/opit_0_inv/CLK
 clock pessimism                                        -0.549       3.106                          
 clock uncertainty                                       0.000       3.106                          

 Hold time                                               0.040       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.125      14.976         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q1                   tco                   0.223      15.199 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.369      15.568         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_134_149/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  15.568         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.669%), Route: 0.369ns(62.331%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.004      23.113         ntclkbufg_1      
 CLMS_134_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.113                          
 clock uncertainty                                      -0.050      23.063                          

 Setup time                                             -0.068      22.995                          

 Data required time                                                 22.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.995                          
 Data arrival time                                                  15.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.868  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  4.971
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.120      14.971         ntclkbufg_0      
 CLMS_138_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_138_149/Q1                   tco                   0.223      15.194 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.301      15.495         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_148/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  15.495         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.557%), Route: 0.301ns(57.443%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.994      23.103         ntclkbufg_1      
 CLMA_146_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      23.103                          
 clock uncertainty                                      -0.050      23.053                          

 Setup time                                             -0.068      22.985                          

 Data required time                                                 22.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.985                          
 Data arrival time                                                  15.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  4.980
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.129      14.980         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q0                   tco                   0.221      15.201 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.305      15.506         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_146_136/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  15.506         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.015%), Route: 0.305ns(57.985%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.007      23.116         ntclkbufg_1      
 CLMA_146_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.116                          
 clock uncertainty                                      -0.050      23.066                          

 Setup time                                             -0.068      22.998                          

 Data required time                                                 22.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.998                          
 Data arrival time                                                  15.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.659
  Launch Clock Delay      :  4.309
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.001      24.309         ntclkbufg_0      
 CLMS_138_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_149/Q2                   tco                   0.180      24.489 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      24.549         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_138_148/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  24.549         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.120      23.659         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      23.659                          
 clock uncertainty                                       0.050      23.709                          

 Hold time                                               0.040      23.749                          

 Data required time                                                 23.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.749                          
 Data arrival time                                                  24.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  4.317
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.009      24.317         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q1                   tco                   0.184      24.501 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      24.638         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMS_134_141/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  24.638         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.321%), Route: 0.137ns(42.679%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.133      23.672         ntclkbufg_1      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      23.672                          
 clock uncertainty                                       0.050      23.722                          

 Hold time                                              -0.011      23.711                          

 Data required time                                                 23.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.711                          
 Data arrival time                                                  24.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  4.316
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.008      24.316         ntclkbufg_0      
 CLMS_134_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_134_145/Q3                   tco                   0.182      24.498 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.144      24.642         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMS_134_141/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.642         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.828%), Route: 0.144ns(44.172%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.133      23.672         ntclkbufg_1      
 CLMS_134_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      23.672                          
 clock uncertainty                                       0.050      23.722                          

 Hold time                                              -0.011      23.711                          

 Data required time                                                 23.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.711                          
 Data arrival time                                                  24.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  4.975
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.124       4.975         ntclkbufg_0      
 CLMA_214_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_96/Q0                    tco                   0.221       5.196 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.174       5.370         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_214_92/Y3                    td                    0.360       5.730 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.275       6.005         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.373         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_85/Y2                    td                    0.209       6.582 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.402       6.984         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_206_77/Y3                    td                    0.151       7.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.378       7.513         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_214_80/COUT                  td                    0.387       7.900 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.900         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5173
 CLMA_214_84/Y0                    td                    0.206       8.106 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.171       8.277         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_85/Y0                    td                    0.226       8.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.664       9.167         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13832
 CLMA_230_116/Y2                   td                    0.381       9.548 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.251       9.799         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13919
 CLMS_226_113/D3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.799         Logic Levels: 7  
                                                                                   Logic: 2.509ns(52.011%), Route: 2.315ns(47.989%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.031      14.339         ntclkbufg_0      
 CLMS_226_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.946                          
 clock uncertainty                                      -0.150      14.796                          

 Setup time                                             -0.287      14.509                          

 Data required time                                                 14.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.509                          
 Data arrival time                                                   9.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.344
  Launch Clock Delay      :  4.975
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.124       4.975         ntclkbufg_0      
 CLMA_214_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_96/Q0                    tco                   0.221       5.196 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.174       5.370         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_214_92/Y3                    td                    0.360       5.730 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.275       6.005         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.373         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_85/Y2                    td                    0.209       6.582 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.402       6.984         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_206_77/Y3                    td                    0.151       7.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.378       7.513         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_214_80/COUT                  td                    0.387       7.900 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.900         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5173
 CLMA_214_84/Y0                    td                    0.206       8.106 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.171       8.277         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_85/Y0                    td                    0.226       8.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.640       9.143         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13832
 CLMA_226_120/Y2                   td                    0.381       9.524 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.351       9.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13862
 CLMS_222_121/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   9.875         Logic Levels: 7  
                                                                                   Logic: 2.509ns(51.204%), Route: 2.391ns(48.796%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.036      14.344         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.951                          
 clock uncertainty                                      -0.150      14.801                          

 Setup time                                             -0.154      14.647                          

 Data required time                                                 14.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.647                          
 Data arrival time                                                   9.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.975
  Clock Pessimism Removal :  0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.124       4.975         ntclkbufg_0      
 CLMA_214_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_96/Q0                    tco                   0.221       5.196 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.174       5.370         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_214_92/Y3                    td                    0.360       5.730 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.275       6.005         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       6.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.373         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_85/Y2                    td                    0.209       6.582 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.402       6.984         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_206_77/Y3                    td                    0.151       7.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.378       7.513         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_214_80/COUT                  td                    0.387       7.900 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.900         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5173
 CLMA_214_84/Y0                    td                    0.206       8.106 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.171       8.277         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_85/Y0                    td                    0.226       8.503 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.609       9.112         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13832
 CLMA_226_112/Y1                   td                    0.360       9.472 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/gateop/F
                                   net (fanout=1)        0.256       9.728         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13915
 CLMS_222_109/D3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.728         Logic Levels: 7  
                                                                                   Logic: 2.488ns(52.346%), Route: 2.265ns(47.654%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.023      14.331         ntclkbufg_0      
 CLMS_222_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.607      14.938                          
 clock uncertainty                                      -0.150      14.788                          

 Setup time                                             -0.287      14.501                          

 Data required time                                                 14.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.501                          
 Data arrival time                                                   9.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_bank[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.966
  Launch Clock Delay      :  4.303
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.995       4.303         ntclkbufg_0      
 CLMA_198_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_bank[0]/opit_0_inv/CLK

 CLMA_198_144/Q0                   tco                   0.179       4.482 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_bank[0]/opit_0_inv/Q
                                   net (fanout=1)        0.058       4.540         u_ddr3_ctrl_top/u_ddr3_ip/dfi_bank [0]
 CLMS_198_145/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.540         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.115       4.966         ntclkbufg_0      
 CLMS_198_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.647       4.319                          
 clock uncertainty                                       0.000       4.319                          

 Hold time                                              -0.029       4.290                          

 Data required time                                                  4.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.290                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_addr_n[2]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[5]/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.976
  Launch Clock Delay      :  4.313
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.005       4.313         ntclkbufg_0      
 CLMS_138_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_addr_n[2]/opit_0_inv_A2Q1/CLK

 CLMS_138_101/Q1                   tco                   0.180       4.493 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_addr_n[2]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.061       4.554         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_addr_n [2]
 CLMA_138_100/C4                                                           f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.554         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.125       4.976         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.648       4.328                          
 clock uncertainty                                       0.000       4.328                          

 Hold time                                              -0.028       4.300                          

 Data required time                                                  4.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.300                          
 Data arrival time                                                   4.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.940
  Launch Clock Delay      :  4.277
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.969       4.277         ntclkbufg_0      
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_89/Q2                    tco                   0.180       4.457 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.061       4.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg [1]
 CLMA_166_88/A4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.518         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.089       4.940         ntclkbufg_0      
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.647       4.293                          
 clock uncertainty                                       0.000       4.293                          

 Hold time                                              -0.029       4.264                          

 Data required time                                                  4.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.264                          
 Data arrival time                                                   4.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.303
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.114       3.653         ntclkbufg_1      
 CLMA_146_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_148/Q3                   tco                   0.220       3.873 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.091       6.964         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_66_229/Y6AB                  td                    0.101       7.065 f       CLKROUTE_8/Z     
                                   net (fanout=1)        0.508       7.573         ntR1392          
 CLMS_66_209/Y6CD                  td                    0.103       7.676 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.396       8.072         ntR1391          
 CLMA_66_228/Y6AB                  td                    0.101       8.173 f       CLKROUTE_6/Z     
                                   net (fanout=1)        1.886      10.059         ntR1390          
 CLMA_150_144/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  10.059         Logic Levels: 3  
                                                                                   Logic: 0.525ns(8.195%), Route: 5.881ns(91.805%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.995      14.303         ntclkbufg_0      
 CLMA_150_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      14.303                          
 clock uncertainty                                      -0.150      14.153                          

 Setup time                                              0.024      14.177                          

 Data required time                                                 14.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.177                          
 Data arrival time                                                  10.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  3.648
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.109       3.648         ntclkbufg_1      
 CLMA_146_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_146_152/Q1                   tco                   0.223       3.871 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.299       5.170         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_218_224/Y6CD                 td                    0.103       5.273 f       CLKROUTE_27/Z    
                                   net (fanout=1)        4.740      10.013         ntR1411          
 CLMS_138_145/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  10.013         Logic Levels: 1  
                                                                                   Logic: 0.326ns(5.122%), Route: 6.039ns(94.878%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.005      14.313         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      14.313                          
 clock uncertainty                                      -0.150      14.163                          

 Setup time                                              0.024      14.187                          

 Data required time                                                 14.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.187                          
 Data arrival time                                                  10.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.309
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_138_89/Q2                    tco                   0.223       3.874 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       5.352       9.226         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_138_88/Y1                    td                    0.360       9.586 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.278       9.864         cmos_frame_vsync 
 CLMA_138_96/M2                                                            f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/D

 Data arrival time                                                   9.864         Logic Levels: 1  
                                                                                   Logic: 0.583ns(9.384%), Route: 5.630ns(90.616%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.001      14.309         ntclkbufg_0      
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/opit_0_inv/CLK
 clock pessimism                                         0.000      14.309                          
 clock uncertainty                                      -0.150      14.159                          

 Setup time                                             -0.068      14.091                          

 Data required time                                                 14.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.091                          
 Data arrival time                                                   9.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.966
  Launch Clock Delay      :  3.112
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.003       3.112         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q1                   tco                   0.184       3.296 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.434         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_150_144/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   3.434         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.115       4.966         ntclkbufg_0      
 CLMA_150_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       4.966                          
 clock uncertainty                                       0.150       5.116                          

 Hold time                                              -0.011       5.105                          

 Data required time                                                  5.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.105                          
 Data arrival time                                                   3.434                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.869  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.985
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.007       3.116         ntclkbufg_1      
 CLMA_146_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_146_136/Q2                   tco                   0.183       3.299 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.618       3.917         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_150_76/Y6CD                  td                    0.093       4.010 r       CLKROUTE_22/Z    
                                   net (fanout=1)        0.361       4.371         ntR1406          
 CLMA_182_56/Y6CD                  td                    0.093       4.464 r       CLKROUTE_21/Z    
                                   net (fanout=1)        1.405       5.869         ntR1405          
 CLMS_138_137/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   5.869         Logic Levels: 2  
                                                                                   Logic: 0.369ns(13.404%), Route: 2.384ns(86.596%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.134       4.985         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       4.985                          
 clock uncertainty                                       0.150       5.135                          

 Hold time                                              -0.011       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.985
  Launch Clock Delay      :  3.112
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.003       3.112         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_140/Q2                   tco                   0.183       3.295 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.175       3.470         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_130_140/Y6CD                 td                    0.093       3.563 r       CLKROUTE_25/Z    
                                   net (fanout=1)        0.260       3.823         ntR1409          
 CLMA_114_156/Y6CD                 td                    0.093       3.916 r       CLKROUTE_24/Z    
                                   net (fanout=1)        2.045       5.961         ntR1408          
 CLMS_138_137/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   5.961         Logic Levels: 2  
                                                                                   Logic: 0.369ns(12.952%), Route: 2.480ns(87.048%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.134       4.985         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       4.985                          
 clock uncertainty                                       0.150       5.135                          

 Hold time                                              -0.011       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.484
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.484         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       3.786         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       3.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.862         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.951 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.225         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.425 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.470         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.513       5.983                          
 clock uncertainty                                      -0.150       5.833                          

 Setup time                                             -0.105       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  2.962
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.962         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.301         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.487         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.513       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                              -0.053       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.247
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.104       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_158_148/Q0                   tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=475)      1.035       3.940         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_198_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   3.940         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.596%), Route: 1.035ns(82.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.961      22.247         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.294      22.541                          
 clock uncertainty                                      -0.050      22.491                          

 Recovery time                                          -0.476      22.015                          

 Data required time                                                 22.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.015                          
 Data arrival time                                                   3.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.243
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.104       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_158_148/Q0                   tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=475)      1.031       3.936         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_154_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.936         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.652%), Route: 1.031ns(82.348%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.957      22.243         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.537                          
 clock uncertainty                                      -0.050      22.487                          

 Recovery time                                          -0.476      22.011                          

 Data required time                                                 22.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.011                          
 Data arrival time                                                   3.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  2.684
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.104       2.684         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_158_148/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_158_148/Q0                   tco                   0.221       2.905 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=475)      1.029       3.934         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_162_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.934         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.680%), Route: 1.029ns(82.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.960      22.246         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.540                          
 clock uncertainty                                      -0.050      22.490                          

 Recovery time                                          -0.476      22.014                          

 Data required time                                                 22.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.014                          
 Data arrival time                                                   3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.665
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.966       2.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_76/Q2                    tco                   0.180       2.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.126       2.558         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_154_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.558         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.824%), Route: 0.126ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.085       2.665         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.398       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Removal time                                           -0.181       2.086                          

 Data required time                                                  2.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.086                          
 Data arrival time                                                   2.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.665
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.966       2.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_76/Q2                    tco                   0.180       2.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.126       2.558         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_154_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.558         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.824%), Route: 0.126ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.085       2.665         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.398       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Removal time                                           -0.181       2.086                          

 Data required time                                                  2.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.086                          
 Data arrival time                                                   2.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.665
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.966       2.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_154_76/Q2                    tco                   0.180       2.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.126       2.558         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_154_77/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.558         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.824%), Route: 0.126ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.085       2.665         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_154_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.398       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Removal time                                           -0.181       2.086                          

 Data required time                                                  2.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.086                          
 Data arrival time                                                   2.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.221       3.872 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.190       5.062         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.103       5.165 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.647       5.812         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.103       5.915 f       CLKROUTE_4/Z     
                                   net (fanout=1)        2.658       8.573         ntR1388          
 CLMS_134_89/Y1                    td                    0.360       8.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565      14.498         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113      14.611 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.611         ntR139           
 CLMA_138_140/RSCO                 td                    0.113      14.724 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.724         ntR138           
 CLMA_138_144/RSCO                 td                    0.113      14.837 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      14.837         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  14.837         Logic Levels: 6  
                                                                                   Logic: 1.126ns(10.066%), Route: 10.060ns(89.934%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.001      23.110         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.430      23.540                          
 clock uncertainty                                      -0.050      23.490                          

 Recovery time                                           0.000      23.490                          

 Data required time                                                 23.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.490                          
 Data arrival time                                                  14.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.221       3.872 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.190       5.062         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.103       5.165 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.647       5.812         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.103       5.915 f       CLKROUTE_4/Z     
                                   net (fanout=1)        2.658       8.573         ntR1388          
 CLMS_134_89/Y1                    td                    0.360       8.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565      14.498         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113      14.611 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.611         ntR139           
 CLMA_138_140/RSCO                 td                    0.113      14.724 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.724         ntR138           
 CLMA_138_144/RSCO                 td                    0.113      14.837 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      14.837         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                  14.837         Logic Levels: 6  
                                                                                   Logic: 1.126ns(10.066%), Route: 10.060ns(89.934%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.001      23.110         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                         0.430      23.540                          
 clock uncertainty                                      -0.050      23.490                          

 Recovery time                                           0.000      23.490                          

 Data required time                                                 23.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.490                          
 Data arrival time                                                  14.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.221       3.872 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.190       5.062         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.103       5.165 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.647       5.812         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.103       5.915 f       CLKROUTE_4/Z     
                                   net (fanout=1)        2.658       8.573         ntR1388          
 CLMS_134_89/Y1                    td                    0.360       8.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565      14.498         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113      14.611 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.611         ntR139           
 CLMA_138_140/RSCO                 td                    0.113      14.724 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.724         ntR138           
 CLMA_138_144/RSCO                 td                    0.113      14.837 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000      14.837         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                  14.837         Logic Levels: 6  
                                                                                   Logic: 1.126ns(10.066%), Route: 10.060ns(89.934%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.001      23.110         ntclkbufg_1      
 CLMA_138_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.430      23.540                          
 clock uncertainty                                      -0.050      23.490                          

 Recovery time                                           0.000      23.490                          

 Data required time                                                 23.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.490                          
 Data arrival time                                                  14.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.661
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.182       3.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.872       4.155         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.093       4.248 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.478       4.726         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.093       4.819 r       CLKROUTE_4/Z     
                                   net (fanout=1)        2.043       6.862         ntR1388          
 CLMS_134_89/Y1                    td                    0.271       7.133 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.273       7.406         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.406         Logic Levels: 3  
                                                                                   Logic: 0.639ns(14.843%), Route: 3.666ns(85.157%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.122       3.661         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.167                          
 clock uncertainty                                       0.000       3.167                          

 Removal time                                           -0.060       3.107                          

 Data required time                                                  3.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.107                          
 Data arrival time                                                   7.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.683
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.182       3.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.872       4.155         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.093       4.248 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.478       4.726         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.093       4.819 r       CLKROUTE_4/Z     
                                   net (fanout=1)        2.043       6.862         ntR1388          
 CLMS_134_89/Y1                    td                    0.271       7.133 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.358       7.491         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_108/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.491         Logic Levels: 3  
                                                                                   Logic: 0.639ns(14.556%), Route: 3.751ns(85.444%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.144       3.683         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Removal time                                           -0.060       3.129                          

 Data required time                                                  3.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.129                          
 Data arrival time                                                   7.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.662
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.182       3.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.872       4.155         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.093       4.248 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.478       4.726         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.093       4.819 r       CLKROUTE_4/Z     
                                   net (fanout=1)        2.043       6.862         ntR1388          
 CLMS_134_89/Y1                    td                    0.271       7.133 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.524       7.657         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_146_136/RSCO                 td                    0.085       7.742 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.742         ntR134           
 CLMA_146_140/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.742         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.600%), Route: 3.917ns(84.400%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.123       3.662         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.430       3.232                          
 clock uncertainty                                       0.000       3.232                          

 Removal time                                            0.000       3.232                          

 Data required time                                                  3.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.232                          
 Data arrival time                                                   7.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.131
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.103      14.954         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.223      15.177 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.078      15.255         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.151      15.406 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.505      15.911         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_138_100/RSCO                 td                    0.113      16.024 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.024         ntR6             
 CLMA_138_104/RSCO                 td                    0.113      16.137 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.137         ntR5             
 CLMA_138_108/RSCO                 td                    0.113      16.250 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.250         ntR4             
 CLMA_138_112/RSCO                 td                    0.113      16.363 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[18]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.363         ntR3             
 CLMA_138_116/RSCO                 td                    0.113      16.476 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[22]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.476         ntR2             
 CLMA_138_120/RSCO                 td                    0.113      16.589 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[26]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      16.589         ntR1             
 CLMA_138_124/RSCO                 td                    0.113      16.702 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[27]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      16.702         ntR0             
 CLMA_138_128/RSCI                                                         f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/RS

 Data arrival time                                                  16.702         Logic Levels: 8  
                                                                                   Logic: 1.165ns(66.648%), Route: 0.583ns(33.352%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.022      23.131         ntclkbufg_1      
 CLMA_138_128/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/CLK
 clock pessimism                                         0.000      23.131                          
 clock uncertainty                                      -0.050      23.081                          

 Recovery time                                           0.000      23.081                          

 Data required time                                                 23.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.081                          
 Data arrival time                                                  16.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.131
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.103      14.954         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.223      15.177 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.078      15.255         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.151      15.406 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.505      15.911         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_138_100/RSCO                 td                    0.113      16.024 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.024         ntR6             
 CLMA_138_104/RSCO                 td                    0.113      16.137 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.137         ntR5             
 CLMA_138_108/RSCO                 td                    0.113      16.250 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.250         ntR4             
 CLMA_138_112/RSCO                 td                    0.113      16.363 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[18]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.363         ntR3             
 CLMA_138_116/RSCO                 td                    0.113      16.476 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[22]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.476         ntR2             
 CLMA_138_120/RSCO                 td                    0.113      16.589 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[26]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      16.589         ntR1             
 CLMA_138_124/RSCO                 td                    0.113      16.702 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[27]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      16.702         ntR0             
 CLMA_138_128/RSCI                                                         f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/RS

 Data arrival time                                                  16.702         Logic Levels: 8  
                                                                                   Logic: 1.165ns(66.648%), Route: 0.583ns(33.352%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.022      23.131         ntclkbufg_1      
 CLMA_138_128/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[6]/opit_0/CLK
 clock pessimism                                         0.000      23.131                          
 clock uncertainty                                      -0.050      23.081                          

 Recovery time                                           0.000      23.081                          

 Data required time                                                 23.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.081                          
 Data arrival time                                                  16.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.131
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510      11.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.103      14.954         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.223      15.177 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.078      15.255         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.151      15.406 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.505      15.911         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_138_100/RSCO                 td                    0.113      16.024 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.024         ntR6             
 CLMA_138_104/RSCO                 td                    0.113      16.137 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.137         ntR5             
 CLMA_138_108/RSCO                 td                    0.113      16.250 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.250         ntR4             
 CLMA_138_112/RSCO                 td                    0.113      16.363 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[18]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.363         ntR3             
 CLMA_138_116/RSCO                 td                    0.113      16.476 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[22]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.476         ntR2             
 CLMA_138_120/RSCO                 td                    0.113      16.589 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[26]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      16.589         ntR1             
 CLMA_138_124/RSCO                 td                    0.113      16.702 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[27]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      16.702         ntR0             
 CLMA_138_128/RSCI                                                         f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[8]/opit_0/RS

 Data arrival time                                                  16.702         Logic Levels: 8  
                                                                                   Logic: 1.165ns(66.648%), Route: 0.583ns(33.352%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734      20.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066      20.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258      22.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.022      23.131         ntclkbufg_1      
 CLMA_138_128/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[8]/opit_0/CLK
 clock pessimism                                         0.000      23.131                          
 clock uncertainty                                      -0.050      23.081                          

 Recovery time                                           0.000      23.081                          

 Data required time                                                 23.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.081                          
 Data arrival time                                                  16.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  4.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.983      24.291         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.179      24.470 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.065      24.535         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.131      24.666 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.336      25.002         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_85/RSCO                  td                    0.085      25.087 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.087         ntR30            
 CLMS_138_89/RSCI                                                          r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.087         Logic Levels: 2  
                                                                                   Logic: 0.395ns(49.623%), Route: 0.401ns(50.377%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112      23.651         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.651                          
 clock uncertainty                                       0.050      23.701                          

 Removal time                                            0.000      23.701                          

 Data required time                                                 23.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.701                          
 Data arrival time                                                  25.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  4.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.983      24.291         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.179      24.470 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.065      24.535         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.131      24.666 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.336      25.002         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_85/RSCO                  td                    0.085      25.087 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.087         ntR30            
 CLMS_138_89/RSCI                                                          r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.087         Logic Levels: 2  
                                                                                   Logic: 0.395ns(49.623%), Route: 0.401ns(50.377%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112      23.651         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.651                          
 clock uncertainty                                       0.050      23.701                          

 Removal time                                            0.000      23.701                          

 Data required time                                                 23.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.701                          
 Data arrival time                                                  25.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  4.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.983      24.291         ntclkbufg_0      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_154_93/Q0                    tco                   0.179      24.470 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.065      24.535         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_154_93/Y1                    td                    0.131      24.666 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.336      25.002         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_138_85/RSCO                  td                    0.085      25.087 r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      25.087         ntR30            
 CLMS_138_89/RSCI                                                          r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  25.087         Logic Levels: 2  
                                                                                   Logic: 0.395ns(49.623%), Route: 0.401ns(50.377%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 L1                                                      0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051      20.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968      21.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096      21.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424      22.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000      22.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112      23.651         ntclkbufg_1      
 CLMS_138_89/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      23.651                          
 clock uncertainty                                       0.050      23.701                          

 Removal time                                            0.000      23.701                          

 Data required time                                                 23.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.701                          
 Data arrival time                                                  25.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  4.934
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.083       4.934         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.221       5.155 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.116       6.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_128/RSCO                 td                    0.105       6.376 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.376         ntR474           
 CLMA_214_132/RSCO                 td                    0.105       6.481 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.481         ntR473           
 CLMA_214_136/RSCO                 td                    0.105       6.586 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       6.586         ntR472           
 CLMA_214_140/RSCO                 td                    0.105       6.691 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.691         ntR471           
 CLMA_214_144/RSCO                 td                    0.105       6.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.796         ntR470           
 CLMA_214_148/RSCO                 td                    0.105       6.901 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.901         ntR469           
 CLMA_214_152/RSCO                 td                    0.105       7.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.006         ntR468           
 CLMA_214_156/RSCO                 td                    0.105       7.111 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.111         ntR467           
 CLMA_214_160/RSCO                 td                    0.105       7.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.216         ntR466           
 CLMA_214_164/RSCO                 td                    0.105       7.321 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.321         ntR465           
 CLMA_214_168/RSCO                 td                    0.105       7.426 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.426         ntR464           
 CLMA_214_172/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.426         Logic Levels: 11 
                                                                                   Logic: 1.376ns(55.217%), Route: 1.116ns(44.783%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.978      14.286         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.829                          
 clock uncertainty                                      -0.150      14.679                          

 Recovery time                                           0.000      14.679                          

 Data required time                                                 14.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.679                          
 Data arrival time                                                   7.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  4.934
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.083       4.934         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.221       5.155 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.116       6.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_128/RSCO                 td                    0.105       6.376 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.376         ntR474           
 CLMA_214_132/RSCO                 td                    0.105       6.481 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.481         ntR473           
 CLMA_214_136/RSCO                 td                    0.105       6.586 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       6.586         ntR472           
 CLMA_214_140/RSCO                 td                    0.105       6.691 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.691         ntR471           
 CLMA_214_144/RSCO                 td                    0.105       6.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.796         ntR470           
 CLMA_214_148/RSCO                 td                    0.105       6.901 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.901         ntR469           
 CLMA_214_152/RSCO                 td                    0.105       7.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.006         ntR468           
 CLMA_214_156/RSCO                 td                    0.105       7.111 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.111         ntR467           
 CLMA_214_160/RSCO                 td                    0.105       7.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.216         ntR466           
 CLMA_214_164/RSCO                 td                    0.105       7.321 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.321         ntR465           
 CLMA_214_168/RSCO                 td                    0.105       7.426 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.426         ntR464           
 CLMA_214_172/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.426         Logic Levels: 11 
                                                                                   Logic: 1.376ns(55.217%), Route: 1.116ns(44.783%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.978      14.286         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.829                          
 clock uncertainty                                      -0.150      14.679                          

 Recovery time                                           0.000      14.679                          

 Data required time                                                 14.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.679                          
 Data arrival time                                                   7.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  4.934
  Clock Pessimism Removal :  0.543

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.083       4.934         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.221       5.155 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      1.116       6.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_128/RSCO                 td                    0.105       6.376 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.376         ntR474           
 CLMA_214_132/RSCO                 td                    0.105       6.481 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.481         ntR473           
 CLMA_214_136/RSCO                 td                    0.105       6.586 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       6.586         ntR472           
 CLMA_214_140/RSCO                 td                    0.105       6.691 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.691         ntR471           
 CLMA_214_144/RSCO                 td                    0.105       6.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.796         ntR470           
 CLMA_214_148/RSCO                 td                    0.105       6.901 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.901         ntR469           
 CLMA_214_152/RSCO                 td                    0.105       7.006 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.006         ntR468           
 CLMA_214_156/RSCO                 td                    0.105       7.111 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.111         ntR467           
 CLMA_214_160/RSCO                 td                    0.105       7.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.216         ntR466           
 CLMA_214_164/RSCO                 td                    0.105       7.321 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.321         ntR465           
 CLMA_214_168/RSCO                 td                    0.105       7.426 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.426         ntR464           
 CLMA_214_172/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.426         Logic Levels: 11 
                                                                                   Logic: 1.376ns(55.217%), Route: 1.116ns(44.783%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.978      14.286         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.543      14.829                          
 clock uncertainty                                      -0.150      14.679                          

 Recovery time                                           0.000      14.679                          

 Data required time                                                 14.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.679                          
 Data arrival time                                                   7.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.002
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.018       4.326         ntclkbufg_0      
 CLMA_226_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_226_100/Q1                   tco                   0.184       4.510 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.329       4.839         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.839         Logic Levels: 0  
                                                                                   Logic: 0.184ns(35.867%), Route: 0.329ns(64.133%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.151       5.002         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.607       4.395                          
 clock uncertainty                                       0.000       4.395                          

 Removal time                                           -0.007       4.388                          

 Data required time                                                  4.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.388                          
 Data arrival time                                                   4.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.932
  Launch Clock Delay      :  4.272
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.964       4.272         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.182       4.454 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.245       4.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_80/RSCO                  td                    0.092       4.791 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.791         ntR633           
 CLMA_178_84/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.791         Logic Levels: 1  
                                                                                   Logic: 0.274ns(52.794%), Route: 0.245ns(47.206%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.081       4.932         ntclkbufg_0      
 CLMA_178_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[18]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.607       4.325                          
 clock uncertainty                                       0.000       4.325                          

 Removal time                                            0.000       4.325                          

 Data required time                                                  4.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.325                          
 Data arrival time                                                   4.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[16]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.932
  Launch Clock Delay      :  4.272
  Clock Pessimism Removal :  -0.607

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.964       4.272         ntclkbufg_0      
 CLMA_162_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_162_80/Q0                    tco                   0.182       4.454 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=639)      0.245       4.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_80/RSCO                  td                    0.092       4.791 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[16]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.791         ntR633           
 CLMA_178_84/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.791         Logic Levels: 1  
                                                                                   Logic: 0.274ns(52.794%), Route: 0.245ns(47.206%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.081       4.932         ntclkbufg_0      
 CLMA_178_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.607       4.325                          
 clock uncertainty                                       0.000       4.325                          

 Removal time                                            0.000       4.325                          

 Data required time                                                  4.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.325                          
 Data arrival time                                                   4.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.322
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.221       3.872 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.190       5.062         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.103       5.165 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.647       5.812         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.103       5.915 f       CLKROUTE_4/Z     
                                   net (fanout=1)        2.658       8.573         ntR1388          
 CLMS_134_89/Y1                    td                    0.360       8.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565      14.498         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                  14.498         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.255%), Route: 10.060ns(92.745%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.014      14.322         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.322                          
 clock uncertainty                                      -0.150      14.172                          

 Recovery time                                          -0.476      13.696                          

 Data required time                                                 13.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.696                          
 Data arrival time                                                  14.498                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.322
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.221       3.872 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.190       5.062         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.103       5.165 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.647       5.812         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.103       5.915 f       CLKROUTE_4/Z     
                                   net (fanout=1)        2.658       8.573         ntR1388          
 CLMS_134_89/Y1                    td                    0.360       8.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565      14.498         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                  14.498         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.255%), Route: 10.060ns(92.745%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.014      14.322         ntclkbufg_0      
 CLMA_138_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.322                          
 clock uncertainty                                      -0.150      14.172                          

 Recovery time                                          -0.476      13.696                          

 Data required time                                                 13.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.696                          
 Data arrival time                                                  14.498                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.112       3.651         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.221       3.872 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.190       5.062         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.103       5.165 f       CLKROUTE_5/Z     
                                   net (fanout=1)        0.647       5.812         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.103       5.915 f       CLKROUTE_4/Z     
                                   net (fanout=1)        2.658       8.573         ntR1388          
 CLMS_134_89/Y1                    td                    0.360       8.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.716      14.649         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTB[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  14.649         Logic Levels: 3  
                                                                                   Logic: 0.787ns(7.156%), Route: 10.211ns(92.844%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      11.286         _N30             
 USCM_56_112/CLK_USCM              td                    0.000      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.362         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.451 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.725         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.925 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.925         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.925 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.308         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.308 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     0.989      14.297         ntclkbufg_0      
 DRM_142_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      14.297                          
 clock uncertainty                                      -0.150      14.147                          

 Recovery time                                          -0.064      14.083                          

 Data required time                                                 14.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.083                          
 Data arrival time                                                  14.649                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.878  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.182       3.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.872       4.155         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.093       4.248 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.478       4.726         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.093       4.819 r       CLKROUTE_4/Z     
                                   net (fanout=1)        2.043       6.862         ntR1388          
 CLMS_134_89/Y1                    td                    0.271       7.133 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.481       7.614         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_134_141/RSCO                 td                    0.085       7.699 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.699         ntR130           
 CLMS_134_145/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                   7.699         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.746%), Route: 3.874ns(84.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.128       4.979         ntclkbufg_0      
 CLMS_134_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000       4.979                          
 clock uncertainty                                       0.150       5.129                          

 Removal time                                            0.000       5.129                          

 Data required time                                                  5.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.129                          
 Data arrival time                                                   7.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.878  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.182       3.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.872       4.155         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.093       4.248 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.478       4.726         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.093       4.819 r       CLKROUTE_4/Z     
                                   net (fanout=1)        2.043       6.862         ntR1388          
 CLMS_134_89/Y1                    td                    0.271       7.133 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.481       7.614         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_134_140/RSCO                 td                    0.085       7.699 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.699         ntR136           
 CLMA_134_144/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.699         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.746%), Route: 3.874ns(84.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.128       4.979         ntclkbufg_0      
 CLMA_134_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       4.979                          
 clock uncertainty                                       0.150       5.129                          

 Removal time                                            0.000       5.129                          

 Data required time                                                  5.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.129                          
 Data arrival time                                                   7.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.878  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.101         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.182       3.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.872       4.155         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_214_36/Y6CD                  td                    0.093       4.248 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.478       4.726         ntR1389          
 CLMA_214_8/Y6CD                   td                    0.093       4.819 r       CLKROUTE_4/Z     
                                   net (fanout=1)        2.043       6.862         ntR1388          
 CLMS_134_89/Y1                    td                    0.271       7.133 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       0.481       7.614         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_134_140/RSCO                 td                    0.085       7.699 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.699         ntR136           
 CLMA_134_144/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.699         Logic Levels: 4  
                                                                                   Logic: 0.724ns(15.746%), Route: 3.874ns(84.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N30             
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.784         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.878 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.170         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.438 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.438         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.438 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.851         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.851 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3449)     1.128       4.979         ntclkbufg_0      
 CLMA_134_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       4.979                          
 clock uncertainty                                       0.150       5.129                          

 Removal time                                            0.000       5.129                          

 Data required time                                                  5.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.129                          
 Data arrival time                                                   7.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.570                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=235)      2.196       3.629         nt_sys_rst_n     
 CLMS_134_89/Y1                    td                    0.244       3.873 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565       9.438         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113       9.551 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.551         ntR139           
 CLMA_138_140/RSCO                 td                    0.113       9.664 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.664         ntR138           
 CLMA_138_144/RSCO                 td                    0.113       9.777 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000       9.777         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   9.777         Logic Levels: 6  
                                                                                   Logic: 1.964ns(20.088%), Route: 7.813ns(79.912%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=235)      2.196       3.629         nt_sys_rst_n     
 CLMS_134_89/Y1                    td                    0.244       3.873 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565       9.438         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113       9.551 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.551         ntR139           
 CLMA_138_140/RSCO                 td                    0.113       9.664 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.664         ntR138           
 CLMA_138_144/RSCO                 td                    0.113       9.777 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000       9.777         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   9.777         Logic Levels: 6  
                                                                                   Logic: 1.964ns(20.088%), Route: 7.813ns(79.912%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=235)      2.196       3.629         nt_sys_rst_n     
 CLMS_134_89/Y1                    td                    0.244       3.873 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=37)       5.565       9.438         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_136/RSCO                 td                    0.113       9.551 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.551         ntR139           
 CLMA_138_140/RSCO                 td                    0.113       9.664 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.664         ntR138           
 CLMA_138_144/RSCO                 td                    0.113       9.777 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_AQ/RSOUT
                                   net (fanout=6)        0.000       9.777         ntR137           
 CLMA_138_148/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                   9.777         Logic Levels: 6  
                                                                                   Logic: 1.964ns(20.088%), Route: 7.813ns(79.912%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.036       0.036         nt_mem_dq[0]     
 IOBS_244_89/DIN                   td                    0.371       0.407 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.407         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_243_90/RX_DATA_DD             td                    0.371       0.778 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.190       0.968         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_238_89/Y3                    td                    0.126       1.094 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.060       1.154         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N53946
 CLMS_238_89/B0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.154         Logic Levels: 3  
                                                                                   Logic: 0.868ns(75.217%), Route: 0.286ns(24.783%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.371       0.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.371       0.808 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.993         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y0                    td                    0.130       1.123 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.280       1.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N54488
 CLMA_238_68/A3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.403         Logic Levels: 3  
                                                                                   Logic: 0.872ns(62.153%), Route: 0.531ns(37.847%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.371       0.439 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.371       0.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.995         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_238_48/Y1                    td                    0.177       1.172 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.242       1.414         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N54489
 CLMA_238_68/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.414         Logic Levels: 3  
                                                                                   Logic: 0.919ns(64.993%), Route: 0.495ns(35.007%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.480       10.000          1.520           Low Pulse Width   CLMS_82_101/CLK         u_vip/u_digital_recognition/x1_l/ram16x1d/WCLK
 8.480       10.000          1.520           High Pulse Width  CLMS_82_101/CLK         u_vip/u_digital_recognition/x1_l/ram16x1d/WCLK
 8.480       10.000          1.520           Low Pulse Width   CLMS_78_105/CLK         u_vip/u_digital_recognition/x1_r/ram16x1d/WCLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_142_108/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_108/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_154_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_154_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_154_153/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/place_route/top_digital_recognition_pnr.adf       
| Output     | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/report_timing/top_digital_recognition_rtp.adf     
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/report_timing/top_digital_recognition.rtr         
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/report_timing/rtr.db                              
+------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 941 MB
Total CPU time to report_timing completion : 0h:0m:11s
Process Total CPU time to report_timing completion : 0h:0m:13s
Total real time to report_timing completion : 0h:0m:13s
