# Reading pref.tcl
# do MatrixMul_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src {C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/Module_RegF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:23 on Jul 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src" C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/Module_RegF.v 
# -- Compiling module Module_RegF
# 
# Top level modules:
# 	Module_RegF
# End time: 13:42:24 on Jul 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches {C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:24 on Jul 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches" C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v 
# -- Compiling module Module_RegF_tb
# 
# Top level modules:
# 	Module_RegF_tb
# End time: 13:42:24 on Jul 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Module_RegF_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Module_RegF_tb 
# Start time: 13:42:24 on Jul 11,2021
# Loading work.Module_RegF_tb
# Loading work.Module_RegF
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v(55)
#    Time: 145 ps  Iteration: 1  Instance: /Module_RegF_tb
# Break in Module Module_RegF_tb at C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v line 55
