

================================================================
== Vitis HLS Report for 'Loop_loop30_proc6'
================================================================
* Date:           Fri Oct  4 14:51:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.812 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179|  0.167 ms|  0.167 ms|  50179|  50179|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop30_loop31_loop32  |    50177|    50177|         3|          1|          1|  50176|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      253|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      115|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      115|      370|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln164_1_fu_139_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln164_fu_157_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln165_1_fu_237_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln165_fu_203_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln166_fu_231_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln170_1_fu_346_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln170_fu_311_p2        |         +|   0|  0|  20|          13|          13|
    |sub_ln170_1_fu_337_p2      |         -|   0|  0|  16|          16|          16|
    |sub_ln170_fu_298_p2        |         -|   0|  0|  19|          12|          12|
    |and_ln164_fu_189_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |icmp_ln164_fu_133_p2       |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln165_fu_163_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln166_fu_183_p2       |      icmp|   0|  0|  13|           6|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln165_fu_209_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln164_1_fu_195_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln164_fu_169_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln165_1_fu_223_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln165_2_fu_243_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln165_fu_215_p3     |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln164_fu_177_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 253|         147|         115|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v74_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v75_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v76_load               |   9|          2|    6|         12|
    |indvar_flatten12_fu_82                  |   9|          2|   16|         32|
    |indvar_flatten_fu_74                    |   9|          2|   12|         24|
    |v60_blk_n                               |   9|          2|    1|          2|
    |v74_fu_78                               |   9|          2|    5|         10|
    |v75_fu_70                               |   9|          2|    6|         12|
    |v76_fu_66                               |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   93|        186|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln170_1_reg_411               |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten12_fu_82            |  16|   0|   16|          0|
    |indvar_flatten_fu_74              |  12|   0|   12|          0|
    |select_ln164_1_reg_395            |   5|   0|    5|          0|
    |select_ln165_1_reg_406            |   6|   0|    6|          0|
    |select_ln165_reg_401              |   6|   0|    6|          0|
    |v74_fu_78                         |   5|   0|    5|          0|
    |v75_fu_70                         |   6|   0|    6|          0|
    |v76_fu_66                         |   6|   0|    6|          0|
    |v77_reg_416                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 115|   0|  115|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc6|  return value|
|v60_dout            |   in|   32|     ap_fifo|                v60|       pointer|
|v60_num_data_valid  |   in|   17|     ap_fifo|                v60|       pointer|
|v60_fifo_cap        |   in|   17|     ap_fifo|                v60|       pointer|
|v60_empty_n         |   in|    1|     ap_fifo|                v60|       pointer|
|v60_read            |  out|    1|     ap_fifo|                v60|       pointer|
|v3_address0         |  out|   16|   ap_memory|                 v3|         array|
|v3_ce0              |  out|    1|   ap_memory|                 v3|         array|
|v3_we0              |  out|    1|   ap_memory|                 v3|         array|
|v3_d0               |  out|   32|   ap_memory|                 v3|         array|
+--------------------+-----+-----+------------+-------------------+--------------+

