 ==  Bambu executed with: bambu -O2 -fno-ivopts -fpeel-loops -fschedule-insns -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_93 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 5120
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 5120
    Internally allocated memory: 5120
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.28 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.35 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.37 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.18 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 49
    Minimum slack: 0.84159999199999913
    Estimated max frequency (MHz): 240.47710611681967
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 47
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 39
    Minimum slack: 0.26799999600003777
    Estimated max frequency (MHz): 211.32713422542253
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function find_min:
    Number of states: 37
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 40
    Minimum slack: 0.84159999099999905
    Estimated max frequency (MHz): 240.47710605899042
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 38
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 68
    Minimum slack: 0.16099999899999251
    Estimated max frequency (MHz): 206.65426736791571
  Time to perform scheduling: 0.07 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 66
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:96/178
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:115/226
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:87/212
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:146/205
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 82
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 109
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 50
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 102
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 62 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 69 registers(LB:30)
  Time to perform register binding: 0.01 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 145
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 766
    Estimated area of MUX21: 199
    Total estimated area: 965
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.03 seconds
  Time to perform module binding: 0.05 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 69 registers(LB:30)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 34
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function count_edges: 634

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 69 registers(LB:45)
  Time to perform register binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:45)
  Time to perform register binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:45)
  Time to perform register binding: 0.03 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 201
    Number of possible conflicts for possible false paths introduced by resource sharing: 9
    Estimated resources area (no Muxes and address logic): 2336
    Estimated area of MUX21: 266
    Total estimated area: 2602
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.05 seconds
  Time to perform module binding: 0.09 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:45)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 53
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 902

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.18 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 80
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 80
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function kruskal:
    Bound operations:153/235
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 99
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:28)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:28)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 194
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 687
    Estimated area of MUX21: 200
    Total estimated area: 887
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 39 registers(LB:28)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 26
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 322

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 77 registers(LB:61)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 80 registers(LB:61)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 80 registers(LB:61)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 187
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9382
    Estimated area of MUX21: 524.16666666666674
    Total estimated area: 9906.1666666666661
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.05 seconds
  Time to perform module binding: 0.08 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 80 registers(LB:61)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 49
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function kruskal: 683

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 80 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 81 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 81 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 176
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1079
    Estimated area of MUX21: 492
    Total estimated area: 1571
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.05 seconds
  Time to perform module binding: 0.07 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 81 registers(LB:54)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 63
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 904

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Scheduling Information of function main:
    Number of control steps: 13
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 14
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:22/32
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 12
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 12 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 12 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 24
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7308
    Estimated area of MUX21: 132
    Total estimated area: 7440
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 12 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 8
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 122
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_93/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 9464 cycles
  Number of executions     : 1
  Average execution        : 9464 cycles
