# Verilog / SPICE co-simulation

This is based on the tutorial from https://www.isotel.eu/mixedsim/intro/prssine.html
