Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 10 16:02:42 2018
| Host         : DESKTOP-JPATCP2 running 64-bit major release  (build 9200)
| Command      : report_drc -file axi_lite_wrapper_drc_opted.rpt -pb axi_lite_wrapper_drc_opted.pb -rpx axi_lite_wrapper_drc_opted.rpx
| Design       : axi_lite_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 8
+---------+----------+----------------------------+------------+
| Rule    | Severity | Description                | Violations |
+---------+----------+----------------------------+------------+
| AVAL-70 | Warning  | OSERDES_DataRateTqTriWidth | 8          |
+---------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
AVAL-70#1 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_0/inst/OSERDESE2_MASTER_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#2 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_0/inst/OSERDESE2_SLAVE_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#3 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_1/inst/OSERDESE2_MASTER_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#4 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_1/inst/OSERDESE2_SLAVE_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#5 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_2/inst/OSERDESE2_MASTER_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#6 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_2/inst/OSERDESE2_SLAVE_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#7 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_3/inst/OSERDESE2_MASTER_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>

AVAL-70#8 Warning
OSERDES_DataRateTqTriWidth  
Unexpected programming for axi_lite_i/par2ser_3/inst/OSERDESE2_SLAVE_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
Related violations: <none>


