

================================================================
== Vitis HLS Report for 'score_matrix_Pipeline_LOOP2'
================================================================
* Date:           Mon Dec 13 14:39:59 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        TRT
* Solution:       Optimization (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP2   |       14|       14|        13|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|      915|      918|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      285|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     1200|     1005|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U1  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U2  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U3  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U4   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U5   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U6   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  15|  915|  918|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_201_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln12_fu_195_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  19|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_o_1     |   9|          2|    2|          4|
    |o_fu_56                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_1_reg_328                      |  32|   0|   32|          0|
    |add_2_reg_338                      |  32|   0|   32|          0|
    |add_reg_308                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |mul_1_reg_313                      |  32|   0|   32|          0|
    |mul_2_reg_333                      |  32|   0|   32|          0|
    |mul_reg_293                        |  32|   0|   32|          0|
    |o_fu_56                            |   2|   0|    2|          0|
    |zext_ln12_reg_274                  |   2|   0|   64|         62|
    |zext_ln12_reg_274                  |  64|  32|   64|         62|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 285|  32|  347|        124|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  score_matrix_Pipeline_LOOP2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  score_matrix_Pipeline_LOOP2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  score_matrix_Pipeline_LOOP2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  score_matrix_Pipeline_LOOP2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  score_matrix_Pipeline_LOOP2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  score_matrix_Pipeline_LOOP2|  return value|
|score_m_0_address0  |  out|    2|   ap_memory|                    score_m_0|         array|
|score_m_0_ce0       |  out|    1|   ap_memory|                    score_m_0|         array|
|score_m_0_we0       |  out|    1|   ap_memory|                    score_m_0|         array|
|score_m_0_d0        |  out|   32|   ap_memory|                    score_m_0|         array|
|keys_t_0_address0   |  out|    2|   ap_memory|                     keys_t_0|         array|
|keys_t_0_ce0        |  out|    1|   ap_memory|                     keys_t_0|         array|
|keys_t_0_q0         |   in|   32|   ap_memory|                     keys_t_0|         array|
|empty_4             |   in|   32|     ap_none|                      empty_4|        scalar|
|keys_t_1_address0   |  out|    2|   ap_memory|                     keys_t_1|         array|
|keys_t_1_ce0        |  out|    1|   ap_memory|                     keys_t_1|         array|
|keys_t_1_q0         |   in|   32|   ap_memory|                     keys_t_1|         array|
|empty_5             |   in|   32|     ap_none|                      empty_5|        scalar|
|keys_t_2_address0   |  out|    2|   ap_memory|                     keys_t_2|         array|
|keys_t_2_ce0        |  out|    1|   ap_memory|                     keys_t_2|         array|
|keys_t_2_q0         |   in|   32|   ap_memory|                     keys_t_2|         array|
|empty               |   in|   32|     ap_none|                        empty|        scalar|
|m                   |   in|    2|     ap_none|                            m|        scalar|
|score_m_1_address0  |  out|    2|   ap_memory|                    score_m_1|         array|
|score_m_1_ce0       |  out|    1|   ap_memory|                    score_m_1|         array|
|score_m_1_we0       |  out|    1|   ap_memory|                    score_m_1|         array|
|score_m_1_d0        |  out|   32|   ap_memory|                    score_m_1|         array|
|score_m_2_address0  |  out|    2|   ap_memory|                    score_m_2|         array|
|score_m_2_ce0       |  out|    1|   ap_memory|                    score_m_2|         array|
|score_m_2_we0       |  out|    1|   ap_memory|                    score_m_2|         array|
|score_m_2_d0        |  out|   32|   ap_memory|                    score_m_2|         array|
+--------------------+-----+-----+------------+-----------------------------+--------------+

