0.7
2020.1
May 27 2020
19:59:15
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/AESL_automem_input_1.v,1732112701,systemVerilog,,,,AESL_automem_input_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/AESL_automem_layer2_out.v,1732112701,systemVerilog,,,,AESL_automem_layer2_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1732112701,systemVerilog,,,,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject.v,1732112681,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v,1732112680,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_lookup_invert_sqr_config2_s.v,1732112679,systemVerilog,,,,myproject_lookup_invert_sqr_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V.v,1732112681,systemVerilog,,,,myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V;myproject_lookup_invert_sqr_config2_s_invert_sqr_table_V_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_mul_21s_22s_36_1_1.v,1732112681,systemVerilog,,,,myproject_mul_21s_22s_36_1_1;myproject_mul_21s_22s_36_1_1_Multiplier_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_mul_22s_22s_38_1_1.v,1732112681,systemVerilog,,,,myproject_mul_22s_22s_38_1_1;myproject_mul_22s_22s_38_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_mul_mul_22s_15ns_37_1_1.v,1732112681,systemVerilog,,,,myproject_mul_mul_22s_15ns_37_1_1;myproject_mul_mul_22s_15ns_37_1_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v,1732112678,systemVerilog,,,,myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/pytorch_layernorm_log/myproject_prj/solution1/sim/verilog/myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v,1732112678,systemVerilog,,,,myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
