==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.2
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'nearest_neighbor.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'find_difference' into 'nearest_neighbor' (nearest_neighbor.cpp:17) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (nearest_neighbor.cpp:32:9) to (nearest_neighbor.cpp:31:27) in function 'nearest_neighbor'... converting 3 basic blocks.
@I [HLS-111] Elapsed time: 109.46 seconds; current memory usage: 108 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'nearest_neighbor' ...
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'nearest_neighbor' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 108 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'nearest_neighbor' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.43 seconds; current memory usage: 108 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'nearest_neighbor' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'nearest_neighbor/input_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'nearest_neighbor/nearest_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'nearest_neighbor' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'nearest_neighbor'.
@I [HLS-111] Elapsed time: 0.48 seconds; current memory usage: 108 MB.
@I [RTMG-279] Implementing memory 'nearest_neighbor_training_data_rom' using auto ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'nearest_neighbor'.
@I [WVHDL-304] Generating RTL VHDL for 'nearest_neighbor'.
@I [WVLOG-307] Generating RTL Verilog for 'nearest_neighbor'.
@I [HLS-112] Total elapsed time: 202.623 seconds; peak memory usage: 108 MB.
@I [LIC-101] Checked in feature [HLS]
