# 
# Questa Static Verification System
# Version 10.7b linux_x86_64 12 Jun 2018


Command-line arguments:
	-jobs 4 \
	-init qs_files/myinit.init \
	-timeout 5m 

Info    : Using initialization sequence file to initialize design state.  File 'qs_files/myinit.init'.  [formal-205]
Applying synthesis semantics.
[00:00:00] Status: Done 0/87, Update 0/87, Proof radius min=0, avg=0.00, Mem=0GB
[00:00:00] Established connection with process, Hostname=mo.ece.pdx.edu, pid=24513.
[00:00:00] Established connection with process, Hostname=mo.ece.pdx.edu, pid=24510.
[00:00:00] Established connection with process, Hostname=mo.ece.pdx.edu, pid=24511.
[00:00:00] Established connection with process, Hostname=mo.ece.pdx.edu, pid=24512.
[00:00:00] Covered @3: check1.DACK0isOne_c
[00:00:00] Covered @3: check1.DACK1isOne_c
[00:00:00] Covered @3: check1.DACK2isOne_c
[00:00:00] Covered @3: check1.DACK3isOne_c
[00:00:00] Covered @6: check1.ioRead_c
[00:00:00] Covered @11: check1.ioWrite_c
[00:00:00] Proven: check1.addressEnable_a
[00:00:00] Covered @6: check1.memoryRead_c
[00:00:00] Covered @11: check1.memoryWrite_c
[00:00:00] Covered @6: check1.AENactive_c
[00:00:00] Covered @6: check1.ADSTBactive_c
[00:00:00] Covered @6: check1.HRQactive_c
[00:00:00] Covered @6: check1.stateSI_c
[00:00:00] Proven: check1.addressStrobeActiveForTwoCycles_a
[00:00:00] Covered @2: check1.stateSO_c
[00:00:00] Covered @3: check1.stateS1_c
[00:00:00] Covered @4: check1.stateS2_c
[00:00:00] Covered @5: check1.stateS4_c
[00:00:00] Covered @4: check1.g1[6].DACK0010.DACK0010forDREQ_c
[00:00:00] Proven: check1.g1[7].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Covered @15: check1.stateTransistions_a
[00:00:00] Proven: check1.addressStrobeActive_a
[00:00:00] Proven: check1.stateTransistionSItoSO_a
[00:00:00] Proven: check1.stateTransistionSOtoS1_a
[00:00:00] Proven: check1.stateTransistionS1toS2_a
[00:00:00] Proven: check1.addressStrobeActiveforOneCycle_a
[00:00:00] Proven: check1.stateTransistionS2toS4_a
[00:00:00] Proven: check1.stateTransistionS4toSI_a
[00:00:00] Proven: check1.g1[0].DACK0000.DACK0000forDREQfixedPriority_a
[00:00:00] Proven: check1.addressBusValid_a
[00:00:00] Covered @4: check1.g1[0].DACK0000.DACK0000forDREQ_c
[00:00:00] Proven: check1.g1[1].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[1].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.dataBusValid_a
[00:00:00] Proven: check1.g1[2].DACK0010.DACK0010forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[7].DACK0001.DACK0001forDREQ_c
[00:00:00] Fired @1: check1.noReadWriteAtSameTime_a
[00:00:00] Covered @4: check1.g1[2].DACK0010.DACK0010forDREQ_c
[00:00:00] Proven: check1.g1[3].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Proven: check1.g1[8].DACK1000.DACK1000forDREQfixedPriority_a
[00:00:00] Proven: check1.addressValidOnReadWrite_a
[00:00:00] Covered @4: check1.g1[3].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.g1[4].DACK0100.DACK0100forDREQfixedPriority_a
[00:00:00] Proven: check1.dataValidOnReadWrite_a
[00:00:00] Covered @4: check1.g1[4].DACK0100.DACK0100forDREQ_c
[00:00:00] Proven: check1.validReadWriteSignalsOnHLDA_a
[00:00:00] Proven: check1.g1[5].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[5].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.g1[6].DACK0010.DACK0010forDREQfixedPriority_a
[00:00:00] Proven: check1.validAddressBusOnHLDA_a
[00:00:00] Covered @4: check1.g1[8].DACK1000.DACK1000forDREQ_c
[00:00:00] Proven: check1.g1[9].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[9].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.g1[10].DACK0010.DACK0010forDREQfixedPriority_a
[00:00:00] Proven: check1.loadBaseUpperAddress_a
[00:00:00] Covered @4: check1.g1[10].DACK0010.DACK0010forDREQ_c
[00:00:00] Proven: check1.g1[11].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[11].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.loadBaseLowerAddress_a
[00:00:00] Proven: check1.g1[12].DACK0100.DACK0100forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[12].DACK0100.DACK0100forDREQ_c
[00:00:00] Proven: check1.g1[13].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Proven: check1.loadCurrentUpperAddress_a
[00:00:00] Covered @4: check1.g1[13].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.g1[14].DACK0010.DACK0010forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[14].DACK0010.DACK0010forDREQ_c
[00:00:00] Proven: check1.loadCurrentLowerAddress_a
[00:00:00] Proven: check1.g1[15].DACK0001.DACK0001forDREQfixedPriority_a
[00:00:00] Covered @4: check1.g1[15].DACK0001.DACK0001forDREQ_c
[00:00:00] Proven: check1.loadBaseUpperWordCount_a
[00:00:00] Covered @10: check1.rotatingPriority_c
[00:00:00] Proven: check1.loadBaseLowerWordCount_a
[00:00:00] Proven: check1.loadIoDataBufferFromDB_a
[00:00:00] Proven: check1.loadCommandReg_a
[00:00:00] Proven: check1.loadCurrentUpperWordCount_a
[00:00:00] Proven: check1.loadCurrentLowerWordCount_a
[00:00:00] Proven: check1.readCurrentUpperAddress_a
[00:00:00] Fired @12: check1.readStatusReg_a
[00:00:00] Proven: check1.readCurrentLowerAddress_a
[00:00:00] Proven: check1.internalFFzero_a
[00:00:00] Proven: check1.internalFFone_a
[00:00:00] Vacuously Proven: check1.loadWriteBuffer_a
[00:00:00] Fired @1: check1.baseAddressShouldNotChange_a
[00:00:00] Fired @1: check1.baseWordCountShouldNotChange_a
[00:00:00] Proven: check1.singleRegConfigInProgramMode_a
[00:00:00] Fired @5: check1.readCurrentUpperWordCount_a
[00:00:00] Fired @5: check1.readCurrentLowerWordCount_a
[00:00:02] Status: Done 87/87, Update 87/87, Proof radius min=N/A, avg=N/A, Mem=1GB

---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               2
Proven                               47
  Vacuous                             1
Covered                              34
Inconclusive                          0
Fired                                 6
  Fired with Warning                  5
Uncoverable                           0
---------------------------------------
Total                                89
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       2 s 
-------- Orchestration Process --------
-------- mo.ece.pdx.edu:24497 ---------
CPU Time                           1 s 
Peak Memory                      0.2 GB
---------- Engine Processes -----------
-------- mo.ece.pdx.edu:24510 ---------
CPU Time                           1 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
-------- mo.ece.pdx.edu:24513 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
-------- mo.ece.pdx.edu:24511 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
-------- mo.ece.pdx.edu:24512 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------


Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    1  Info     formal-205         Using initialization sequence file to initialize design state.

Final Process Statistics: Peak Memory 0.28GB, Cumulative CPU Time 2s, Elapsed Time 2s

To see results in the GUI run:
qverify /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/Output_Results/formal_verify.db

