

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Mon Jul 10 04:29:37 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     7113|     7113| 35.565 us | 35.565 us |  7114|  7114| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                                  |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                     Instance                     |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +--------------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_Loop_1_proc58_fu_152                          |Loop_1_proc58                     |     7113|     7113| 35.565 us | 35.565 us |  7113|  7113|   none   |
        |grp_Loop_2_proc_fu_160                            |Loop_2_proc                       |      111|      111|  0.555 us |  0.555 us |   111|   111|   none   |
        |call_ln0_Block_myproject_axi_exit875_proc_fu_180  |Block_myproject_axi_exit875_proc  |        0|        0|    0 ns   |    0 ns   |     0|     0|   none   |
        |call_ln27_myproject_fu_204                        |myproject                         |        0|        0|    0 ns   |    0 ns   |     1|     1| dataflow |
        +--------------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 6 'alloca' 'out_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 7 'alloca' 'out_local_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 8 'alloca' 'out_local_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_local_V_data_3_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 9 'alloca' 'out_local_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_local_V_data_4_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 10 'alloca' 'out_local_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_local_V_data_5_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 11 'alloca' 'out_local_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_local_V_data_6_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 12 'alloca' 'out_local_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_local_V_data_7_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 13 'alloca' 'out_local_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_local_V_data_8_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 14 'alloca' 'out_local_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_local_V_data_9_V = alloca i16, align 2" [firmware/myproject_axi.cpp:12]   --->   Operation 15 'alloca' 'out_local_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = alloca i16, align 2"   --->   Operation 16 'alloca' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_1853 = alloca i16, align 2"   --->   Operation 17 'alloca' 'tmp_data_V_1853' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = alloca i16, align 2"   --->   Operation 18 'alloca' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = alloca i16, align 2"   --->   Operation 19 'alloca' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = alloca i16, align 2"   --->   Operation 20 'alloca' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = alloca i16, align 2"   --->   Operation 21 'alloca' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = alloca i16, align 2"   --->   Operation 22 'alloca' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = alloca i16, align 2"   --->   Operation 23 'alloca' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = alloca i16, align 2"   --->   Operation 24 'alloca' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = alloca i16, align 2"   --->   Operation 25 'alloca' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call fastcc void @myproject(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc58(i1* %in_last_V, float* %in_data)"   --->   Operation 27 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call fastcc void @Block_myproject_axi_.exit875_proc(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V, i16* %tmp_data_V_0, i16* %tmp_data_V_1853, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5, i16* %tmp_data_V_6, i16* %tmp_data_V_7, i16* %tmp_data_V_8, i16* %tmp_data_V_9)"   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc58(i1* %in_last_V, float* %in_data)"   --->   Operation 29 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 30 [2/2] (2.63ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i16* %tmp_data_V_0, i16* %tmp_data_V_1853, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5, i16* %tmp_data_V_6, i16* %tmp_data_V_7, i16* %tmp_data_V_8, i16* %tmp_data_V_9)"   --->   Operation 30 'call' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i16* %tmp_data_V_0, i16* %tmp_data_V_1853, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5, i16* %tmp_data_V_6, i16* %tmp_data_V_7, i16* %tmp_data_V_8, i16* %tmp_data_V_9)"   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:8]   --->   Operation 32 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !127"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !133"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !137"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !143"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_0_V, i16* %out_local_V_data_0_V)"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_1_V, i16* %out_local_V_data_1_V)"   --->   Operation 40 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_2_V, i16* %out_local_V_data_2_V)"   --->   Operation 42 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_3_V, i16* %out_local_V_data_3_V)"   --->   Operation 44 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_4_V, i16* %out_local_V_data_4_V)"   --->   Operation 46 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_5_V, i16* %out_local_V_data_5_V)"   --->   Operation 48 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_6_V, i16* %out_local_V_data_6_V)"   --->   Operation 50 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_7_V, i16* %out_local_V_data_7_V)"   --->   Operation 52 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_8_V, i16* %out_local_V_data_8_V)"   --->   Operation 54 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_9_V, i16* %out_local_V_data_9_V)"   --->   Operation 56 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str21, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:5]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str21, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:6]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:7]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:36]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_local_V_data_0_V     (alloca              ) [ 011111]
out_local_V_data_1_V     (alloca              ) [ 011111]
out_local_V_data_2_V     (alloca              ) [ 011111]
out_local_V_data_3_V     (alloca              ) [ 011111]
out_local_V_data_4_V     (alloca              ) [ 011111]
out_local_V_data_5_V     (alloca              ) [ 011111]
out_local_V_data_6_V     (alloca              ) [ 011111]
out_local_V_data_7_V     (alloca              ) [ 011111]
out_local_V_data_8_V     (alloca              ) [ 011111]
out_local_V_data_9_V     (alloca              ) [ 011111]
tmp_data_V_0             (alloca              ) [ 001110]
tmp_data_V_1853          (alloca              ) [ 001110]
tmp_data_V_2             (alloca              ) [ 001110]
tmp_data_V_3             (alloca              ) [ 001110]
tmp_data_V_4             (alloca              ) [ 001110]
tmp_data_V_5             (alloca              ) [ 001110]
tmp_data_V_6             (alloca              ) [ 001110]
tmp_data_V_7             (alloca              ) [ 001110]
tmp_data_V_8             (alloca              ) [ 001110]
tmp_data_V_9             (alloca              ) [ 001110]
call_ln27                (call                ) [ 000000]
call_ln0                 (call                ) [ 000000]
is_last_0_i_loc_channel  (call                ) [ 000010]
call_ln0                 (call                ) [ 000000]
specdataflowpipeline_ln8 (specdataflowpipeline) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_18                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_19                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_20                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_21                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_22                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_23                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_24                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_25                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_26                 (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln5        (specinterface       ) [ 000000]
specinterface_ln6        (specinterface       ) [ 000000]
specinterface_ln7        (specinterface       ) [ 000000]
ret_ln36                 (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_myproject_axi_.exit875_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_4_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_5_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_6_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_7_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_8_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_9_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="out_local_V_data_0_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="out_local_V_data_1_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_local_V_data_2_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="out_local_V_data_3_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_local_V_data_4_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_4_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_local_V_data_5_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_5_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_local_V_data_6_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_6_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_local_V_data_7_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_7_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_local_V_data_8_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_8_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_local_V_data_9_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_9_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_data_V_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_data_V_1853_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_1853/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_data_V_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_data_V_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_data_V_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_V_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_data_V_7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_data_V_8_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_data_V_9_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_Loop_1_proc58_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="is_last_0_i_loc_channel/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_Loop_2_proc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="0" index="4" bw="16" slack="2"/>
<pin id="166" dir="0" index="5" bw="16" slack="2"/>
<pin id="167" dir="0" index="6" bw="16" slack="2"/>
<pin id="168" dir="0" index="7" bw="16" slack="2"/>
<pin id="169" dir="0" index="8" bw="16" slack="2"/>
<pin id="170" dir="0" index="9" bw="16" slack="2"/>
<pin id="171" dir="0" index="10" bw="16" slack="2"/>
<pin id="172" dir="0" index="11" bw="16" slack="2"/>
<pin id="173" dir="0" index="12" bw="16" slack="2"/>
<pin id="174" dir="0" index="13" bw="16" slack="2"/>
<pin id="175" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="call_ln0_Block_myproject_axi_exit875_proc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="0" index="2" bw="16" slack="1"/>
<pin id="184" dir="0" index="3" bw="16" slack="1"/>
<pin id="185" dir="0" index="4" bw="16" slack="1"/>
<pin id="186" dir="0" index="5" bw="16" slack="1"/>
<pin id="187" dir="0" index="6" bw="16" slack="1"/>
<pin id="188" dir="0" index="7" bw="16" slack="1"/>
<pin id="189" dir="0" index="8" bw="16" slack="1"/>
<pin id="190" dir="0" index="9" bw="16" slack="1"/>
<pin id="191" dir="0" index="10" bw="16" slack="1"/>
<pin id="192" dir="0" index="11" bw="16" slack="1"/>
<pin id="193" dir="0" index="12" bw="16" slack="1"/>
<pin id="194" dir="0" index="13" bw="16" slack="1"/>
<pin id="195" dir="0" index="14" bw="16" slack="1"/>
<pin id="196" dir="0" index="15" bw="16" slack="1"/>
<pin id="197" dir="0" index="16" bw="16" slack="1"/>
<pin id="198" dir="0" index="17" bw="16" slack="1"/>
<pin id="199" dir="0" index="18" bw="16" slack="1"/>
<pin id="200" dir="0" index="19" bw="16" slack="1"/>
<pin id="201" dir="0" index="20" bw="16" slack="1"/>
<pin id="202" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="call_ln27_myproject_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="16" slack="0"/>
<pin id="209" dir="0" index="4" bw="16" slack="0"/>
<pin id="210" dir="0" index="5" bw="16" slack="0"/>
<pin id="211" dir="0" index="6" bw="16" slack="0"/>
<pin id="212" dir="0" index="7" bw="16" slack="0"/>
<pin id="213" dir="0" index="8" bw="16" slack="0"/>
<pin id="214" dir="0" index="9" bw="16" slack="0"/>
<pin id="215" dir="0" index="10" bw="16" slack="0"/>
<pin id="216" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="out_local_V_data_0_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_0_V "/>
</bind>
</comp>

<comp id="224" class="1005" name="out_local_V_data_1_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_1_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="out_local_V_data_2_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_2_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="out_local_V_data_3_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_3_V "/>
</bind>
</comp>

<comp id="242" class="1005" name="out_local_V_data_4_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_4_V "/>
</bind>
</comp>

<comp id="248" class="1005" name="out_local_V_data_5_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_5_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="out_local_V_data_6_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_6_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="out_local_V_data_7_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_7_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_local_V_data_8_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_8_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="out_local_V_data_9_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_local_V_data_9_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_data_V_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_data_V_1853_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1853 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_data_V_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_data_V_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_data_V_4_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_data_V_5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_data_V_6_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_data_V_7_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_data_V_8_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_data_V_9_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 "/>
</bind>
</comp>

<comp id="338" class="1005" name="is_last_0_i_loc_channel_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_i_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="179"><net_src comp="152" pin="3"/><net_sink comp="160" pin=3"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="221"><net_src comp="72" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="227"><net_src comp="76" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="233"><net_src comp="80" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="239"><net_src comp="84" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="245"><net_src comp="88" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="180" pin=5"/></net>

<net id="251"><net_src comp="92" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="204" pin=6"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="257"><net_src comp="96" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="204" pin=7"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="263"><net_src comp="100" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="269"><net_src comp="104" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="204" pin=9"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="180" pin=9"/></net>

<net id="275"><net_src comp="108" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="204" pin=10"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="281"><net_src comp="112" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="180" pin=11"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="287"><net_src comp="116" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="180" pin=12"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="293"><net_src comp="120" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="180" pin=13"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="299"><net_src comp="124" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="180" pin=14"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="305"><net_src comp="128" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="180" pin=15"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="311"><net_src comp="132" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="317"><net_src comp="136" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="180" pin=17"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="323"><net_src comp="140" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="180" pin=18"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="160" pin=11"/></net>

<net id="329"><net_src comp="144" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="180" pin=19"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="160" pin=12"/></net>

<net id="335"><net_src comp="148" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="180" pin=20"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="160" pin=13"/></net>

<net id="341"><net_src comp="152" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="160" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {3 4 }
	Port: out_last_V | {3 4 }
 - Input state : 
	Port: myproject_axi : in_data | {2 3 }
	Port: myproject_axi : in_last_V | {2 3 }
  - Chain level:
	State 1
		call_ln27 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |             grp_Loop_1_proc58_fu_152             |    0    |  5.307  |   2560  |   3640  |
|   call   |              grp_Loop_2_proc_fu_160              |    0    |  7.076  |   994   |   934   |
|          | call_ln0_Block_myproject_axi_exit875_proc_fu_180 |    0    |    0    |    0    |    0    |
|          |            call_ln27_myproject_fu_204            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    0    |  12.383 |   3554  |   4574  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|is_last_0_i_loc_channel_reg_338|    1   |
|  out_local_V_data_0_V_reg_218 |   16   |
|  out_local_V_data_1_V_reg_224 |   16   |
|  out_local_V_data_2_V_reg_230 |   16   |
|  out_local_V_data_3_V_reg_236 |   16   |
|  out_local_V_data_4_V_reg_242 |   16   |
|  out_local_V_data_5_V_reg_248 |   16   |
|  out_local_V_data_6_V_reg_254 |   16   |
|  out_local_V_data_7_V_reg_260 |   16   |
|  out_local_V_data_8_V_reg_266 |   16   |
|  out_local_V_data_9_V_reg_272 |   16   |
|      tmp_data_V_0_reg_278     |   16   |
|    tmp_data_V_1853_reg_284    |   16   |
|      tmp_data_V_2_reg_290     |   16   |
|      tmp_data_V_3_reg_296     |   16   |
|      tmp_data_V_4_reg_302     |   16   |
|      tmp_data_V_5_reg_308     |   16   |
|      tmp_data_V_6_reg_314     |   16   |
|      tmp_data_V_7_reg_320     |   16   |
|      tmp_data_V_8_reg_326     |   16   |
|      tmp_data_V_9_reg_332     |   16   |
+-------------------------------+--------+
|             Total             |   321  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_Loop_2_proc_fu_160 |  p3  |   2  |   1  |    2   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |    2   ||  1.769  ||    9    |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   12   |  3554  |  4574  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   321  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  3875  |  4583  |
+-----------+--------+--------+--------+--------+
