// Seed: 2601768459
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri id_5
);
  logic [-1  ==  -1 : 1] id_7;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1
    , id_13,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri id_11
);
  initial assume (1 || 1);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_1,
      id_7
  );
endmodule
