Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Thu Mar 12 21:54:27 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_126/s0:D
  Delay (ns):              0.202
  Slack (ns):              0.042
  Arrival (ns):            4.092
  Required (ns):           4.050
  Operating Conditions: fast_hv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_0:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_op[0]:D
  Delay (ns):              0.209
  Slack (ns):              0.049
  Arrival (ns):            4.173
  Required (ns):           4.124
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][70]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117]:D
  Delay (ns):              0.208
  Slack (ns):              0.055
  Arrival (ns):            4.088
  Required (ns):           4.033
  Operating Conditions: fast_hv_lt

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[1]:D
  Delay (ns):              0.232
  Slack (ns):              0.067
  Arrival (ns):            4.118
  Required (ns):           4.051
  Operating Conditions: fast_hv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s2_pc_Z[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/fq/elts_4_pc[6]:D
  Delay (ns):              0.191
  Slack (ns):              0.068
  Arrival (ns):            2.107
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 6
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q2:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            2.030
  Required (ns):           1.962
  Operating Conditions: fast_hv_lt

Path 7
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:D
  Delay (ns):              0.232
  Slack (ns):              0.068
  Arrival (ns):            4.118
  Required (ns):           4.050
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.038
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_112/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_112/s1:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.022
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[29].data_shifter[29][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][0]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.046
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[3]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.024
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_31/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_31/s1:D
  Delay (ns):              0.144
  Slack (ns):              0.070
  Arrival (ns):            4.046
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_125/s1:D
  Delay (ns):              0.186
  Slack (ns):              0.070
  Arrival (ns):            4.092
  Required (ns):           4.022
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[8]:D
  Delay (ns):              0.144
  Slack (ns):              0.070
  Arrival (ns):            4.060
  Required (ns):           3.990
  Operating Conditions: fast_hv_lt

Path 15
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[38]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[28]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            2.041
  Required (ns):           1.971
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/s1:D
  Delay (ns):              0.188
  Slack (ns):              0.071
  Arrival (ns):            4.094
  Required (ns):           4.023
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[4]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.061
  Required (ns):           3.990
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[4].data_shifter[4][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[3].data_shifter[3][1]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.051
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[30].data_shifter[30][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[29].data_shifter[29][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.049
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[11]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.043
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_en_reg1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_en_reg2:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.050
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][3]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.049
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[4]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.118
  Required (ns):           4.045
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[52]:D
  Delay (ns):              0.144
  Slack (ns):              0.073
  Arrival (ns):            4.008
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[37]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[37]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.021
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.047
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[20]:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.044
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_5:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_4:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.118
  Required (ns):           4.044
  Operating Conditions: fast_hv_lt

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.132
  Required (ns):           4.058
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            4.053
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.068
  Required (ns):           3.993
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.053
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.075
  Arrival (ns):            4.056
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 34
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_strobe:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC3_msrxp_strobe:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            2.041
  Required (ns):           1.966
  Operating Conditions: fast_hv_lt

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/release_ack_wait:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/flushing:D
  Delay (ns):              0.230
  Slack (ns):              0.075
  Arrival (ns):            2.142
  Required (ns):           2.067
  Operating Conditions: fast_hv_lt

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_13_0:D
  Delay (ns):              0.142
  Slack (ns):              0.075
  Arrival (ns):            4.100
  Required (ns):           4.025
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[59]:D
  Delay (ns):              0.147
  Slack (ns):              0.075
  Arrival (ns):            4.013
  Required (ns):           3.938
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_115/s0:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.032
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:D
  Delay (ns):              0.192
  Slack (ns):              0.076
  Arrival (ns):            4.175
  Required (ns):           4.099
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][116]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[96]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.028
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[19]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.037
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][95]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.052
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[45]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.024
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[139]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[139]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.036
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[79]:D
  Delay (ns):              0.148
  Slack (ns):              0.076
  Arrival (ns):            4.062
  Required (ns):           3.986
  Operating Conditions: fast_hv_lt

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            2.031
  Required (ns):           1.955
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            4.075
  Required (ns):           3.999
  Operating Conditions: fast_hv_lt

Path 48
  From: UART_apb_0/UART_apb_0/uUART/tx_hold_reg[1]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_TX/tx_byte[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            2.039
  Required (ns):           1.963
  Operating Conditions: fast_hv_lt

Path 49
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray[0]:D
  Delay (ns):              0.240
  Slack (ns):              0.076
  Arrival (ns):            4.126
  Required (ns):           4.050
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.029
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.048
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[21]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.047
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.055
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_24:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_23:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.117
  Required (ns):           4.040
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_29/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.057
  Required (ns):           3.980
  Operating Conditions: fast_hv_lt

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.111
  Required (ns):           4.034
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_71/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2]
  Delay (ns):              0.303
  Slack (ns):              0.077
  Arrival (ns):            4.183
  Required (ns):           4.106
  Operating Conditions: fast_hv_lt

Path 58
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_msrxp_strobe:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_strobe:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            2.043
  Required (ns):           1.966
  Operating Conditions: fast_hv_lt

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[9]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.122
  Required (ns):           4.045
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.053
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[21]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            2.047
  Required (ns):           1.970
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s1:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.066
  Required (ns):           3.989
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][42]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.029
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[111]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.057
  Required (ns):           3.980
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[14]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.061
  Required (ns):           3.984
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[20].data_shifter[20][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.077
  Arrival (ns):            4.059
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.051
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[26].data_shifter[26][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[25].data_shifter[25][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.051
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.051
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_we_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_we_n_r2:D
  Delay (ns):              0.148
  Slack (ns):              0.077
  Arrival (ns):            4.051
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[5].data_shifter[5][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[4].data_shifter[4][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.055
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_119/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_119/s1:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.031
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.080
  Required (ns):           4.002
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[0][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[1][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.065
  Required (ns):           3.987
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[0][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_186/lat_n0.nonresettable.data_shifter[1][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.065
  Required (ns):           3.987
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[22]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.049
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[18]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.049
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.146
  Slack (ns):              0.078
  Arrival (ns):            4.038
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[40].data_shifter[40][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[39].data_shifter[39][1]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.057
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.055
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.055
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[1].data_shifter[1][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/rd_start_attr_assignment[1].rd_start_attr_sr[1][3]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.057
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.146
  Slack (ns):              0.078
  Arrival (ns):            4.056
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p2_r1[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.078
  Arrival (ns):            4.061
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[108]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[2]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.053
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_cas_n_r1:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.081
  Required (ns):           4.003
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[70]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r2[70]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.046
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[15]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.066
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.149
  Slack (ns):              0.078
  Arrival (ns):            4.041
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_DIRECTION:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.039
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.039
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.051
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.146
  Slack (ns):              0.078
  Arrival (ns):            4.039
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_data[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/cfg_ref_per_i[4]:D
  Delay (ns):              0.146
  Slack (ns):              0.078
  Arrival (ns):            4.041
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[6]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            4.068
  Required (ns):           3.990
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r2[1]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.053
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.028
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][60]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37]:D
  Delay (ns):              0.149
  Slack (ns):              0.078
  Arrival (ns):            4.055
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_41/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_41/s1:D
  Delay (ns):              0.150
  Slack (ns):              0.078
  Arrival (ns):            4.035
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p2_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_odt_p2_r2[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            4.056
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

