{
    "profile_id": "sean-power-1823484a",
    "first_name": "Sean",
    "last_name": "Power",
    "sub_title": "Consultant IC & FPGA Design/Verification",
    "profile_picture": null,
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAApffvIBFFBFIblBkdNEP9p2zT8loBCkwis",
    "object_urn": 174030578,
    "birth_date": null,
    "summary": "*\tMultiple ASIC & FPGA Designs to Tape-out & Lab Proving\n*\tGenuine Self-Starter with initiative + Team Player\n*\tVHDL and Verilog experience\n*       Ethernet Layer 2 processing\n*       QAM Based Comms systems\n*\tEntire cycle experience from Arch Spec to Lab Prototyping\n*\tVery quick learner with huge range of experience\n*\tCan work at anything from  Design to Test  Benches/ATPG",
    "location": {
        "country": null,
        "short": "Malta",
        "city": null,
        "state": null,
        "default": "Malta"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "Dutch",
                "proficiency": "ELEMENTARY"
            },
            {
                "name": "English",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "French",
                "proficiency": "LIMITED_WORKING"
            },
            {
                "name": "German",
                "proficiency": "ELEMENTARY"
            }
        ]
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 1980
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 1984
                }
            },
            "school": {
                "name": "University of Limerick",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQH2lkm6Bol6hg/company-logo_400_400/0/1571740066100?e=1703721600&v=beta&t=cqLk4AmLJbX7TrSzKoN86JDUIg6jUW0l2xfCvoA12bM",
                "url": "https://www.linkedin.com/school/universityoflimerick/"
            },
            "degree_name": "Bachelor of Engineering (BEng)",
            "field_of_study": "Electrical and Electronics Engineering",
            "grade": "Degree"
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 1975
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 1980
                }
            },
            "school": {
                "name": "Lismore CBS",
                "logo": null,
                "url": null
            },
            "degree_name": "Leaving Certificate",
            "field_of_study": null,
            "grade": null
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [],
    "organizations": [],
    "projects": [],
    "publications": [],
    "courses": [],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": null,
                "name": "Consultant - FPGA/ASIC Design",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 1985
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Ireland",
                    "date": {
                        "start": {
                            "month": null,
                            "day": null,
                            "year": 1985
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "Consultant - FPGA/ASIC Design",
                    "description": "* 20+ years experience in virtually every area\n* Verification & Development\n* VHDL and Verilog/System Verilog\n* Expert in CNN/NN\n* Variety of Recent Roles including Ericsson, Analog Devices (ADI) largely in leading edge design such as 5th Gen Baseband Mobile chips & 10BaseT-L - long reach ethernet.",
                    "title": "Consultant FPGA/ASIC Designer",
                    "employment_type": "Contract"
                }
            ]
        },
        {
            "company": {
                "id": 118340,
                "name": "Movidius",
                "logo": "https://media.licdn.com/dms/image/C560BAQEVjKfRzfb40A/company-logo_400_400/0/1669751091546?e=1703721600&v=beta&t=VogjsCoReln4i9FhIaQvgWnc3qOTlME2t4J7dkihW2Y",
                "url": "https://www.linkedin.com/company/movidius/",
                "employees": {
                    "start": 0,
                    "end": 1
                }
            },
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2013
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2017
                }
            },
            "profile_positions": [
                {
                    "location": "County Dublin, Ireland",
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 2013
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2017
                        }
                    },
                    "company": "Movidius",
                    "description": "Senior member of RTL Hardware Team at Movidius which has been acquired by Intel\nCorporation along with it\u2019s team.\n\nComplete Design of Convolutional Neural Network accelerator from\nArchitecture/Specification to Gate Level - 16nm TSMC. Lead role from Architect to RTL\nimplementation.\n\nDesigned and verified hardware accelerating ISP filters\no Harris corners detection filter\no Chroma generation from RGB\n\nVerification Management and Team Lead etc",
                    "title": "Principal Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 2358430,
                "name": "RedMere",
                "logo": "https://media.licdn.com/dms/image/C560BAQEwgsxQ_tKSHg/company-logo_400_400/0/1519892630036?e=1703721600&v=beta&t=dUf0U5Nzn_UekWDgce01s2t6Cc1j6ZfFKn8Dkr8zeOU",
                "url": "https://www.linkedin.com/company/redmere/",
                "employees": {
                    "start": 11,
                    "end": 50
                }
            },
            "date": {
                "start": {
                    "month": 4,
                    "day": null,
                    "year": 2012
                },
                "end": {
                    "month": 1,
                    "day": null,
                    "year": 2013
                }
            },
            "profile_positions": [
                {
                    "location": "Cork",
                    "date": {
                        "start": {
                            "month": 4,
                            "day": null,
                            "year": 2012
                        },
                        "end": {
                            "month": 1,
                            "day": null,
                            "year": 2013
                        }
                    },
                    "company": "RedMere",
                    "description": "* Digital Lead/ Support\n* Mentor Tools - OVM Based Verification\n* Design Centre Manager for Cork\n* High Speed Analog ICs (up to 6Gbps)\n* Equalisers/CDR/PLL custom circuitry using CML",
                    "title": "Digital Lead/Design Centre Manager",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "Wildflower Semiconductor",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 10,
                    "day": null,
                    "year": 2001
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2007
                }
            },
            "profile_positions": [
                {
                    "location": "Dublin, Ireland",
                    "date": {
                        "start": {
                            "month": 10,
                            "day": null,
                            "year": 2001
                        },
                        "end": {
                            "month": 6,
                            "day": null,
                            "year": 2007
                        }
                    },
                    "company": "Wildflower Semiconductor",
                    "description": "* Started Wildflower Semiconductor Design Services with colleague. \n* Variety of FPGA Projects within Ireland including ACRA (Aviation Test Pioneers). \n* RTL, Synthesis and Lab proving\n* Modelsim + Xilinx, Altera, Actel.",
                    "title": "FPGA Designer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 32279,
                "name": "BridgeWave Communications",
                "logo": "https://media.licdn.com/dms/image/C560BAQEzgyQairybVA/company-logo_400_400/0/1519855976013?e=1703721600&v=beta&t=yeEGWql11iw-RxD-09RrvB1icj2QDvgR7y0in5mZIFk",
                "url": "https://www.linkedin.com/company/bridgewave-communications/",
                "employees": {
                    "start": 51,
                    "end": 200
                }
            },
            "date": {
                "start": {
                    "month": 7,
                    "day": null,
                    "year": 1999
                },
                "end": {
                    "month": 10,
                    "day": null,
                    "year": 2001
                }
            },
            "profile_positions": [
                {
                    "location": "San Jose, CA",
                    "date": {
                        "start": {
                            "month": 7,
                            "day": null,
                            "year": 1999
                        },
                        "end": {
                            "month": 10,
                            "day": null,
                            "year": 2001
                        }
                    },
                    "company": "BridgeWave Communications",
                    "description": "* Green Field Startup - Setup the IC Design Department. \n* Led the design of the key ASIC\n* Successfully implemented in Xilinx FPGAs for prototyping.\n* Managed UK based Design Team. \n* IC performed translation from DOCSIS to Proprietary Air Coms (proprietary SCM system).\n* Design, Testbenches, Lab Prototyping, Xilinx, DSP, Synopsys, STA",
                    "title": "ASIC Design Manager",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 7881,
                "name": "S3 Group",
                "logo": "https://media.licdn.com/dms/image/C560BAQE446L_qWkIXw/company-logo_400_400/0/1570791140176?e=1703721600&v=beta&t=CfXlDZHBuxvqWKys48Lcq51vFSRue0EVAFyVHn2Q6Z0",
                "url": "https://www.linkedin.com/company/s3-group_7881/",
                "employees": {
                    "start": 201,
                    "end": 500
                }
            },
            "date": {
                "start": {
                    "month": 7,
                    "day": null,
                    "year": 1996
                },
                "end": {
                    "month": 7,
                    "day": null,
                    "year": 1999
                }
            },
            "profile_positions": [
                {
                    "location": "Dublin & Sunnyvale., CA",
                    "date": {
                        "start": {
                            "month": 7,
                            "day": null,
                            "year": 1996
                        },
                        "end": {
                            "month": 7,
                            "day": null,
                            "year": 1999
                        }
                    },
                    "company": "S3 Group",
                    "description": "* Design Services company. \n* Major role in a variety of Telecoms and Consumer SOC projects. \n* Spent 1 year in California on-site with Philips, Sunnyvale working on the Hand Held PC project (\u201cPoseidon\u201d).\n* Spent time on-site in New Hampshire (Lucent) \n* Design, Testbenches, Synopsys, Simulation, ATPG, STA",
                    "title": "ASIC Design Team Leader/Lead Design",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "Philips ITCL",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 5,
                    "day": null,
                    "year": 1995
                },
                "end": {
                    "month": 7,
                    "day": null,
                    "year": 1996
                }
            },
            "profile_positions": [
                {
                    "location": "Leuven, Belgium",
                    "date": {
                        "start": {
                            "month": 5,
                            "day": null,
                            "year": 1995
                        },
                        "end": {
                            "month": 7,
                            "day": null,
                            "year": 1996
                        }
                    },
                    "company": "Philips ITCL",
                    "description": "* Worked on various projects using Synopsys and Cadence tools for RTL and Synthesis. \n* Wrote testbenches and devised entire chip test strategies\n* Design, Testbenches, Synopsys, Simulation, Audio Compression, RDS, ATPG",
                    "title": "Freelance ASIC Designer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1862943,
                "name": "Marconi Comunicaciones",
                "logo": null,
                "url": "https://www.linkedin.com/company/marconi-comunicaciones/",
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 1985
                },
                "end": {
                    "month": 4,
                    "day": null,
                    "year": 1995
                }
            },
            "profile_positions": [
                {
                    "location": "Coventry, UK",
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 1985
                        },
                        "end": {
                            "month": 4,
                            "day": null,
                            "year": 1995
                        }
                    },
                    "company": "Marconi Comunicaciones",
                    "description": "* Started as Test Engineer\n* Managed the Component Test & Evaluation Dept. \n* Moved to ASIC Design. Ran first VHDL project in the company - on time and correct. \n*Designer and Team Leader on other Telecoms projects.",
                    "title": "Engineer, Team Leader, Manager",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "Project Management",
        "RTL Development",
        "Verilog",
        "VHDL",
        "Verification",
        "Embedded Systems",
        "Peripherals",
        "ASIC",
        "SoC",
        "FPGA",
        "ModelSim",
        "Integrated Circuit Design",
        "IC",
        "Xilinx",
        "Semiconductors",
        "RTL Design",
        "Analog",
        "Digital Signal Processors",
        "Static Timing Analysis",
        "Simulations"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}