module final_project_control (en_draw, en_play);
	output reg en_draw, en_play;
	
	reg [2:0] S;
	reg [2:0] NS;
	
	
	localparam IDLE = 3'b000,
		DRAW = 3'b001,
		WAIT = 3'b010,
		PLAY = 3'b011,
		ERASE = 3'b100,
		UPDATE = 3'b101;
		
	always @(posedge CLOCK_50 or negedge rst) begin
		if (rst == 1'b1)
			S <= IDLE;
		else
			S <= NS;
	end
	
	always @(*) begin
		case(S)
			IDLE: NS = SW[0] ? DRAW : IDLE;
			DRAW: NS = ~SW[0] ? PLAY : IDLE;
			WAIT: NS = SW[1] ? PLAY : IDLE;
			PLAY: NS = ~SW[1] ? ERASE : PLAY;
			ERASE: NS = UPDATE;
			UPDATE: NS = DRAW;
		endcase
	end
	
	always @(*) begin
		en_draw = 1'b0;
		en_play = 1'b0;
		case(S)
			IDLE: begin
				en_draw = 1'b0;
				en_play = 1'b0;
			end
			DRAW: begin
				en_draw = 1'b1;
				en_play = 1'b0;
			end
			WAIT: begin
				en_draw = 1'b0;
				en_play = 1'b0;
			end
			PLAY: begin
				en_draw = 1'b0;
				en_play = 1'b1;
			end
			ERASE: begin
				en_draw = 1'b0;
				en_play = 1'b0;
			end
			UPDATE: begin
				en_draw = 1'b0;
				en_play = 1'b0;
			end
		endcase
	end	