# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
# File: G:\0HAIYUN\intelFPGA\class\VGA\par\top.csv
# Generated on: Fri Sep 26 10:29:31 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,,,,,,
altera_reserved_tdi,Input,,,,,,,,,
altera_reserved_tdo,Output,,,,,,,,,
altera_reserved_tms,Input,,,,,,,,,
clk,Input,PIN_E1,1,B1_N0,3.3-V LVCMOS,,,,,
data_rgb[15],Output,,,,,,,,,
data_rgb[14],Output,,,,,,,,,
data_rgb[13],Output,,,,,,,,,
data_rgb[12],Output,,,,,,,,,
data_rgb[11],Output,,,,,,,,,
data_rgb[10],Output,,,,,,,,,
data_rgb[9],Output,,,,,,,,,
data_rgb[8],Output,,,,,,,,,
data_rgb[7],Output,,,,,,,,,
data_rgb[6],Output,,,,,,,,,
data_rgb[5],Output,,,,,,,,,
data_rgb[4],Output,,,,,,,,,
data_rgb[3],Output,,,,,,,,,
data_rgb[2],Output,,,,,,,,,
data_rgb[1],Output,,,,,,,,,
data_rgb[0],Output,,,,,,,,,
hsync,Output,,,,,,,,,
key[3],Input,PIN_M16,5,B5_N0,3.3-V LVCMOS,,,,,
key[2],Input,PIN_M15,5,B5_N0,3.3-V LVCMOS,,,,,
key[1],Input,PIN_E16,6,B6_N0,3.3-V LVCMOS,,,,,
key[0],Input,PIN_E15,6,B6_N0,3.3-V LVCMOS,,,,,
rst_n,Input,PIN_F8,8,B8_N0,3.3-V LVCMOS,,,,,
vsync,Output,,,,,,,,,
HSYNC,Unknown,PIN_C16,6,B6_N0,3.3-V LVCMOS,,,,,
VSYNC,Unknown,PIN_D15,6,B6_N0,3.3-V LVCMOS,,,,,
VGA_DATA[0],Unknown,PIN_C15,6,B6_N0,3.3-V LVCMOS,,,,,
VGA_DATA[1],Unknown,PIN_B16,6,B6_N0,3.3-V LVCMOS,,,,,
VGA_DATA[2],Unknown,PIN_A15,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[3],Unknown,PIN_B14,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[4],Unknown,PIN_A14,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[5],Unknown,PIN_B13,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[6],Unknown,PIN_A13,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[7],Unknown,PIN_B12,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[8],Unknown,PIN_A12,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[9],Unknown,PIN_B11,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[10],Unknown,PIN_A11,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[11],Unknown,PIN_B10,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[12],Unknown,PIN_A10,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[13],Unknown,PIN_B9,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[14],Unknown,PIN_A9,7,B7_N0,3.3-V LVCMOS,,,,,
VGA_DATA[15],Unknown,PIN_C8,8,B8_N0,3.3-V LVCMOS,,,,,
