$date
	Wed Apr 17 13:51:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # CLR $end
$var reg 1 $ SET $end
$scope module counter $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 $ SET $end
$var wire 1 % q_not3 $end
$var wire 4 & q [3:0] $end
$scope module sr0 $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 ' R $end
$var wire 1 $ SET $end
$var wire 1 % S $end
$var reg 1 ( Q $end
$var reg 1 ) Q_not $end
$upscope $end
$scope module sr1 $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 * R $end
$var wire 1 + S $end
$var wire 1 $ SET $end
$var reg 1 , Q $end
$var reg 1 - Q_not $end
$upscope $end
$scope module sr2 $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 . R $end
$var wire 1 / S $end
$var wire 1 $ SET $end
$var reg 1 0 Q $end
$var reg 1 1 Q_not $end
$upscope $end
$scope module sr3 $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 2 R $end
$var wire 1 3 S $end
$var wire 1 $ SET $end
$var reg 1 4 Q $end
$var reg 1 % Q_not $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
bx &
x%
1$
1#
0"
bx !
$end
#5
1"
#10
02
0.
0*
1'
13
1/
1+
0%
14
01
10
0-
1,
0)
b1111 !
b1111 &
1(
0"
0#
0$
#15
1"
#20
0"
1#
#25
1"
#30
1*
1.
12
0+
0/
03
0'
1)
0(
1-
0,
11
00
1%
b0 !
b0 &
04
0"
0#
1$
#35
1"
#40
0"
1#
#45
0*
1+
0)
b1 !
b1 &
1(
1"
#50
0"
#55
0.
1/
0-
b11 !
b11 &
1,
1"
#60
0"
#65
02
13
01
b111 !
b111 &
10
1"
#70
0"
#75
1'
0%
b1111 !
b1111 &
14
1"
#80
0"
#85
1*
0+
1)
b1110 !
b1110 &
0(
1"
#90
0"
#95
1.
0/
1-
b1100 !
b1100 &
0,
1"
#100
0"
#105
12
03
11
b1000 !
b1000 &
00
1"
#110
0"
#115
