
Winch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008de4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800901c  0800901c  0000a01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800911c  0800911c  0000a11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009124  08009124  0000a124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009128  08009128  0000a128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000019  20000000  0800912c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001a0  2000001c  08009145  0000b01c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200001bc  08009145  0000b1bc  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000b019  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016117  00000000  00000000  0000b04f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002760  00000000  00000000  00021166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001300  00000000  00000000  000238c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000eff  00000000  00000000  00024bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002e129  00000000  00000000  00025ac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017042  00000000  00000000  00053bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00129c41  00000000  00000000  0006ac32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00194873  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000051c4  00000000  00000000  001948b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  00199a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000001c 	.word	0x2000001c
 8000254:	00000000 	.word	0x00000000
 8000258:	08009004 	.word	0x08009004

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000020 	.word	0x20000020
 8000274:	08009004 	.word	0x08009004

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <microDelay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void microDelay(uint16_t delay) {
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80005fe:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <microDelay+0x30>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2200      	movs	r2, #0
 8000604:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 8000606:	bf00      	nop
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <microDelay+0x30>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	429a      	cmp	r2, r3
 8000612:	d3f9      	bcc.n	8000608 <microDelay+0x14>
		;
}
 8000614:	bf00      	nop
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	20000160 	.word	0x20000160

08000628 <single_step>:

void single_step(uint16_t delay_us) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(DIR_PORT, DIR_PIN, (direction == 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000632:	4b11      	ldr	r3, [pc, #68]	@ (8000678 <single_step+0x50>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	bf0c      	ite	eq
 800063a:	2301      	moveq	r3, #1
 800063c:	2300      	movne	r3, #0
 800063e:	b2db      	uxtb	r3, r3
 8000640:	461a      	mov	r2, r3
 8000642:	2102      	movs	r1, #2
 8000644:	480d      	ldr	r0, [pc, #52]	@ (800067c <single_step+0x54>)
 8000646:	f001 fb33 	bl	8001cb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_SET);
 800064a:	2201      	movs	r2, #1
 800064c:	2104      	movs	r1, #4
 800064e:	480b      	ldr	r0, [pc, #44]	@ (800067c <single_step+0x54>)
 8000650:	f001 fb2e 	bl	8001cb0 <HAL_GPIO_WritePin>
	microDelay(delay_us);
 8000654:	88fb      	ldrh	r3, [r7, #6]
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff ffcc 	bl	80005f4 <microDelay>
	HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	2104      	movs	r1, #4
 8000660:	4806      	ldr	r0, [pc, #24]	@ (800067c <single_step+0x54>)
 8000662:	f001 fb25 	bl	8001cb0 <HAL_GPIO_WritePin>
	microDelay(delay_us);
 8000666:	88fb      	ldrh	r3, [r7, #6]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffc3 	bl	80005f4 <microDelay>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	200001ac 	.word	0x200001ac
 800067c:	42020000 	.word	0x42020000

08000680 <accelerate_to_max>:
 * @param start_delay_us Delay at starting speed (large value = slow)
 * @param target_delay_us Delay at max speed (small value = fast)
 * @param accel_steps How many steps over which to accelerate
 */
void accelerate_to_max(uint8_t direction, uint16_t start_delay_us,
		uint16_t target_delay_us, int accel_steps) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4603      	mov	r3, r0
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	460b      	mov	r3, r1
 800068e:	81bb      	strh	r3, [r7, #12]
 8000690:	4613      	mov	r3, r2
 8000692:	817b      	strh	r3, [r7, #10]
	HAL_GPIO_WritePin(DIR_PORT, DIR_PIN,
 8000694:	7bfb      	ldrb	r3, [r7, #15]
 8000696:	2b00      	cmp	r3, #0
 8000698:	bf0c      	ite	eq
 800069a:	2301      	moveq	r3, #1
 800069c:	2300      	movne	r3, #0
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	461a      	mov	r2, r3
 80006a2:	2102      	movs	r1, #2
 80006a4:	4831      	ldr	r0, [pc, #196]	@ (800076c <accelerate_to_max+0xec>)
 80006a6:	f001 fb03 	bl	8001cb0 <HAL_GPIO_WritePin>
			(direction == 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);

	float delay = start_delay_us;
 80006aa:	89bb      	ldrh	r3, [r7, #12]
 80006ac:	ee07 3a90 	vmov	s15, r3
 80006b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006b4:	edc7 7a07 	vstr	s15, [r7, #28]
	float step_change = ((float) start_delay_us - (float) target_delay_us)
 80006b8:	89bb      	ldrh	r3, [r7, #12]
 80006ba:	ee07 3a90 	vmov	s15, r3
 80006be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80006c2:	897b      	ldrh	r3, [r7, #10]
 80006c4:	ee07 3a90 	vmov	s15, r3
 80006c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006cc:	ee77 6a67 	vsub.f32	s13, s14, s15
			/ accel_steps;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	ee07 3a90 	vmov	s15, r3
 80006d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	float step_change = ((float) start_delay_us - (float) target_delay_us)
 80006da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006de:	edc7 7a05 	vstr	s15, [r7, #20]

	stopped = 0;
 80006e2:	4b23      	ldr	r3, [pc, #140]	@ (8000770 <accelerate_to_max+0xf0>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < accel_steps; i++) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	61bb      	str	r3, [r7, #24]
 80006ec:	e02c      	b.n	8000748 <accelerate_to_max+0xc8>
		if (stopped) {
 80006ee:	4b20      	ldr	r3, [pc, #128]	@ (8000770 <accelerate_to_max+0xf0>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d136      	bne.n	8000764 <accelerate_to_max+0xe4>
			return;
		}
		HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2104      	movs	r1, #4
 80006fa:	481c      	ldr	r0, [pc, #112]	@ (800076c <accelerate_to_max+0xec>)
 80006fc:	f001 fad8 	bl	8001cb0 <HAL_GPIO_WritePin>
		microDelay((uint16_t) delay);
 8000700:	edd7 7a07 	vldr	s15, [r7, #28]
 8000704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000708:	ee17 3a90 	vmov	r3, s15
 800070c:	b29b      	uxth	r3, r3
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff70 	bl	80005f4 <microDelay>
		HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	2104      	movs	r1, #4
 8000718:	4814      	ldr	r0, [pc, #80]	@ (800076c <accelerate_to_max+0xec>)
 800071a:	f001 fac9 	bl	8001cb0 <HAL_GPIO_WritePin>
		microDelay((uint16_t) delay);
 800071e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000722:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000726:	ee17 3a90 	vmov	r3, s15
 800072a:	b29b      	uxth	r3, r3
 800072c:	4618      	mov	r0, r3
 800072e:	f7ff ff61 	bl	80005f4 <microDelay>
		delay -= step_change; // get faster
 8000732:	ed97 7a07 	vldr	s14, [r7, #28]
 8000736:	edd7 7a05 	vldr	s15, [r7, #20]
 800073a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800073e:	edc7 7a07 	vstr	s15, [r7, #28]
	for (int i = 0; i < accel_steps; i++) {
 8000742:	69bb      	ldr	r3, [r7, #24]
 8000744:	3301      	adds	r3, #1
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69ba      	ldr	r2, [r7, #24]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	429a      	cmp	r2, r3
 800074e:	dbce      	blt.n	80006ee <accelerate_to_max+0x6e>
	}
	global_delay = delay;
 8000750:	edd7 7a07 	vldr	s15, [r7, #28]
 8000754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000758:	ee17 3a90 	vmov	r3, s15
 800075c:	b29a      	uxth	r2, r3
 800075e:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <accelerate_to_max+0xf4>)
 8000760:	801a      	strh	r2, [r3, #0]
 8000762:	e000      	b.n	8000766 <accelerate_to_max+0xe6>
			return;
 8000764:	bf00      	nop
}
 8000766:	3720      	adds	r7, #32
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	42020000 	.word	0x42020000
 8000770:	2000000e 	.word	0x2000000e
 8000774:	2000000c 	.word	0x2000000c

08000778 <decelerate_to_min>:
 * @param start_delay_us Delay at current speed (small value)
 * @param target_delay_us Delay at min speed (larger value)
 * @param decel_steps Number of steps over which to decelerate
 */
void decelerate_to_min(uint8_t direction, uint16_t start_delay_us,
		uint16_t target_delay_us, int decel_steps) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b088      	sub	sp, #32
 800077c:	af00      	add	r7, sp, #0
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	4603      	mov	r3, r0
 8000782:	73fb      	strb	r3, [r7, #15]
 8000784:	460b      	mov	r3, r1
 8000786:	81bb      	strh	r3, [r7, #12]
 8000788:	4613      	mov	r3, r2
 800078a:	817b      	strh	r3, [r7, #10]
	HAL_GPIO_WritePin(DIR_PORT, DIR_PIN,
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	2b00      	cmp	r3, #0
 8000790:	bf0c      	ite	eq
 8000792:	2301      	moveq	r3, #1
 8000794:	2300      	movne	r3, #0
 8000796:	b2db      	uxtb	r3, r3
 8000798:	461a      	mov	r2, r3
 800079a:	2102      	movs	r1, #2
 800079c:	4830      	ldr	r0, [pc, #192]	@ (8000860 <decelerate_to_min+0xe8>)
 800079e:	f001 fa87 	bl	8001cb0 <HAL_GPIO_WritePin>
			(direction == 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);

	float delay = start_delay_us;
 80007a2:	89bb      	ldrh	r3, [r7, #12]
 80007a4:	ee07 3a90 	vmov	s15, r3
 80007a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007ac:	edc7 7a07 	vstr	s15, [r7, #28]
	float step_change = ((float) target_delay_us - (float) start_delay_us)
 80007b0:	897b      	ldrh	r3, [r7, #10]
 80007b2:	ee07 3a90 	vmov	s15, r3
 80007b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80007ba:	89bb      	ldrh	r3, [r7, #12]
 80007bc:	ee07 3a90 	vmov	s15, r3
 80007c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007c4:	ee77 6a67 	vsub.f32	s13, s14, s15
			/ decel_steps;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	ee07 3a90 	vmov	s15, r3
 80007ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	float step_change = ((float) target_delay_us - (float) start_delay_us)
 80007d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007d6:	edc7 7a05 	vstr	s15, [r7, #20]

	for (int i = 0; i < decel_steps; i++) {
 80007da:	2300      	movs	r3, #0
 80007dc:	61bb      	str	r3, [r7, #24]
 80007de:	e02c      	b.n	800083a <decelerate_to_min+0xc2>
		if (stopped) {
 80007e0:	4b20      	ldr	r3, [pc, #128]	@ (8000864 <decelerate_to_min+0xec>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d136      	bne.n	8000856 <decelerate_to_min+0xde>
			return;
		}
		HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2104      	movs	r1, #4
 80007ec:	481c      	ldr	r0, [pc, #112]	@ (8000860 <decelerate_to_min+0xe8>)
 80007ee:	f001 fa5f 	bl	8001cb0 <HAL_GPIO_WritePin>
		microDelay((uint16_t) delay);
 80007f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80007f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007fa:	ee17 3a90 	vmov	r3, s15
 80007fe:	b29b      	uxth	r3, r3
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fef7 	bl	80005f4 <microDelay>
		HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2104      	movs	r1, #4
 800080a:	4815      	ldr	r0, [pc, #84]	@ (8000860 <decelerate_to_min+0xe8>)
 800080c:	f001 fa50 	bl	8001cb0 <HAL_GPIO_WritePin>
		microDelay((uint16_t) delay);
 8000810:	edd7 7a07 	vldr	s15, [r7, #28]
 8000814:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000818:	ee17 3a90 	vmov	r3, s15
 800081c:	b29b      	uxth	r3, r3
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff fee8 	bl	80005f4 <microDelay>
		delay += step_change; // get slower
 8000824:	ed97 7a07 	vldr	s14, [r7, #28]
 8000828:	edd7 7a05 	vldr	s15, [r7, #20]
 800082c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000830:	edc7 7a07 	vstr	s15, [r7, #28]
	for (int i = 0; i < decel_steps; i++) {
 8000834:	69bb      	ldr	r3, [r7, #24]
 8000836:	3301      	adds	r3, #1
 8000838:	61bb      	str	r3, [r7, #24]
 800083a:	69ba      	ldr	r2, [r7, #24]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	429a      	cmp	r2, r3
 8000840:	dbce      	blt.n	80007e0 <decelerate_to_min+0x68>
	}

	global_delay = delay;
 8000842:	edd7 7a07 	vldr	s15, [r7, #28]
 8000846:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800084a:	ee17 3a90 	vmov	r3, s15
 800084e:	b29a      	uxth	r2, r3
 8000850:	4b05      	ldr	r3, [pc, #20]	@ (8000868 <decelerate_to_min+0xf0>)
 8000852:	801a      	strh	r2, [r3, #0]
 8000854:	e000      	b.n	8000858 <decelerate_to_min+0xe0>
			return;
 8000856:	bf00      	nop
}
 8000858:	3720      	adds	r7, #32
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	42020000 	.word	0x42020000
 8000864:	2000000e 	.word	0x2000000e
 8000868:	2000000c 	.word	0x2000000c

0800086c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000870:	f000 fd1a 	bl	80012a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000874:	f000 f8bf 	bl	80009f6 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000878:	f000 f874 	bl	8000964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800087c:	f000 fa22 	bl	8000cc4 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000880:	f000 f8c5 	bl	8000a0e <MX_ICACHE_Init>
  MX_TIM1_Init();
 8000884:	f000 f96c 	bl	8000b60 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000888:	f000 f91e 	bl	8000ac8 <MX_USART1_UART_Init>
  MX_LPUART1_UART_Init();
 800088c:	f000 f8d2 	bl	8000a34 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
	// HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Start PWM on PA8 (TIM1_CH1)
	//  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);
	//  HAL_Delay(2000);  // Wait 2s for ESC to arm
	HAL_TIM_Base_Start(&htim1);
 8000890:	4825      	ldr	r0, [pc, #148]	@ (8000928 <main+0xbc>)
 8000892:	f005 f9f3 	bl	8005c7c <HAL_TIM_Base_Start>
	HAL_UART_Receive_IT(&huart1, &ch, 1);
 8000896:	2201      	movs	r2, #1
 8000898:	4924      	ldr	r1, [pc, #144]	@ (800092c <main+0xc0>)
 800089a:	4825      	ldr	r0, [pc, #148]	@ (8000930 <main+0xc4>)
 800089c:	f006 fc86 	bl	80071ac <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&hlpuart1, xb, 2);
 80008a0:	2202      	movs	r2, #2
 80008a2:	4924      	ldr	r1, [pc, #144]	@ (8000934 <main+0xc8>)
 80008a4:	4824      	ldr	r0, [pc, #144]	@ (8000938 <main+0xcc>)
 80008a6:	f006 fc81 	bl	80071ac <HAL_UART_Receive_IT>
//	  for (int pulse = 1000; pulse <= 1500; pulse += 5) {
//		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
//		  HAL_Delay(20);
//	  }
//	  HAL_Delay(2000);
		if (dropping) {
 80008aa:	4b24      	ldr	r3, [pc, #144]	@ (800093c <main+0xd0>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d009      	beq.n	80008c6 <main+0x5a>
			HAL_Delay(2000);
 80008b2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008b6:	f000 fdbd 	bl	8001434 <HAL_Delay>
			dropping = 0;
 80008ba:	4b20      	ldr	r3, [pc, #128]	@ (800093c <main+0xd0>)
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
			should_accel = 1;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <main+0xd4>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	701a      	strb	r2, [r3, #0]
		}
		if (should_accel) {
 80008c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000940 <main+0xd4>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d00c      	beq.n	80008e8 <main+0x7c>
			accelerate_to_max(direction, min_speed_delay_us, max_speed_delay_us,
 80008ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000944 <main+0xd8>)
 80008d0:	7818      	ldrb	r0, [r3, #0]
 80008d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000948 <main+0xdc>)
 80008d4:	8819      	ldrh	r1, [r3, #0]
 80008d6:	4b1d      	ldr	r3, [pc, #116]	@ (800094c <main+0xe0>)
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <main+0xe4>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f7ff fecf 	bl	8000680 <accelerate_to_max>
								accel_steps);
			should_accel = 0;
 80008e2:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <main+0xd4>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
		}
		if (should_decel) {
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <main+0xe8>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00c      	beq.n	800090a <main+0x9e>
			decelerate_to_min(direction, max_speed_delay_us, min_speed_delay_us,
 80008f0:	4b14      	ldr	r3, [pc, #80]	@ (8000944 <main+0xd8>)
 80008f2:	7818      	ldrb	r0, [r3, #0]
 80008f4:	4b15      	ldr	r3, [pc, #84]	@ (800094c <main+0xe0>)
 80008f6:	8819      	ldrh	r1, [r3, #0]
 80008f8:	4b13      	ldr	r3, [pc, #76]	@ (8000948 <main+0xdc>)
 80008fa:	881a      	ldrh	r2, [r3, #0]
 80008fc:	4b16      	ldr	r3, [pc, #88]	@ (8000958 <main+0xec>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f7ff ff3a 	bl	8000778 <decelerate_to_min>
								decel_steps);
			should_decel = 0;
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <main+0xe8>)
 8000906:	2200      	movs	r2, #0
 8000908:	701a      	strb	r2, [r3, #0]
		}
		if (!stopped && global_delay > 0) {
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <main+0xf0>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d1cb      	bne.n	80008aa <main+0x3e>
 8000912:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <main+0xf4>)
 8000914:	881b      	ldrh	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d0c7      	beq.n	80008aa <main+0x3e>
			single_step(global_delay);
 800091a:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <main+0xf4>)
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff fe82 	bl	8000628 <single_step>
		if (dropping) {
 8000924:	e7c1      	b.n	80008aa <main+0x3e>
 8000926:	bf00      	nop
 8000928:	20000160 	.word	0x20000160
 800092c:	200001b0 	.word	0x200001b0
 8000930:	200000cc 	.word	0x200000cc
 8000934:	200001b4 	.word	0x200001b4
 8000938:	20000038 	.word	0x20000038
 800093c:	200001af 	.word	0x200001af
 8000940:	200001ae 	.word	0x200001ae
 8000944:	200001ac 	.word	0x200001ac
 8000948:	20000002 	.word	0x20000002
 800094c:	20000000 	.word	0x20000000
 8000950:	20000004 	.word	0x20000004
 8000954:	200001ad 	.word	0x200001ad
 8000958:	20000008 	.word	0x20000008
 800095c:	2000000e 	.word	0x2000000e
 8000960:	2000000c 	.word	0x2000000c

08000964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b09e      	sub	sp, #120	@ 0x78
 8000968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	2260      	movs	r2, #96	@ 0x60
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f008 fb1a 	bl	8008fac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000978:	463b      	mov	r3, r7
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	611a      	str	r2, [r3, #16]
 8000986:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 8000988:	2000      	movs	r0, #0
 800098a:	f001 f9d9 	bl	8001d40 <HAL_PWREx_ControlVoltageScaling>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000994:	f000 fa9c 	bl	8000ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000998:	2310      	movs	r3, #16
 800099a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800099c:	2301      	movs	r3, #1
 800099e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80009a0:	2310      	movs	r3, #16
 80009a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80009a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ae:	f107 0318 	add.w	r3, r7, #24
 80009b2:	4618      	mov	r0, r3
 80009b4:	f001 faa0 	bl	8001ef8 <HAL_RCC_OscConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80009be:	f000 fa87 	bl	8000ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c2:	231f      	movs	r3, #31
 80009c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d2:	2300      	movs	r3, #0
 80009d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80009d6:	2300      	movs	r3, #0
 80009d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009da:	463b      	mov	r3, r7
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f002 f966 	bl	8002cb0 <HAL_RCC_ClockConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80009ea:	f000 fa71 	bl	8000ed0 <Error_Handler>
  }
}
 80009ee:	bf00      	nop
 80009f0:	3778      	adds	r7, #120	@ 0x78
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 80009fa:	2002      	movs	r0, #2
 80009fc:	f001 fa2c 	bl	8001e58 <HAL_PWREx_ConfigSupply>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SystemPower_Config+0x14>
  {
    Error_Handler();
 8000a06:	f000 fa63 	bl	8000ed0 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000a12:	2000      	movs	r0, #0
 8000a14:	f001 f964 	bl	8001ce0 <HAL_ICACHE_ConfigAssociativityMode>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000a1e:	f000 fa57 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000a22:	f001 f97d 	bl	8001d20 <HAL_ICACHE_Enable>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000a2c:	f000 fa50 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a38:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a3a:	4a22      	ldr	r2, [pc, #136]	@ (8000ac4 <MX_LPUART1_UART_Init+0x90>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8000a3e:	4b20      	ldr	r3, [pc, #128]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a40:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000a44:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a46:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000a58:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5e:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000a70:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000a76:	4812      	ldr	r0, [pc, #72]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a78:	f006 fb48 	bl	800710c <HAL_UART_Init>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a82:	f000 fa25 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a86:	2100      	movs	r1, #0
 8000a88:	480d      	ldr	r0, [pc, #52]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a8a:	f008 f9c4 	bl	8008e16 <HAL_UARTEx_SetTxFifoThreshold>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000a94:	f000 fa1c 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4809      	ldr	r0, [pc, #36]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000a9c:	f008 f9f9 	bl	8008e92 <HAL_UARTEx_SetRxFifoThreshold>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000aa6:	f000 fa13 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <MX_LPUART1_UART_Init+0x8c>)
 8000aac:	f008 f97a 	bl	8008da4 <HAL_UARTEx_DisableFifoMode>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000ab6:	f000 fa0b 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000038 	.word	0x20000038
 8000ac4:	46002400 	.word	0x46002400

08000ac8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000acc:	4b22      	ldr	r3, [pc, #136]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000ace:	4a23      	ldr	r2, [pc, #140]	@ (8000b5c <MX_USART1_UART_Init+0x94>)
 8000ad0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ad2:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ad8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ada:	4b1f      	ldr	r3, [pc, #124]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000aec:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000aee:	220c      	movs	r2, #12
 8000af0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af2:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af8:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000afe:	4b16      	ldr	r3, [pc, #88]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b04:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b0a:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b10:	4811      	ldr	r0, [pc, #68]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b12:	f006 fafb 	bl	800710c <HAL_UART_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b1c:	f000 f9d8 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b20:	2100      	movs	r1, #0
 8000b22:	480d      	ldr	r0, [pc, #52]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b24:	f008 f977 	bl	8008e16 <HAL_UARTEx_SetTxFifoThreshold>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b2e:	f000 f9cf 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b32:	2100      	movs	r1, #0
 8000b34:	4808      	ldr	r0, [pc, #32]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b36:	f008 f9ac 	bl	8008e92 <HAL_UARTEx_SetRxFifoThreshold>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b40:	f000 f9c6 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b44:	4804      	ldr	r0, [pc, #16]	@ (8000b58 <MX_USART1_UART_Init+0x90>)
 8000b46:	f008 f92d 	bl	8008da4 <HAL_UARTEx_DisableFifoMode>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b50:	f000 f9be 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b54:	bf00      	nop
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	200000cc 	.word	0x200000cc
 8000b5c:	40013800 	.word	0x40013800

08000b60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b09c      	sub	sp, #112	@ 0x70
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b66:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b74:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b80:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
 8000b8e:	611a      	str	r2, [r3, #16]
 8000b90:	615a      	str	r2, [r3, #20]
 8000b92:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	2234      	movs	r2, #52	@ 0x34
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f008 fa06 	bl	8008fac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ba0:	4b46      	ldr	r3, [pc, #280]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000ba2:	4a47      	ldr	r2, [pc, #284]	@ (8000cc0 <MX_TIM1_Init+0x160>)
 8000ba4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3;
 8000ba6:	4b45      	ldr	r3, [pc, #276]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000ba8:	2203      	movs	r2, #3
 8000baa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bac:	4b43      	ldr	r3, [pc, #268]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8000bb2:	4b42      	ldr	r3, [pc, #264]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bb4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000bb8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bba:	4b40      	ldr	r3, [pc, #256]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bc6:	4b3d      	ldr	r3, [pc, #244]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bcc:	483b      	ldr	r0, [pc, #236]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bce:	f004 fffd 	bl	8005bcc <HAL_TIM_Base_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000bd8:	f000 f97a 	bl	8000ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000be0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000be2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000be6:	4619      	mov	r1, r3
 8000be8:	4834      	ldr	r0, [pc, #208]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bea:	f005 fa55 	bl	8006098 <HAL_TIM_ConfigClockSource>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000bf4:	f000 f96c 	bl	8000ed0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bf8:	4830      	ldr	r0, [pc, #192]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000bfa:	f005 f8d7 	bl	8005dac <HAL_TIM_PWM_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000c04:	f000 f964 	bl	8000ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4828      	ldr	r0, [pc, #160]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000c1c:	f006 f91a 	bl	8006e54 <HAL_TIMEx_MasterConfigSynchronization>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000c26:	f000 f953 	bl	8000ed0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c2a:	2360      	movs	r3, #96	@ 0x60
 8000c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1000;
 8000c2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c34:	2300      	movs	r3, #0
 8000c36:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c40:	2300      	movs	r3, #0
 8000c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c44:	2300      	movs	r3, #0
 8000c46:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c48:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4619      	mov	r1, r3
 8000c50:	481a      	ldr	r0, [pc, #104]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000c52:	f005 f90d 	bl	8005e70 <HAL_TIM_PWM_ConfigChannel>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000c5c:	f000 f938 	bl	8000ed0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c60:	2300      	movs	r3, #0
 8000c62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c64:	2300      	movs	r3, #0
 8000c66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c82:	2300      	movs	r3, #0
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000c90:	2300      	movs	r3, #0
 8000c92:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000c9e:	f006 f99b 	bl	8006fd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8000ca8:	f000 f912 	bl	8000ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000cac:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <MX_TIM1_Init+0x15c>)
 8000cae:	f000 fa19 	bl	80010e4 <HAL_TIM_MspPostInit>

}
 8000cb2:	bf00      	nop
 8000cb4:	3770      	adds	r7, #112	@ 0x70
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000160 	.word	0x20000160
 8000cc0:	40012c00 	.word	0x40012c00

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	f107 030c 	add.w	r3, r7, #12
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
 8000cd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cda:	4b2e      	ldr	r3, [pc, #184]	@ (8000d94 <MX_GPIO_Init+0xd0>)
 8000cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ce0:	4a2c      	ldr	r2, [pc, #176]	@ (8000d94 <MX_GPIO_Init+0xd0>)
 8000ce2:	f043 0304 	orr.w	r3, r3, #4
 8000ce6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000cea:	4b2a      	ldr	r3, [pc, #168]	@ (8000d94 <MX_GPIO_Init+0xd0>)
 8000cec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cf0:	f003 0304 	and.w	r3, r3, #4
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	4b26      	ldr	r3, [pc, #152]	@ (8000d94 <MX_GPIO_Init+0xd0>)
 8000cfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cfe:	4a25      	ldr	r2, [pc, #148]	@ (8000d94 <MX_GPIO_Init+0xd0>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d08:	4b22      	ldr	r3, [pc, #136]	@ (8000d94 <MX_GPIO_Init+0xd0>)
 8000d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2126      	movs	r1, #38	@ 0x26
 8000d1a:	481f      	ldr	r0, [pc, #124]	@ (8000d98 <MX_GPIO_Init+0xd4>)
 8000d1c:	f000 ffc8 	bl	8001cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000d20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d26:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <MX_GPIO_Init+0xd8>)
 8000d28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 030c 	add.w	r3, r7, #12
 8000d32:	4619      	mov	r1, r3
 8000d34:	481a      	ldr	r0, [pc, #104]	@ (8000da0 <MX_GPIO_Init+0xdc>)
 8000d36:	f000 fddb 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000d3a:	2306      	movs	r3, #6
 8000d3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4811      	ldr	r0, [pc, #68]	@ (8000d98 <MX_GPIO_Init+0xd4>)
 8000d52:	f000 fdcd 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d56:	2308      	movs	r3, #8
 8000d58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d5a:	4b10      	ldr	r3, [pc, #64]	@ (8000d9c <MX_GPIO_Init+0xd8>)
 8000d5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 030c 	add.w	r3, r7, #12
 8000d66:	4619      	mov	r1, r3
 8000d68:	480b      	ldr	r0, [pc, #44]	@ (8000d98 <MX_GPIO_Init+0xd4>)
 8000d6a:	f000 fdc1 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000d6e:	2320      	movs	r3, #32
 8000d70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	2301      	movs	r3, #1
 8000d74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d76:	2301      	movs	r3, #1
 8000d78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f107 030c 	add.w	r3, r7, #12
 8000d82:	4619      	mov	r1, r3
 8000d84:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <MX_GPIO_Init+0xd4>)
 8000d86:	f000 fdb3 	bl	80018f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d8a:	bf00      	nop
 8000d8c:	3720      	adds	r7, #32
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	46020c00 	.word	0x46020c00
 8000d98:	42020000 	.word	0x42020000
 8000d9c:	10210000 	.word	0x10210000
 8000da0:	42020800 	.word	0x42020800

08000da4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a3a      	ldr	r2, [pc, #232]	@ (8000e9c <HAL_UART_RxCpltCallback+0xf8>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d11e      	bne.n	8000df4 <HAL_UART_RxCpltCallback+0x50>

		if (ch == 'G') {
 8000db6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ea0 <HAL_UART_RxCpltCallback+0xfc>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b47      	cmp	r3, #71	@ 0x47
 8000dbc:	d103      	bne.n	8000dc6 <HAL_UART_RxCpltCallback+0x22>
			should_accel = 1;
 8000dbe:	4b39      	ldr	r3, [pc, #228]	@ (8000ea4 <HAL_UART_RxCpltCallback+0x100>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]
 8000dc4:	e010      	b.n	8000de8 <HAL_UART_RxCpltCallback+0x44>
//			global_delay = max_speed_delay_us;
//			stopped = 0;
		} else if (ch == 'S') {
 8000dc6:	4b36      	ldr	r3, [pc, #216]	@ (8000ea0 <HAL_UART_RxCpltCallback+0xfc>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b53      	cmp	r3, #83	@ 0x53
 8000dcc:	d10c      	bne.n	8000de8 <HAL_UART_RxCpltCallback+0x44>
			stopped = 1;
 8000dce:	4b36      	ldr	r3, [pc, #216]	@ (8000ea8 <HAL_UART_RxCpltCallback+0x104>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
			direction = direction ? 0 : 1;
 8000dd4:	4b35      	ldr	r3, [pc, #212]	@ (8000eac <HAL_UART_RxCpltCallback+0x108>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	bf0c      	ite	eq
 8000ddc:	2301      	moveq	r3, #1
 8000dde:	2300      	movne	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	461a      	mov	r2, r3
 8000de4:	4b31      	ldr	r3, [pc, #196]	@ (8000eac <HAL_UART_RxCpltCallback+0x108>)
 8000de6:	701a      	strb	r2, [r3, #0]
		}
		// Re-enable interrupt for next character
		HAL_UART_Receive_IT(&huart1, &ch, 1);
 8000de8:	2201      	movs	r2, #1
 8000dea:	492d      	ldr	r1, [pc, #180]	@ (8000ea0 <HAL_UART_RxCpltCallback+0xfc>)
 8000dec:	4830      	ldr	r0, [pc, #192]	@ (8000eb0 <HAL_UART_RxCpltCallback+0x10c>)
 8000dee:	f006 f9dd 	bl	80071ac <HAL_UART_Receive_IT>
				should_decel = 1;
			}
		}
		HAL_UART_Receive_IT(&hlpuart1, xb, 2);
	}
}
 8000df2:	e04e      	b.n	8000e92 <HAL_UART_RxCpltCallback+0xee>
	} else if (huart->Instance == LPUART1) {
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a2e      	ldr	r2, [pc, #184]	@ (8000eb4 <HAL_UART_RxCpltCallback+0x110>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d149      	bne.n	8000e92 <HAL_UART_RxCpltCallback+0xee>
		uint16_t dist = (xb[0] << 8 | xb[1]) & (0b01111111);
 8000dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb8 <HAL_UART_RxCpltCallback+0x114>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b21b      	sxth	r3, r3
 8000e04:	021b      	lsls	r3, r3, #8
 8000e06:	b21a      	sxth	r2, r3
 8000e08:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <HAL_UART_RxCpltCallback+0x114>)
 8000e0a:	785b      	ldrb	r3, [r3, #1]
 8000e0c:	b21b      	sxth	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e18:	81fb      	strh	r3, [r7, #14]
		uint8_t sensor = xb[0] >> 3;
 8000e1a:	4b27      	ldr	r3, [pc, #156]	@ (8000eb8 <HAL_UART_RxCpltCallback+0x114>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	08db      	lsrs	r3, r3, #3
 8000e20:	737b      	strb	r3, [r7, #13]
		if (sensor == direction) {
 8000e22:	4b22      	ldr	r3, [pc, #136]	@ (8000eac <HAL_UART_RxCpltCallback+0x108>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	7b7a      	ldrb	r2, [r7, #13]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d12d      	bne.n	8000e88 <HAL_UART_RxCpltCallback+0xe4>
			if (dist < 500 && !stopped) {
 8000e2c:	89fb      	ldrh	r3, [r7, #14]
 8000e2e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e32:	d21b      	bcs.n	8000e6c <HAL_UART_RxCpltCallback+0xc8>
 8000e34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <HAL_UART_RxCpltCallback+0x104>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d117      	bne.n	8000e6c <HAL_UART_RxCpltCallback+0xc8>
				dropping = direction ? 0 : 1; // if direction == 0, then we are dropping, otherwise we are back at the top
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <HAL_UART_RxCpltCallback+0x108>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	bf0c      	ite	eq
 8000e44:	2301      	moveq	r3, #1
 8000e46:	2300      	movne	r3, #0
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <HAL_UART_RxCpltCallback+0x118>)
 8000e4e:	701a      	strb	r2, [r3, #0]
				direction = direction ? 0 : 1;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <HAL_UART_RxCpltCallback+0x108>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	bf0c      	ite	eq
 8000e58:	2301      	moveq	r3, #1
 8000e5a:	2300      	movne	r3, #0
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	461a      	mov	r2, r3
 8000e60:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <HAL_UART_RxCpltCallback+0x108>)
 8000e62:	701a      	strb	r2, [r3, #0]
				stopped = 1;
 8000e64:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <HAL_UART_RxCpltCallback+0x104>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	701a      	strb	r2, [r3, #0]
 8000e6a:	e00d      	b.n	8000e88 <HAL_UART_RxCpltCallback+0xe4>
			else if (dist < 1500 && global_delay != min_speed_delay_us) {
 8000e6c:	89fb      	ldrh	r3, [r7, #14]
 8000e6e:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d808      	bhi.n	8000e88 <HAL_UART_RxCpltCallback+0xe4>
 8000e76:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_UART_RxCpltCallback+0x11c>)
 8000e78:	881a      	ldrh	r2, [r3, #0]
 8000e7a:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <HAL_UART_RxCpltCallback+0x120>)
 8000e7c:	881b      	ldrh	r3, [r3, #0]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d002      	beq.n	8000e88 <HAL_UART_RxCpltCallback+0xe4>
				should_decel = 1;
 8000e82:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <HAL_UART_RxCpltCallback+0x124>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&hlpuart1, xb, 2);
 8000e88:	2202      	movs	r2, #2
 8000e8a:	490b      	ldr	r1, [pc, #44]	@ (8000eb8 <HAL_UART_RxCpltCallback+0x114>)
 8000e8c:	480f      	ldr	r0, [pc, #60]	@ (8000ecc <HAL_UART_RxCpltCallback+0x128>)
 8000e8e:	f006 f98d 	bl	80071ac <HAL_UART_Receive_IT>
}
 8000e92:	bf00      	nop
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40013800 	.word	0x40013800
 8000ea0:	200001b0 	.word	0x200001b0
 8000ea4:	200001ae 	.word	0x200001ae
 8000ea8:	2000000e 	.word	0x2000000e
 8000eac:	200001ac 	.word	0x200001ac
 8000eb0:	200000cc 	.word	0x200000cc
 8000eb4:	46002400 	.word	0x46002400
 8000eb8:	200001b4 	.word	0x200001b4
 8000ebc:	200001af 	.word	0x200001af
 8000ec0:	2000000c 	.word	0x2000000c
 8000ec4:	20000002 	.word	0x20000002
 8000ec8:	200001ad 	.word	0x200001ad
 8000ecc:	20000038 	.word	0x20000038

08000ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed4:	b672      	cpsid	i
}
 8000ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <Error_Handler+0x8>

08000edc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f0c <HAL_MspInit+0x30>)
 8000ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ee8:	4a08      	ldr	r2, [pc, #32]	@ (8000f0c <HAL_MspInit+0x30>)
 8000eea:	f043 0304 	orr.w	r3, r3, #4
 8000eee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_MspInit+0x30>)
 8000ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ef8:	f003 0304 	and.w	r3, r3, #4
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	46020c00 	.word	0x46020c00

08000f10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b0bc      	sub	sp, #240	@ 0xf0
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f28:	f107 0318 	add.w	r3, r7, #24
 8000f2c:	22c0      	movs	r2, #192	@ 0xc0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f008 f83b 	bl	8008fac <memset>
  if(huart->Instance==LPUART1)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a54      	ldr	r2, [pc, #336]	@ (800108c <HAL_UART_MspInit+0x17c>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d14d      	bne.n	8000fdc <HAL_UART_MspInit+0xcc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000f40:	f04f 0220 	mov.w	r2, #32
 8000f44:	f04f 0300 	mov.w	r3, #0
 8000f48:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f50:	f107 0318 	add.w	r3, r7, #24
 8000f54:	4618      	mov	r0, r3
 8000f56:	f002 fa7b 	bl	8003450 <HAL_RCCEx_PeriphCLKConfig>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000f60:	f7ff ffb6 	bl	8000ed0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f64:	4b4a      	ldr	r3, [pc, #296]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8000f66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000f6a:	4a49      	ldr	r2, [pc, #292]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8000f6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f70:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8000f74:	4b46      	ldr	r3, [pc, #280]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8000f76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f82:	4b43      	ldr	r3, [pc, #268]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8000f84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f88:	4a41      	ldr	r2, [pc, #260]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8000f8a:	f043 0304 	orr.w	r3, r3, #4
 8000f8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f92:	4b3f      	ldr	r3, [pc, #252]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8000f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f98:	f003 0304 	and.w	r3, r3, #4
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000fb8:	2308      	movs	r3, #8
 8000fba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4833      	ldr	r0, [pc, #204]	@ (8001094 <HAL_UART_MspInit+0x184>)
 8000fc6:	f000 fc93 	bl	80018f0 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	2042      	movs	r0, #66	@ 0x42
 8000fd0:	f000 fb0c 	bl	80015ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000fd4:	2042      	movs	r0, #66	@ 0x42
 8000fd6:	f000 fb23 	bl	8001620 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8000fda:	e052      	b.n	8001082 <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART1)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8001098 <HAL_UART_MspInit+0x188>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d14d      	bne.n	8001082 <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fe6:	f04f 0201 	mov.w	r2, #1
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff6:	f107 0318 	add.w	r3, r7, #24
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f002 fa28 	bl	8003450 <HAL_RCCEx_PeriphCLKConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_UART_MspInit+0xfa>
      Error_Handler();
 8001006:	f7ff ff63 	bl	8000ed0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800100a:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <HAL_UART_MspInit+0x180>)
 800100c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001010:	4a1f      	ldr	r2, [pc, #124]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8001012:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001016:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800101a:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <HAL_UART_MspInit+0x180>)
 800101c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <HAL_UART_MspInit+0x180>)
 800102a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800102e:	4a18      	ldr	r2, [pc, #96]	@ (8001090 <HAL_UART_MspInit+0x180>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001038:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <HAL_UART_MspInit+0x180>)
 800103a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001046:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800104a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001060:	2307      	movs	r3, #7
 8001062:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800106a:	4619      	mov	r1, r3
 800106c:	480b      	ldr	r0, [pc, #44]	@ (800109c <HAL_UART_MspInit+0x18c>)
 800106e:	f000 fc3f 	bl	80018f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	203d      	movs	r0, #61	@ 0x3d
 8001078:	f000 fab8 	bl	80015ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800107c:	203d      	movs	r0, #61	@ 0x3d
 800107e:	f000 facf 	bl	8001620 <HAL_NVIC_EnableIRQ>
}
 8001082:	bf00      	nop
 8001084:	37f0      	adds	r7, #240	@ 0xf0
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	46002400 	.word	0x46002400
 8001090:	46020c00 	.word	0x46020c00
 8001094:	42020800 	.word	0x42020800
 8001098:	40013800 	.word	0x40013800
 800109c:	42020000 	.word	0x42020000

080010a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0b      	ldr	r2, [pc, #44]	@ (80010dc <HAL_TIM_Base_MspInit+0x3c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d10e      	bne.n	80010d0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <HAL_TIM_Base_MspInit+0x40>)
 80010b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80010b8:	4a09      	ldr	r2, [pc, #36]	@ (80010e0 <HAL_TIM_Base_MspInit+0x40>)
 80010ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010be:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <HAL_TIM_Base_MspInit+0x40>)
 80010c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80010c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80010d0:	bf00      	nop
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	40012c00 	.word	0x40012c00
 80010e0:	46020c00 	.word	0x46020c00

080010e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a13      	ldr	r2, [pc, #76]	@ (8001150 <HAL_TIM_MspPostInit+0x6c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d11f      	bne.n	8001146 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001106:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <HAL_TIM_MspPostInit+0x70>)
 8001108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800110c:	4a11      	ldr	r2, [pc, #68]	@ (8001154 <HAL_TIM_MspPostInit+0x70>)
 800110e:	f043 0301 	orr.w	r3, r3, #1
 8001112:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001116:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <HAL_TIM_MspPostInit+0x70>)
 8001118:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001124:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001128:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001136:	2301      	movs	r3, #1
 8001138:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	@ (8001158 <HAL_TIM_MspPostInit+0x74>)
 8001142:	f000 fbd5 	bl	80018f0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40012c00 	.word	0x40012c00
 8001154:	46020c00 	.word	0x46020c00
 8001158:	42020000 	.word	0x42020000

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <NMI_Handler+0x4>

08001164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <HardFault_Handler+0x4>

0800116c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <MemManage_Handler+0x4>

08001174 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <UsageFault_Handler+0x4>

08001184 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001192:	b480      	push	{r7}
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b2:	f000 f91f 	bl	80013f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <USART1_IRQHandler+0x10>)
 80011c2:	f006 f845 	bl	8007250 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200000cc 	.word	0x200000cc

080011d0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80011d4:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <LPUART1_IRQHandler+0x10>)
 80011d6:	f006 f83b 	bl	8007250 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000038 	.word	0x20000038

080011e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011e8:	4b18      	ldr	r3, [pc, #96]	@ (800124c <SystemInit+0x68>)
 80011ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011ee:	4a17      	ldr	r2, [pc, #92]	@ (800124c <SystemInit+0x68>)
 80011f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <SystemInit+0x6c>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <SystemInit+0x6c>)
 8001200:	2200      	movs	r2, #0
 8001202:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <SystemInit+0x6c>)
 8001206:	2200      	movs	r2, #0
 8001208:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800120a:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <SystemInit+0x6c>)
 800120c:	2200      	movs	r2, #0
 800120e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <SystemInit+0x6c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a0e      	ldr	r2, [pc, #56]	@ (8001250 <SystemInit+0x6c>)
 8001216:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800121a:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800121e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001220:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <SystemInit+0x6c>)
 8001222:	2200      	movs	r2, #0
 8001224:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001226:	4b0a      	ldr	r3, [pc, #40]	@ (8001250 <SystemInit+0x6c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a09      	ldr	r2, [pc, #36]	@ (8001250 <SystemInit+0x6c>)
 800122c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001230:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001232:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <SystemInit+0x6c>)
 8001234:	2200      	movs	r2, #0
 8001236:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <SystemInit+0x68>)
 800123a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800123e:	609a      	str	r2, [r3, #8]
  #endif
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	e000ed00 	.word	0xe000ed00
 8001250:	46020c00 	.word	0x46020c00

08001254 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001254:	480d      	ldr	r0, [pc, #52]	@ (800128c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001256:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001258:	f7ff ffc4 	bl	80011e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800125c:	480c      	ldr	r0, [pc, #48]	@ (8001290 <LoopForever+0x6>)
  ldr r1, =_edata
 800125e:	490d      	ldr	r1, [pc, #52]	@ (8001294 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001260:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <LoopForever+0xe>)
  movs r3, #0
 8001262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001264:	e002      	b.n	800126c <LoopCopyDataInit>

08001266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126a:	3304      	adds	r3, #4

0800126c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800126c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001270:	d3f9      	bcc.n	8001266 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001272:	4a0a      	ldr	r2, [pc, #40]	@ (800129c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001274:	4c0a      	ldr	r4, [pc, #40]	@ (80012a0 <LoopForever+0x16>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001278:	e001      	b.n	800127e <LoopFillZerobss>

0800127a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800127c:	3204      	adds	r2, #4

0800127e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001280:	d3fb      	bcc.n	800127a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001282:	f007 fe9b 	bl	8008fbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001286:	f7ff faf1 	bl	800086c <main>

0800128a <LoopForever>:

LoopForever:
    b LoopForever
 800128a:	e7fe      	b.n	800128a <LoopForever>
  ldr   r0, =_estack
 800128c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001294:	20000019 	.word	0x20000019
  ldr r2, =_sidata
 8001298:	0800912c 	.word	0x0800912c
  ldr r2, =_sbss
 800129c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80012a0:	200001bc 	.word	0x200001bc

080012a4 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a4:	e7fe      	b.n	80012a4 <ADC1_IRQHandler>
	...

080012a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <HAL_Init+0x50>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <HAL_Init+0x50>)
 80012b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b8:	2003      	movs	r0, #3
 80012ba:	f000 f98c 	bl	80015d6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80012be:	f001 fee9 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 80012c2:	4602      	mov	r2, r0
 80012c4:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <HAL_Init+0x54>)
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	490c      	ldr	r1, [pc, #48]	@ (8001300 <HAL_Init+0x58>)
 80012ce:	5ccb      	ldrb	r3, [r1, r3]
 80012d0:	fa22 f303 	lsr.w	r3, r2, r3
 80012d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_Init+0x5c>)
 80012d6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80012d8:	2004      	movs	r0, #4
 80012da:	f000 f9d1 	bl	8001680 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012de:	200f      	movs	r0, #15
 80012e0:	f000 f812 	bl	8001308 <HAL_InitTick>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e002      	b.n	80012f4 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012ee:	f7ff fdf5 	bl	8000edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40022000 	.word	0x40022000
 80012fc:	46020c00 	.word	0x46020c00
 8001300:	0800901c 	.word	0x0800901c
 8001304:	20000010 	.word	0x20000010

08001308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001314:	4b33      	ldr	r3, [pc, #204]	@ (80013e4 <HAL_InitTick+0xdc>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e05c      	b.n	80013da <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001320:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <HAL_InitTick+0xe0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b04      	cmp	r3, #4
 800132a:	d10c      	bne.n	8001346 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800132c:	4b2f      	ldr	r3, [pc, #188]	@ (80013ec <HAL_InitTick+0xe4>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b2c      	ldr	r3, [pc, #176]	@ (80013e4 <HAL_InitTick+0xdc>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4619      	mov	r1, r3
 8001336:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800133a:	fbb3 f3f1 	udiv	r3, r3, r1
 800133e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	e037      	b.n	80013b6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001346:	f000 f9f3 	bl	8001730 <HAL_SYSTICK_GetCLKSourceConfig>
 800134a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d023      	beq.n	800139a <HAL_InitTick+0x92>
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d82d      	bhi.n	80013b4 <HAL_InitTick+0xac>
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_InitTick+0x5e>
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d00d      	beq.n	8001380 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001364:	e026      	b.n	80013b4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001366:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <HAL_InitTick+0xe4>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <HAL_InitTick+0xdc>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	4619      	mov	r1, r3
 8001370:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001374:	fbb3 f3f1 	udiv	r3, r3, r1
 8001378:	fbb2 f3f3 	udiv	r3, r2, r3
 800137c:	60fb      	str	r3, [r7, #12]
        break;
 800137e:	e01a      	b.n	80013b6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001380:	4b18      	ldr	r3, [pc, #96]	@ (80013e4 <HAL_InitTick+0xdc>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	461a      	mov	r2, r3
 8001386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138a:	fbb3 f3f2 	udiv	r3, r3, r2
 800138e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001392:	fbb2 f3f3 	udiv	r3, r2, r3
 8001396:	60fb      	str	r3, [r7, #12]
        break;
 8001398:	e00d      	b.n	80013b6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800139a:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <HAL_InitTick+0xdc>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80013a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b0:	60fb      	str	r3, [r7, #12]
        break;
 80013b2:	e000      	b.n	80013b6 <HAL_InitTick+0xae>
        break;
 80013b4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	f000 f940 	bl	800163c <HAL_SYSTICK_Config>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e009      	b.n	80013da <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c6:	2200      	movs	r2, #0
 80013c8:	6879      	ldr	r1, [r7, #4]
 80013ca:	f04f 30ff 	mov.w	r0, #4294967295
 80013ce:	f000 f90d 	bl	80015ec <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80013d2:	4a07      	ldr	r2, [pc, #28]	@ (80013f0 <HAL_InitTick+0xe8>)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000018 	.word	0x20000018
 80013e8:	e000e010 	.word	0xe000e010
 80013ec:	20000010 	.word	0x20000010
 80013f0:	20000014 	.word	0x20000014

080013f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_IncTick+0x20>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	461a      	mov	r2, r3
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <HAL_IncTick+0x24>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4413      	add	r3, r2
 8001404:	4a04      	ldr	r2, [pc, #16]	@ (8001418 <HAL_IncTick+0x24>)
 8001406:	6013      	str	r3, [r2, #0]
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000018 	.word	0x20000018
 8001418:	200001b8 	.word	0x200001b8

0800141c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return uwTick;
 8001420:	4b03      	ldr	r3, [pc, #12]	@ (8001430 <HAL_GetTick+0x14>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	4618      	mov	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	200001b8 	.word	0x200001b8

08001434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800143c:	f7ff ffee 	bl	800141c <HAL_GetTick>
 8001440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800144c:	d005      	beq.n	800145a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800144e:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <HAL_Delay+0x44>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4413      	add	r3, r2
 8001458:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800145a:	bf00      	nop
 800145c:	f7ff ffde 	bl	800141c <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	429a      	cmp	r2, r3
 800146a:	d8f7      	bhi.n	800145c <HAL_Delay+0x28>
  {
  }
}
 800146c:	bf00      	nop
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000018 	.word	0x20000018

0800147c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800148c:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001498:	4013      	ands	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ae:	4a04      	ldr	r2, [pc, #16]	@ (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	60d3      	str	r3, [r2, #12]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c8:	4b04      	ldr	r3, [pc, #16]	@ (80014dc <__NVIC_GetPriorityGrouping+0x18>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	f003 0307 	and.w	r3, r3, #7
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	db0b      	blt.n	800150a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	f003 021f 	and.w	r2, r3, #31
 80014f8:	4907      	ldr	r1, [pc, #28]	@ (8001518 <__NVIC_EnableIRQ+0x38>)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	095b      	lsrs	r3, r3, #5
 8001500:	2001      	movs	r0, #1
 8001502:	fa00 f202 	lsl.w	r2, r0, r2
 8001506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	e000e100 	.word	0xe000e100

0800151c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	6039      	str	r1, [r7, #0]
 8001526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152c:	2b00      	cmp	r3, #0
 800152e:	db0a      	blt.n	8001546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	b2da      	uxtb	r2, r3
 8001534:	490c      	ldr	r1, [pc, #48]	@ (8001568 <__NVIC_SetPriority+0x4c>)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	0112      	lsls	r2, r2, #4
 800153c:	b2d2      	uxtb	r2, r2
 800153e:	440b      	add	r3, r1
 8001540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001544:	e00a      	b.n	800155c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4908      	ldr	r1, [pc, #32]	@ (800156c <__NVIC_SetPriority+0x50>)
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	3b04      	subs	r3, #4
 8001554:	0112      	lsls	r2, r2, #4
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	440b      	add	r3, r1
 800155a:	761a      	strb	r2, [r3, #24]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	e000e100 	.word	0xe000e100
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001570:	b480      	push	{r7}
 8001572:	b089      	sub	sp, #36	@ 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f1c3 0307 	rsb	r3, r3, #7
 800158a:	2b04      	cmp	r3, #4
 800158c:	bf28      	it	cs
 800158e:	2304      	movcs	r3, #4
 8001590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3304      	adds	r3, #4
 8001596:	2b06      	cmp	r3, #6
 8001598:	d902      	bls.n	80015a0 <NVIC_EncodePriority+0x30>
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3b03      	subs	r3, #3
 800159e:	e000      	b.n	80015a2 <NVIC_EncodePriority+0x32>
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43da      	mvns	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	4313      	orrs	r3, r2
         );
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3724      	adds	r7, #36	@ 0x24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff ff4c 	bl	800147c <__NVIC_SetPriorityGrouping>
}
 80015e4:	bf00      	nop
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
 80015f8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015fa:	f7ff ff63 	bl	80014c4 <__NVIC_GetPriorityGrouping>
 80015fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	68b9      	ldr	r1, [r7, #8]
 8001604:	6978      	ldr	r0, [r7, #20]
 8001606:	f7ff ffb3 	bl	8001570 <NVIC_EncodePriority>
 800160a:	4602      	mov	r2, r0
 800160c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001610:	4611      	mov	r1, r2
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ff82 	bl	800151c <__NVIC_SetPriority>
}
 8001618:	bf00      	nop
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff ff56 	bl	80014e0 <__NVIC_EnableIRQ>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3b01      	subs	r3, #1
 8001648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800164c:	d301      	bcc.n	8001652 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800164e:	2301      	movs	r3, #1
 8001650:	e00d      	b.n	800166e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001652:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <HAL_SYSTICK_Config+0x40>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <HAL_SYSTICK_Config+0x40>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_SYSTICK_Config+0x40>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a05      	ldr	r2, [pc, #20]	@ (800167c <HAL_SYSTICK_Config+0x40>)
 8001666:	f043 0303 	orr.w	r3, r3, #3
 800166a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000e010 	.word	0xe000e010

08001680 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2b04      	cmp	r3, #4
 800168c:	d844      	bhi.n	8001718 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800168e:	a201      	add	r2, pc, #4	@ (adr r2, 8001694 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001694:	080016b7 	.word	0x080016b7
 8001698:	080016d5 	.word	0x080016d5
 800169c:	080016f7 	.word	0x080016f7
 80016a0:	08001719 	.word	0x08001719
 80016a4:	080016a9 	.word	0x080016a9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6013      	str	r3, [r2, #0]
      break;
 80016b4:	e031      	b.n	800171a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016bc:	f023 0304 	bic.w	r3, r3, #4
 80016c0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80016c2:	4b1a      	ldr	r3, [pc, #104]	@ (800172c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016c8:	4a18      	ldr	r2, [pc, #96]	@ (800172c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016ca:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80016ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80016d2:	e022      	b.n	800171a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a13      	ldr	r2, [pc, #76]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016da:	f023 0304 	bic.w	r3, r3, #4
 80016de:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80016e0:	4b12      	ldr	r3, [pc, #72]	@ (800172c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80016ea:	4a10      	ldr	r2, [pc, #64]	@ (800172c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80016f4:	e011      	b.n	800171a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001728 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016fc:	f023 0304 	bic.w	r3, r3, #4
 8001700:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001702:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001708:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800170c:	4a07      	ldr	r2, [pc, #28]	@ (800172c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800170e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001712:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001716:	e000      	b.n	800171a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001718:	bf00      	nop
  }
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000e010 	.word	0xe000e010
 800172c:	46020c00 	.word	0x46020c00

08001730 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001736:	4b19      	ldr	r3, [pc, #100]	@ (800179c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	2b00      	cmp	r3, #0
 8001740:	d002      	beq.n	8001748 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001742:	2304      	movs	r3, #4
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	e021      	b.n	800178c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001748:	4b15      	ldr	r3, [pc, #84]	@ (80017a0 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800174a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800174e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001752:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800175a:	d011      	beq.n	8001780 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001762:	d810      	bhi.n	8001786 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d004      	beq.n	8001774 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001770:	d003      	beq.n	800177a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001772:	e008      	b.n	8001786 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001774:	2300      	movs	r3, #0
 8001776:	607b      	str	r3, [r7, #4]
        break;
 8001778:	e008      	b.n	800178c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800177a:	2301      	movs	r3, #1
 800177c:	607b      	str	r3, [r7, #4]
        break;
 800177e:	e005      	b.n	800178c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001780:	2302      	movs	r3, #2
 8001782:	607b      	str	r3, [r7, #4]
        break;
 8001784:	e002      	b.n	800178c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
        break;
 800178a:	bf00      	nop
    }
  }
  return systick_source;
 800178c:	687b      	ldr	r3, [r7, #4]
}
 800178e:	4618      	mov	r0, r3
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000e010 	.word	0xe000e010
 80017a0:	46020c00 	.word	0x46020c00

080017a4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80017ac:	f7ff fe36 	bl	800141c <HAL_GetTick>
 80017b0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e06b      	b.n	8001894 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d008      	beq.n	80017da <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2220      	movs	r2, #32
 80017cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e05c      	b.n	8001894 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	695a      	ldr	r2, [r3, #20]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f042 0204 	orr.w	r2, r2, #4
 80017e8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2205      	movs	r2, #5
 80017ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80017f2:	e020      	b.n	8001836 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80017f4:	f7ff fe12 	bl	800141c <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b05      	cmp	r3, #5
 8001800:	d919      	bls.n	8001836 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001806:	f043 0210 	orr.w	r2, r3, #16
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2203      	movs	r2, #3
 8001812:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800181a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001826:	2201      	movs	r2, #1
 8001828:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e02e      	b.n	8001894 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d0d7      	beq.n	80017f4 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	695a      	ldr	r2, [r3, #20]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 0202 	orr.w	r2, r2, #2
 8001852:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2204      	movs	r2, #4
 8001858:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001864:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001876:	2b00      	cmp	r3, #0
 8001878:	d007      	beq.n	800188a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800187e:	2201      	movs	r2, #1
 8001880:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2200      	movs	r2, #0
 8001888:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e019      	b.n	80018e2 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d004      	beq.n	80018c4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2220      	movs	r2, #32
 80018be:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e00e      	b.n	80018e2 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2204      	movs	r2, #4
 80018c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	6812      	ldr	r2, [r2, #0]
 80018d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018da:	f043 0304 	orr.w	r3, r3, #4
 80018de:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b089      	sub	sp, #36	@ 0x24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001902:	e1c2      	b.n	8001c8a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	2101      	movs	r1, #1
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	fa01 f303 	lsl.w	r3, r1, r3
 8001910:	4013      	ands	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 81b2 	beq.w	8001c84 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4a55      	ldr	r2, [pc, #340]	@ (8001a78 <HAL_GPIO_Init+0x188>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d15d      	bne.n	80019e4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800192e:	2201      	movs	r2, #1
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	69fa      	ldr	r2, [r7, #28]
 800193a:	4013      	ands	r3, r2
 800193c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 0201 	and.w	r2, r3, #1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	4313      	orrs	r3, r2
 8001950:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001958:	4a48      	ldr	r2, [pc, #288]	@ (8001a7c <HAL_GPIO_Init+0x18c>)
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001960:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001962:	4a46      	ldr	r2, [pc, #280]	@ (8001a7c <HAL_GPIO_Init+0x18c>)
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	4413      	add	r3, r2
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	08da      	lsrs	r2, r3, #3
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	3208      	adds	r2, #8
 8001976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	220f      	movs	r2, #15
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43db      	mvns	r3, r3
 800198c:	69fa      	ldr	r2, [r7, #28]
 800198e:	4013      	ands	r3, r2
 8001990:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	220b      	movs	r2, #11
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	08da      	lsrs	r2, r3, #3
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	3208      	adds	r2, #8
 80019ae:	69f9      	ldr	r1, [r7, #28]
 80019b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	2203      	movs	r2, #3
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	69fa      	ldr	r2, [r7, #28]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	2202      	movs	r2, #2
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	69fa      	ldr	r2, [r7, #28]
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	e067      	b.n	8001ab4 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d003      	beq.n	80019f4 <HAL_GPIO_Init+0x104>
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	2b12      	cmp	r3, #18
 80019f2:	d145      	bne.n	8001a80 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	08da      	lsrs	r2, r3, #3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3208      	adds	r2, #8
 80019fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a00:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	220f      	movs	r2, #15
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	4013      	ands	r3, r2
 8001a16:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	f003 020f 	and.w	r2, r3, #15
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	69fa      	ldr	r2, [r7, #28]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	08da      	lsrs	r2, r3, #3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	3208      	adds	r2, #8
 8001a3a:	69f9      	ldr	r1, [r7, #28]
 8001a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	43db      	mvns	r3, r3
 8001a52:	69fa      	ldr	r2, [r7, #28]
 8001a54:	4013      	ands	r3, r2
 8001a56:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 0203 	and.w	r2, r3, #3
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	69fa      	ldr	r2, [r7, #28]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	e01e      	b.n	8001ab4 <HAL_GPIO_Init+0x1c4>
 8001a76:	bf00      	nop
 8001a78:	46020000 	.word	0x46020000
 8001a7c:	08009074 	.word	0x08009074
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69fa      	ldr	r2, [r7, #28]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f003 0203 	and.w	r2, r3, #3
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	69fa      	ldr	r2, [r7, #28]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	69fa      	ldr	r2, [r7, #28]
 8001ab2:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d00b      	beq.n	8001ad4 <HAL_GPIO_Init+0x1e4>
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d007      	beq.n	8001ad4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ac8:	2b11      	cmp	r3, #17
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2b12      	cmp	r3, #18
 8001ad2:	d130      	bne.n	8001b36 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	2203      	movs	r2, #3
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	69fa      	ldr	r2, [r7, #28]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	69fa      	ldr	r2, [r7, #28]
 8001b02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43db      	mvns	r3, r3
 8001b14:	69fa      	ldr	r2, [r7, #28]
 8001b16:	4013      	ands	r3, r2
 8001b18:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	f003 0201 	and.w	r2, r3, #1
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	69fa      	ldr	r2, [r7, #28]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	69fa      	ldr	r2, [r7, #28]
 8001b34:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b03      	cmp	r3, #3
 8001b3c:	d107      	bne.n	8001b4e <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d11b      	bne.n	8001b7e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d017      	beq.n	8001b7e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	2203      	movs	r2, #3
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69fa      	ldr	r2, [r7, #28]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	689a      	ldr	r2, [r3, #8]
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	69fa      	ldr	r2, [r7, #28]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	69fa      	ldr	r2, [r7, #28]
 8001b7c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d07c      	beq.n	8001c84 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001b8a:	4a47      	ldr	r2, [pc, #284]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3318      	adds	r3, #24
 8001b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b96:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	69fa      	ldr	r2, [r7, #28]
 8001baa:	4013      	ands	r3, r2
 8001bac:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	0a9a      	lsrs	r2, r3, #10
 8001bb2:	4b3e      	ldr	r3, [pc, #248]	@ (8001cac <HAL_GPIO_Init+0x3bc>)
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	f002 0203 	and.w	r2, r2, #3
 8001bbc:	00d2      	lsls	r2, r2, #3
 8001bbe:	4093      	lsls	r3, r2
 8001bc0:	69fa      	ldr	r2, [r7, #28]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001bc6:	4938      	ldr	r1, [pc, #224]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	089b      	lsrs	r3, r3, #2
 8001bcc:	3318      	adds	r3, #24
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001bd4:	4b34      	ldr	r3, [pc, #208]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69fa      	ldr	r2, [r7, #28]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001bf8:	4a2b      	ldr	r2, [pc, #172]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	43db      	mvns	r3, r3
 8001c08:	69fa      	ldr	r2, [r7, #28]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8001c1a:	69fa      	ldr	r2, [r7, #28]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001c22:	4a21      	ldr	r2, [pc, #132]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001c2e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	43db      	mvns	r3, r3
 8001c34:	69fa      	ldr	r2, [r7, #28]
 8001c36:	4013      	ands	r3, r2
 8001c38:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001c4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001c56:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c5c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69fa      	ldr	r2, [r7, #28]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8001c74:	69fa      	ldr	r2, [r7, #28]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca8 <HAL_GPIO_Init+0x3b8>)
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	3301      	adds	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	fa22 f303 	lsr.w	r3, r2, r3
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f47f ae35 	bne.w	8001904 <HAL_GPIO_Init+0x14>
  }
}
 8001c9a:	bf00      	nop
 8001c9c:	bf00      	nop
 8001c9e:	3724      	adds	r7, #36	@ 0x24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	46022000 	.word	0x46022000
 8001cac:	002f7f7f 	.word	0x002f7f7f

08001cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	807b      	strh	r3, [r7, #2]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cc0:	787b      	ldrb	r3, [r7, #1]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cc6:	887a      	ldrh	r2, [r7, #2]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8001ccc:	e002      	b.n	8001cd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8001cce:	887a      	ldrh	r2, [r7, #2]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001cec:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d002      	beq.n	8001cfe <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
 8001cfc:	e007      	b.n	8001d0e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001cfe:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f023 0204 	bic.w	r2, r3, #4
 8001d06:	4905      	ldr	r1, [pc, #20]	@ (8001d1c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	40030400 	.word	0x40030400

08001d20 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001d24:	4b05      	ldr	r3, [pc, #20]	@ (8001d3c <HAL_ICACHE_Enable+0x1c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a04      	ldr	r2, [pc, #16]	@ (8001d3c <HAL_ICACHE_Enable+0x1c>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40030400 	.word	0x40030400

08001d40 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001d48:	4b39      	ldr	r3, [pc, #228]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d50:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d10b      	bne.n	8001d72 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d60:	d905      	bls.n	8001d6e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001d62:	4b33      	ldr	r3, [pc, #204]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	4a32      	ldr	r2, [pc, #200]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d6c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	e057      	b.n	8001e22 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d78:	d90a      	bls.n	8001d90 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8001d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	4a2a      	ldr	r2, [pc, #168]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d8c:	60d3      	str	r3, [r2, #12]
 8001d8e:	e007      	b.n	8001da0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8001d90:	4b27      	ldr	r3, [pc, #156]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001d98:	4925      	ldr	r1, [pc, #148]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001da0:	4b24      	ldr	r3, [pc, #144]	@ (8001e34 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a24      	ldr	r2, [pc, #144]	@ (8001e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	099b      	lsrs	r3, r3, #6
 8001dac:	2232      	movs	r2, #50	@ 0x32
 8001dae:	fb02 f303 	mul.w	r3, r2, r3
 8001db2:	4a21      	ldr	r2, [pc, #132]	@ (8001e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001db4:	fba2 2303 	umull	r2, r3, r2, r3
 8001db8:	099b      	lsrs	r3, r3, #6
 8001dba:	3301      	adds	r3, #1
 8001dbc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001dbe:	e002      	b.n	8001dc6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d102      	bne.n	8001dd8 <HAL_PWREx_ControlVoltageScaling+0x98>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1f3      	bne.n	8001dc0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d01b      	beq.n	8001e16 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001de4:	fba2 2303 	umull	r2, r3, r2, r3
 8001de8:	099b      	lsrs	r3, r3, #6
 8001dea:	2232      	movs	r2, #50	@ 0x32
 8001dec:	fb02 f303 	mul.w	r3, r2, r3
 8001df0:	4a11      	ldr	r2, [pc, #68]	@ (8001e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001df2:	fba2 2303 	umull	r2, r3, r2, r3
 8001df6:	099b      	lsrs	r3, r3, #6
 8001df8:	3301      	adds	r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001dfc:	e002      	b.n	8001e04 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001e04:	4b0a      	ldr	r3, [pc, #40]	@ (8001e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f3      	bne.n	8001dfe <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e000      	b.n	8001e22 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	46020800 	.word	0x46020800
 8001e34:	20000010 	.word	0x20000010
 8001e38:	10624dd3 	.word	0x10624dd3

08001e3c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	46020800 	.word	0x46020800

08001e58 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001e60:	4b22      	ldr	r3, [pc, #136]	@ (8001eec <HAL_PWREx_ConfigSupply+0x94>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a22      	ldr	r2, [pc, #136]	@ (8001ef0 <HAL_PWREx_ConfigSupply+0x98>)
 8001e66:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6a:	099b      	lsrs	r3, r3, #6
 8001e6c:	2232      	movs	r2, #50	@ 0x32
 8001e6e:	fb02 f303 	mul.w	r3, r2, r3
 8001e72:	4a1f      	ldr	r2, [pc, #124]	@ (8001ef0 <HAL_PWREx_ConfigSupply+0x98>)
 8001e74:	fba2 2303 	umull	r2, r3, r2, r3
 8001e78:	099b      	lsrs	r3, r3, #6
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d113      	bne.n	8001eac <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001e84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef4 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e8a:	f023 0302 	bic.w	r3, r3, #2
 8001e8e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001e90:	e002      	b.n	8001e98 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	3b01      	subs	r3, #1
 8001e96:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_PWREx_ConfigSupply+0x9c>)
 8001e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d116      	bne.n	8001ed2 <HAL_PWREx_ConfigSupply+0x7a>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f3      	bne.n	8001e92 <HAL_PWREx_ConfigSupply+0x3a>
 8001eaa:	e012      	b.n	8001ed2 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001eac:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <HAL_PWREx_ConfigSupply+0x9c>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <HAL_PWREx_ConfigSupply+0x9c>)
 8001eb2:	f043 0302 	orr.w	r3, r3, #2
 8001eb6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001eb8:	e002      	b.n	8001ec0 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <HAL_PWREx_ConfigSupply+0x9c>)
 8001ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d102      	bne.n	8001ed2 <HAL_PWREx_ConfigSupply+0x7a>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f3      	bne.n	8001eba <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e000      	b.n	8001ede <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3714      	adds	r7, #20
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	20000010 	.word	0x20000010
 8001ef0:	10624dd3 	.word	0x10624dd3
 8001ef4:	46020800 	.word	0x46020800

08001ef8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08e      	sub	sp, #56	@ 0x38
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d102      	bne.n	8001f12 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	f000 bec8 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f12:	4b99      	ldr	r3, [pc, #612]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f1c:	4b96      	ldr	r3, [pc, #600]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0310 	and.w	r3, r3, #16
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 816c 	beq.w	800220c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d007      	beq.n	8001f4a <HAL_RCC_OscConfig+0x52>
 8001f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f3c:	2b0c      	cmp	r3, #12
 8001f3e:	f040 80de 	bne.w	80020fe <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	f040 80da 	bne.w	80020fe <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d102      	bne.n	8001f58 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	f000 bea5 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f5c:	4b86      	ldr	r3, [pc, #536]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d004      	beq.n	8001f72 <HAL_RCC_OscConfig+0x7a>
 8001f68:	4b83      	ldr	r3, [pc, #524]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001f70:	e005      	b.n	8001f7e <HAL_RCC_OscConfig+0x86>
 8001f72:	4b81      	ldr	r3, [pc, #516]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001f74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f78:	041b      	lsls	r3, r3, #16
 8001f7a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d255      	bcs.n	800202e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10a      	bne.n	8001f9e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f001 f9d9 	bl	8003344 <RCC_SetFlashLatencyFromMSIRange>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	f000 be82 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001f9e:	4b76      	ldr	r3, [pc, #472]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	4a75      	ldr	r2, [pc, #468]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fa4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fa8:	6093      	str	r3, [r2, #8]
 8001faa:	4b73      	ldr	r3, [pc, #460]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb6:	4970      	ldr	r1, [pc, #448]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001fc4:	d309      	bcc.n	8001fda <HAL_RCC_OscConfig+0xe2>
 8001fc6:	4b6c      	ldr	r3, [pc, #432]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	f023 021f 	bic.w	r2, r3, #31
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4969      	ldr	r1, [pc, #420]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60cb      	str	r3, [r1, #12]
 8001fd8:	e07e      	b.n	80020d8 <HAL_RCC_OscConfig+0x1e0>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	da0a      	bge.n	8001ff8 <HAL_RCC_OscConfig+0x100>
 8001fe2:	4b65      	ldr	r3, [pc, #404]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	015b      	lsls	r3, r3, #5
 8001ff0:	4961      	ldr	r1, [pc, #388]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	60cb      	str	r3, [r1, #12]
 8001ff6:	e06f      	b.n	80020d8 <HAL_RCC_OscConfig+0x1e0>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002000:	d30a      	bcc.n	8002018 <HAL_RCC_OscConfig+0x120>
 8002002:	4b5d      	ldr	r3, [pc, #372]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	029b      	lsls	r3, r3, #10
 8002010:	4959      	ldr	r1, [pc, #356]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002012:	4313      	orrs	r3, r2
 8002014:	60cb      	str	r3, [r1, #12]
 8002016:	e05f      	b.n	80020d8 <HAL_RCC_OscConfig+0x1e0>
 8002018:	4b57      	ldr	r3, [pc, #348]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	03db      	lsls	r3, r3, #15
 8002026:	4954      	ldr	r1, [pc, #336]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002028:	4313      	orrs	r3, r2
 800202a:	60cb      	str	r3, [r1, #12]
 800202c:	e054      	b.n	80020d8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800202e:	4b52      	ldr	r3, [pc, #328]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	4a51      	ldr	r2, [pc, #324]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002034:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002038:	6093      	str	r3, [r2, #8]
 800203a:	4b4f      	ldr	r3, [pc, #316]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002046:	494c      	ldr	r1, [pc, #304]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002048:	4313      	orrs	r3, r2
 800204a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002054:	d309      	bcc.n	800206a <HAL_RCC_OscConfig+0x172>
 8002056:	4b48      	ldr	r3, [pc, #288]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f023 021f 	bic.w	r2, r3, #31
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4945      	ldr	r1, [pc, #276]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002064:	4313      	orrs	r3, r2
 8002066:	60cb      	str	r3, [r1, #12]
 8002068:	e028      	b.n	80020bc <HAL_RCC_OscConfig+0x1c4>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	2b00      	cmp	r3, #0
 8002070:	da0a      	bge.n	8002088 <HAL_RCC_OscConfig+0x190>
 8002072:	4b41      	ldr	r3, [pc, #260]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	015b      	lsls	r3, r3, #5
 8002080:	493d      	ldr	r1, [pc, #244]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002082:	4313      	orrs	r3, r2
 8002084:	60cb      	str	r3, [r1, #12]
 8002086:	e019      	b.n	80020bc <HAL_RCC_OscConfig+0x1c4>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002090:	d30a      	bcc.n	80020a8 <HAL_RCC_OscConfig+0x1b0>
 8002092:	4b39      	ldr	r3, [pc, #228]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	029b      	lsls	r3, r3, #10
 80020a0:	4935      	ldr	r1, [pc, #212]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60cb      	str	r3, [r1, #12]
 80020a6:	e009      	b.n	80020bc <HAL_RCC_OscConfig+0x1c4>
 80020a8:	4b33      	ldr	r3, [pc, #204]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	03db      	lsls	r3, r3, #15
 80020b6:	4930      	ldr	r1, [pc, #192]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80020bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10a      	bne.n	80020d8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c6:	4618      	mov	r0, r3
 80020c8:	f001 f93c 	bl	8003344 <RCC_SetFlashLatencyFromMSIRange>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	f000 bde5 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80020d8:	f001 f8de 	bl	8003298 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020dc:	4b27      	ldr	r3, [pc, #156]	@ (800217c <HAL_RCC_OscConfig+0x284>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff f911 	bl	8001308 <HAL_InitTick>
 80020e6:	4603      	mov	r3, r0
 80020e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80020ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 808a 	beq.w	800220a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80020f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020fa:	f000 bdd2 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d066      	beq.n	80021d4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a1b      	ldr	r2, [pc, #108]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002112:	f7ff f983 	bl	800141c <HAL_GetTick>
 8002116:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002118:	e009      	b.n	800212e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800211a:	f7ff f97f 	bl	800141c <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d902      	bls.n	800212e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	f000 bdba 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0ef      	beq.n	800211a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800213a:	4b0f      	ldr	r3, [pc, #60]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	4a0e      	ldr	r2, [pc, #56]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002140:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002144:	6093      	str	r3, [r2, #8]
 8002146:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002152:	4909      	ldr	r1, [pc, #36]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002154:	4313      	orrs	r3, r2
 8002156:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002160:	d30e      	bcc.n	8002180 <HAL_RCC_OscConfig+0x288>
 8002162:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	f023 021f 	bic.w	r2, r3, #31
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	4902      	ldr	r1, [pc, #8]	@ (8002178 <HAL_RCC_OscConfig+0x280>)
 8002170:	4313      	orrs	r3, r2
 8002172:	60cb      	str	r3, [r1, #12]
 8002174:	e04a      	b.n	800220c <HAL_RCC_OscConfig+0x314>
 8002176:	bf00      	nop
 8002178:	46020c00 	.word	0x46020c00
 800217c:	20000014 	.word	0x20000014
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002184:	2b00      	cmp	r3, #0
 8002186:	da0a      	bge.n	800219e <HAL_RCC_OscConfig+0x2a6>
 8002188:	4b98      	ldr	r3, [pc, #608]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	015b      	lsls	r3, r3, #5
 8002196:	4995      	ldr	r1, [pc, #596]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002198:	4313      	orrs	r3, r2
 800219a:	60cb      	str	r3, [r1, #12]
 800219c:	e036      	b.n	800220c <HAL_RCC_OscConfig+0x314>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021a6:	d30a      	bcc.n	80021be <HAL_RCC_OscConfig+0x2c6>
 80021a8:	4b90      	ldr	r3, [pc, #576]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	029b      	lsls	r3, r3, #10
 80021b6:	498d      	ldr	r1, [pc, #564]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	60cb      	str	r3, [r1, #12]
 80021bc:	e026      	b.n	800220c <HAL_RCC_OscConfig+0x314>
 80021be:	4b8b      	ldr	r3, [pc, #556]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	03db      	lsls	r3, r3, #15
 80021cc:	4987      	ldr	r1, [pc, #540]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60cb      	str	r3, [r1, #12]
 80021d2:	e01b      	b.n	800220c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80021d4:	4b85      	ldr	r3, [pc, #532]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a84      	ldr	r2, [pc, #528]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021da:	f023 0301 	bic.w	r3, r3, #1
 80021de:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80021e0:	f7ff f91c 	bl	800141c <HAL_GetTick>
 80021e4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80021e6:	e009      	b.n	80021fc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021e8:	f7ff f918 	bl	800141c <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d902      	bls.n	80021fc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	f000 bd53 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80021fc:	4b7b      	ldr	r3, [pc, #492]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1ef      	bne.n	80021e8 <HAL_RCC_OscConfig+0x2f0>
 8002208:	e000      	b.n	800220c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800220a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 808b 	beq.w	8002330 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800221a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800221c:	2b08      	cmp	r3, #8
 800221e:	d005      	beq.n	800222c <HAL_RCC_OscConfig+0x334>
 8002220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002222:	2b0c      	cmp	r3, #12
 8002224:	d109      	bne.n	800223a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002228:	2b03      	cmp	r3, #3
 800222a:	d106      	bne.n	800223a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d17d      	bne.n	8002330 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	f000 bd34 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002242:	d106      	bne.n	8002252 <HAL_RCC_OscConfig+0x35a>
 8002244:	4b69      	ldr	r3, [pc, #420]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a68      	ldr	r2, [pc, #416]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800224a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	e041      	b.n	80022d6 <HAL_RCC_OscConfig+0x3de>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800225a:	d112      	bne.n	8002282 <HAL_RCC_OscConfig+0x38a>
 800225c:	4b63      	ldr	r3, [pc, #396]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a62      	ldr	r2, [pc, #392]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002262:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002266:	6013      	str	r3, [r2, #0]
 8002268:	4b60      	ldr	r3, [pc, #384]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a5f      	ldr	r2, [pc, #380]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800226e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	4b5d      	ldr	r3, [pc, #372]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a5c      	ldr	r2, [pc, #368]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800227a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	e029      	b.n	80022d6 <HAL_RCC_OscConfig+0x3de>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800228a:	d112      	bne.n	80022b2 <HAL_RCC_OscConfig+0x3ba>
 800228c:	4b57      	ldr	r3, [pc, #348]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a56      	ldr	r2, [pc, #344]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002292:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002296:	6013      	str	r3, [r2, #0]
 8002298:	4b54      	ldr	r3, [pc, #336]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a53      	ldr	r2, [pc, #332]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800229e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	4b51      	ldr	r3, [pc, #324]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a50      	ldr	r2, [pc, #320]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	e011      	b.n	80022d6 <HAL_RCC_OscConfig+0x3de>
 80022b2:	4b4e      	ldr	r3, [pc, #312]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a4d      	ldr	r2, [pc, #308]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	4b4b      	ldr	r3, [pc, #300]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a4a      	ldr	r2, [pc, #296]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	4b48      	ldr	r3, [pc, #288]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a47      	ldr	r2, [pc, #284]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80022d4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d014      	beq.n	8002308 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80022de:	f7ff f89d 	bl	800141c <HAL_GetTick>
 80022e2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022e4:	e009      	b.n	80022fa <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e6:	f7ff f899 	bl	800141c <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b64      	cmp	r3, #100	@ 0x64
 80022f2:	d902      	bls.n	80022fa <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	f000 bcd4 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022fa:	4b3c      	ldr	r3, [pc, #240]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0ef      	beq.n	80022e6 <HAL_RCC_OscConfig+0x3ee>
 8002306:	e013      	b.n	8002330 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8002308:	f7ff f888 	bl	800141c <HAL_GetTick>
 800230c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800230e:	e009      	b.n	8002324 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002310:	f7ff f884 	bl	800141c <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	@ 0x64
 800231c:	d902      	bls.n	8002324 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	f000 bcbf 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002324:	4b31      	ldr	r3, [pc, #196]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1ef      	bne.n	8002310 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d05f      	beq.n	80023fc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800233c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233e:	2b04      	cmp	r3, #4
 8002340:	d005      	beq.n	800234e <HAL_RCC_OscConfig+0x456>
 8002342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002344:	2b0c      	cmp	r3, #12
 8002346:	d114      	bne.n	8002372 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800234a:	2b02      	cmp	r3, #2
 800234c:	d111      	bne.n	8002372 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d102      	bne.n	800235c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	f000 bca3 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800235c:	4b23      	ldr	r3, [pc, #140]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691b      	ldr	r3, [r3, #16]
 8002368:	041b      	lsls	r3, r3, #16
 800236a:	4920      	ldr	r1, [pc, #128]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800236c:	4313      	orrs	r3, r2
 800236e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002370:	e044      	b.n	80023fc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d024      	beq.n	80023c4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800237a:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a1b      	ldr	r2, [pc, #108]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002384:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002386:	f7ff f849 	bl	800141c <HAL_GetTick>
 800238a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800238c:	e009      	b.n	80023a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238e:	f7ff f845 	bl	800141c <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d902      	bls.n	80023a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	f000 bc80 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023a2:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0ef      	beq.n	800238e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80023ae:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	041b      	lsls	r3, r3, #16
 80023bc:	490b      	ldr	r1, [pc, #44]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	610b      	str	r3, [r1, #16]
 80023c2:	e01b      	b.n	80023fc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a08      	ldr	r2, [pc, #32]	@ (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023ce:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80023d0:	f7ff f824 	bl	800141c <HAL_GetTick>
 80023d4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023d6:	e00b      	b.n	80023f0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d8:	f7ff f820 	bl	800141c <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d904      	bls.n	80023f0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	f000 bc5b 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
 80023ec:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023f0:	4baf      	ldr	r3, [pc, #700]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1ed      	bne.n	80023d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 80c8 	beq.w	800259a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002410:	4ba7      	ldr	r3, [pc, #668]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002412:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002416:	f003 0304 	and.w	r3, r3, #4
 800241a:	2b00      	cmp	r3, #0
 800241c:	d111      	bne.n	8002442 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800241e:	4ba4      	ldr	r3, [pc, #656]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002420:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002424:	4aa2      	ldr	r2, [pc, #648]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002426:	f043 0304 	orr.w	r3, r3, #4
 800242a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800242e:	4ba0      	ldr	r3, [pc, #640]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002430:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800243c:	2301      	movs	r3, #1
 800243e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002442:	4b9c      	ldr	r3, [pc, #624]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 8002444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d119      	bne.n	8002482 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800244e:	4b99      	ldr	r3, [pc, #612]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 8002450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002452:	4a98      	ldr	r2, [pc, #608]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800245a:	f7fe ffdf 	bl	800141c <HAL_GetTick>
 800245e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002460:	e009      	b.n	8002476 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002462:	f7fe ffdb 	bl	800141c <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d902      	bls.n	8002476 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	f000 bc16 	b.w	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002476:	4b8f      	ldr	r3, [pc, #572]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0ef      	beq.n	8002462 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d05f      	beq.n	800254a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800248a:	4b89      	ldr	r3, [pc, #548]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800248c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002490:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699a      	ldr	r2, [r3, #24]
 8002496:	6a3b      	ldr	r3, [r7, #32]
 8002498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249c:	429a      	cmp	r2, r3
 800249e:	d037      	beq.n	8002510 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d006      	beq.n	80024b8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e3f4      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80024b8:	6a3b      	ldr	r3, [r7, #32]
 80024ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d01b      	beq.n	80024fa <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80024c2:	4b7b      	ldr	r3, [pc, #492]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80024c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024c8:	4a79      	ldr	r2, [pc, #484]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80024ca:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80024ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80024d2:	f7fe ffa3 	bl	800141c <HAL_GetTick>
 80024d6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024da:	f7fe ff9f 	bl	800141c <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b05      	cmp	r3, #5
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e3da      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80024ec:	4b70      	ldr	r3, [pc, #448]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80024ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ef      	bne.n	80024da <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80024fa:	4b6d      	ldr	r3, [pc, #436]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80024fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002500:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	4969      	ldr	r1, [pc, #420]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8002510:	4b67      	ldr	r3, [pc, #412]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002512:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002516:	4a66      	ldr	r2, [pc, #408]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002518:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800251c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002520:	f7fe ff7c 	bl	800141c <HAL_GetTick>
 8002524:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002528:	f7fe ff78 	bl	800141c <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b05      	cmp	r3, #5
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e3b3      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800253a:	4b5d      	ldr	r3, [pc, #372]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800253c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002540:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0ef      	beq.n	8002528 <HAL_RCC_OscConfig+0x630>
 8002548:	e01b      	b.n	8002582 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800254a:	4b59      	ldr	r3, [pc, #356]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800254c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002550:	4a57      	ldr	r2, [pc, #348]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002552:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002556:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800255a:	f7fe ff5f 	bl	800141c <HAL_GetTick>
 800255e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002562:	f7fe ff5b 	bl	800141c <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b05      	cmp	r3, #5
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e396      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002574:	4b4e      	ldr	r3, [pc, #312]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002576:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800257a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1ef      	bne.n	8002562 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002582:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002586:	2b01      	cmp	r3, #1
 8002588:	d107      	bne.n	800259a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258a:	4b49      	ldr	r3, [pc, #292]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800258c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002590:	4a47      	ldr	r2, [pc, #284]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002592:	f023 0304 	bic.w	r3, r3, #4
 8002596:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 8111 	beq.w	80027ca <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80025a8:	2300      	movs	r3, #0
 80025aa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ae:	4b40      	ldr	r3, [pc, #256]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80025b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d111      	bne.n	80025e0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025bc:	4b3c      	ldr	r3, [pc, #240]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80025be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025c2:	4a3b      	ldr	r2, [pc, #236]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80025cc:	4b38      	ldr	r3, [pc, #224]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 80025ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d2:	f003 0304 	and.w	r3, r3, #4
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80025da:	2301      	movs	r3, #1
 80025dc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80025e0:	4b34      	ldr	r3, [pc, #208]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 80025e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d118      	bne.n	800261e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80025ec:	4b31      	ldr	r3, [pc, #196]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 80025ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f0:	4a30      	ldr	r2, [pc, #192]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025f8:	f7fe ff10 	bl	800141c <HAL_GetTick>
 80025fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80025fe:	e008      	b.n	8002612 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002600:	f7fe ff0c 	bl	800141c <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e347      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002612:	4b28      	ldr	r3, [pc, #160]	@ (80026b4 <HAL_RCC_OscConfig+0x7bc>)
 8002614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0f0      	beq.n	8002600 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	d01f      	beq.n	800266a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	2b00      	cmp	r3, #0
 8002634:	d010      	beq.n	8002658 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002636:	4b1e      	ldr	r3, [pc, #120]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002638:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800263c:	4a1c      	ldr	r2, [pc, #112]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800263e:	f043 0304 	orr.w	r3, r3, #4
 8002642:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002646:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002648:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800264c:	4a18      	ldr	r2, [pc, #96]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002656:	e018      	b.n	800268a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002658:	4b15      	ldr	r3, [pc, #84]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800265a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800265e:	4a14      	ldr	r2, [pc, #80]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002668:	e00f      	b.n	800268a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800266a:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800266c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002670:	4a0f      	ldr	r2, [pc, #60]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002672:	f023 0301 	bic.w	r3, r3, #1
 8002676:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800267a:	4b0d      	ldr	r3, [pc, #52]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 800267c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002680:	4a0b      	ldr	r2, [pc, #44]	@ (80026b0 <HAL_RCC_OscConfig+0x7b8>)
 8002682:	f023 0304 	bic.w	r3, r3, #4
 8002686:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d057      	beq.n	8002742 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002692:	f7fe fec3 	bl	800141c <HAL_GetTick>
 8002696:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002698:	e00e      	b.n	80026b8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800269a:	f7fe febf 	bl	800141c <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d905      	bls.n	80026b8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e2f8      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
 80026b0:	46020c00 	.word	0x46020c00
 80026b4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026b8:	4b9c      	ldr	r3, [pc, #624]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80026ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0e9      	beq.n	800269a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d01b      	beq.n	800270a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80026d2:	4b96      	ldr	r3, [pc, #600]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80026d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026d8:	4a94      	ldr	r2, [pc, #592]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80026da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80026e2:	e00a      	b.n	80026fa <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e4:	f7fe fe9a 	bl	800141c <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e2d3      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80026fa:	4b8c      	ldr	r3, [pc, #560]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80026fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0ed      	beq.n	80026e4 <HAL_RCC_OscConfig+0x7ec>
 8002708:	e053      	b.n	80027b2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800270a:	4b88      	ldr	r3, [pc, #544]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 800270c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002710:	4a86      	ldr	r2, [pc, #536]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002716:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800271a:	e00a      	b.n	8002732 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271c:	f7fe fe7e 	bl	800141c <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272a:	4293      	cmp	r3, r2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e2b7      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002732:	4b7e      	ldr	r3, [pc, #504]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1ed      	bne.n	800271c <HAL_RCC_OscConfig+0x824>
 8002740:	e037      	b.n	80027b2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8002742:	f7fe fe6b 	bl	800141c <HAL_GetTick>
 8002746:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002748:	e00a      	b.n	8002760 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274a:	f7fe fe67 	bl	800141c <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002758:	4293      	cmp	r3, r2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e2a0      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002760:	4b72      	ldr	r3, [pc, #456]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d1ed      	bne.n	800274a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800276e:	4b6f      	ldr	r3, [pc, #444]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002778:	2b00      	cmp	r3, #0
 800277a:	d01a      	beq.n	80027b2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800277c:	4b6b      	ldr	r3, [pc, #428]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 800277e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002782:	4a6a      	ldr	r2, [pc, #424]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002784:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002788:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800278c:	e00a      	b.n	80027a4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278e:	f7fe fe45 	bl	800141c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279c:	4293      	cmp	r3, r2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e27e      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80027a4:	4b61      	ldr	r3, [pc, #388]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80027a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1ed      	bne.n	800278e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027b2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d107      	bne.n	80027ca <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ba:	4b5c      	ldr	r3, [pc, #368]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80027bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c0:	4a5a      	ldr	r2, [pc, #360]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80027c2:	f023 0304 	bic.w	r3, r3, #4
 80027c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0320 	and.w	r3, r3, #32
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d036      	beq.n	8002844 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d019      	beq.n	8002812 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80027de:	4b53      	ldr	r3, [pc, #332]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a52      	ldr	r2, [pc, #328]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80027e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027e8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80027ea:	f7fe fe17 	bl	800141c <HAL_GetTick>
 80027ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027f2:	f7fe fe13 	bl	800141c <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e24e      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002804:	4b49      	ldr	r3, [pc, #292]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x8fa>
 8002810:	e018      	b.n	8002844 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8002812:	4b46      	ldr	r3, [pc, #280]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a45      	ldr	r2, [pc, #276]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002818:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800281c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800281e:	f7fe fdfd 	bl	800141c <HAL_GetTick>
 8002822:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002826:	f7fe fdf9 	bl	800141c <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e234      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002838:	4b3c      	ldr	r3, [pc, #240]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1f0      	bne.n	8002826 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800284c:	2b00      	cmp	r3, #0
 800284e:	d036      	beq.n	80028be <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002854:	2b00      	cmp	r3, #0
 8002856:	d019      	beq.n	800288c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8002858:	4b34      	ldr	r3, [pc, #208]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a33      	ldr	r2, [pc, #204]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 800285e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002862:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002864:	f7fe fdda 	bl	800141c <HAL_GetTick>
 8002868:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800286c:	f7fe fdd6 	bl	800141c <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e211      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800287e:	4b2b      	ldr	r3, [pc, #172]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0x974>
 800288a:	e018      	b.n	80028be <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800288c:	4b27      	ldr	r3, [pc, #156]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a26      	ldr	r2, [pc, #152]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002892:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002896:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002898:	f7fe fdc0 	bl	800141c <HAL_GetTick>
 800289c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80028a0:	f7fe fdbc 	bl	800141c <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1f7      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80028b2:	4b1e      	ldr	r3, [pc, #120]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1f0      	bne.n	80028a0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d07f      	beq.n	80029ca <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d062      	beq.n	8002998 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80028d2:	4b16      	ldr	r3, [pc, #88]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	4a15      	ldr	r2, [pc, #84]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80028d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028dc:	6093      	str	r3, [r2, #8]
 80028de:	4b13      	ldr	r3, [pc, #76]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ea:	4910      	ldr	r1, [pc, #64]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80028f8:	d309      	bcc.n	800290e <HAL_RCC_OscConfig+0xa16>
 80028fa:	4b0c      	ldr	r3, [pc, #48]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f023 021f 	bic.w	r2, r3, #31
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	4909      	ldr	r1, [pc, #36]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002908:	4313      	orrs	r3, r2
 800290a:	60cb      	str	r3, [r1, #12]
 800290c:	e02a      	b.n	8002964 <HAL_RCC_OscConfig+0xa6c>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	2b00      	cmp	r3, #0
 8002914:	da0c      	bge.n	8002930 <HAL_RCC_OscConfig+0xa38>
 8002916:	4b05      	ldr	r3, [pc, #20]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	015b      	lsls	r3, r3, #5
 8002924:	4901      	ldr	r1, [pc, #4]	@ (800292c <HAL_RCC_OscConfig+0xa34>)
 8002926:	4313      	orrs	r3, r2
 8002928:	60cb      	str	r3, [r1, #12]
 800292a:	e01b      	b.n	8002964 <HAL_RCC_OscConfig+0xa6c>
 800292c:	46020c00 	.word	0x46020c00
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002938:	d30a      	bcc.n	8002950 <HAL_RCC_OscConfig+0xa58>
 800293a:	4ba1      	ldr	r3, [pc, #644]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	029b      	lsls	r3, r3, #10
 8002948:	499d      	ldr	r1, [pc, #628]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 800294a:	4313      	orrs	r3, r2
 800294c:	60cb      	str	r3, [r1, #12]
 800294e:	e009      	b.n	8002964 <HAL_RCC_OscConfig+0xa6c>
 8002950:	4b9b      	ldr	r3, [pc, #620]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	03db      	lsls	r3, r3, #15
 800295e:	4998      	ldr	r1, [pc, #608]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002960:	4313      	orrs	r3, r2
 8002962:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8002964:	4b96      	ldr	r3, [pc, #600]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a95      	ldr	r2, [pc, #596]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 800296a:	f043 0310 	orr.w	r3, r3, #16
 800296e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002970:	f7fe fd54 	bl	800141c <HAL_GetTick>
 8002974:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002978:	f7fe fd50 	bl	800141c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e18b      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800298a:	4b8d      	ldr	r3, [pc, #564]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0f0      	beq.n	8002978 <HAL_RCC_OscConfig+0xa80>
 8002996:	e018      	b.n	80029ca <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8002998:	4b89      	ldr	r3, [pc, #548]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a88      	ldr	r2, [pc, #544]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 800299e:	f023 0310 	bic.w	r3, r3, #16
 80029a2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80029a4:	f7fe fd3a 	bl	800141c <HAL_GetTick>
 80029a8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80029ac:	f7fe fd36 	bl	800141c <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e171      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80029be:	4b80      	ldr	r3, [pc, #512]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0320 	and.w	r3, r3, #32
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8166 	beq.w	8002ca0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029da:	4b79      	ldr	r3, [pc, #484]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	f003 030c 	and.w	r3, r3, #12
 80029e2:	2b0c      	cmp	r3, #12
 80029e4:	f000 80f2 	beq.w	8002bcc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	f040 80c5 	bne.w	8002b7c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80029f2:	4b73      	ldr	r3, [pc, #460]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a72      	ldr	r2, [pc, #456]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 80029f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029fc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80029fe:	f7fe fd0d 	bl	800141c <HAL_GetTick>
 8002a02:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a06:	f7fe fd09 	bl	800141c <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e144      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a18:	4b69      	ldr	r3, [pc, #420]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1f0      	bne.n	8002a06 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a24:	4b66      	ldr	r3, [pc, #408]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d111      	bne.n	8002a56 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8002a32:	4b63      	ldr	r3, [pc, #396]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a38:	4a61      	ldr	r2, [pc, #388]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a3a:	f043 0304 	orr.w	r3, r3, #4
 8002a3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002a42:	4b5f      	ldr	r3, [pc, #380]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002a56:	4b5b      	ldr	r3, [pc, #364]	@ (8002bc4 <HAL_RCC_OscConfig+0xccc>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a62:	d102      	bne.n	8002a6a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8002a64:	2301      	movs	r3, #1
 8002a66:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002a6a:	4b56      	ldr	r3, [pc, #344]	@ (8002bc4 <HAL_RCC_OscConfig+0xccc>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	4a55      	ldr	r2, [pc, #340]	@ (8002bc4 <HAL_RCC_OscConfig+0xccc>)
 8002a70:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a74:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002a76:	4b52      	ldr	r3, [pc, #328]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a7e:	f023 0303 	bic.w	r3, r3, #3
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a8a:	3a01      	subs	r2, #1
 8002a8c:	0212      	lsls	r2, r2, #8
 8002a8e:	4311      	orrs	r1, r2
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a94:	430a      	orrs	r2, r1
 8002a96:	494a      	ldr	r1, [pc, #296]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8002a9c:	4b48      	ldr	r3, [pc, #288]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002a9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002aa0:	4b49      	ldr	r3, [pc, #292]	@ (8002bc8 <HAL_RCC_OscConfig+0xcd0>)
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002aa8:	3a01      	subs	r2, #1
 8002aaa:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ab2:	3a01      	subs	r2, #1
 8002ab4:	0252      	lsls	r2, r2, #9
 8002ab6:	b292      	uxth	r2, r2
 8002ab8:	4311      	orrs	r1, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002abe:	3a01      	subs	r2, #1
 8002ac0:	0412      	lsls	r2, r2, #16
 8002ac2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002ac6:	4311      	orrs	r1, r2
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002acc:	3a01      	subs	r2, #1
 8002ace:	0612      	lsls	r2, r2, #24
 8002ad0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	493a      	ldr	r1, [pc, #232]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002adc:	4b38      	ldr	r3, [pc, #224]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae0:	4a37      	ldr	r2, [pc, #220]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002ae2:	f023 0310 	bic.w	r3, r3, #16
 8002ae6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aec:	4a34      	ldr	r2, [pc, #208]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002af2:	4b33      	ldr	r3, [pc, #204]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	4a32      	ldr	r2, [pc, #200]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002af8:	f043 0310 	orr.w	r3, r3, #16
 8002afc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8002afe:	4b30      	ldr	r3, [pc, #192]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	f023 020c 	bic.w	r2, r3, #12
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0a:	492d      	ldr	r1, [pc, #180]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8002b10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d105      	bne.n	8002b24 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002b18:	4b2a      	ldr	r3, [pc, #168]	@ (8002bc4 <HAL_RCC_OscConfig+0xccc>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	4a29      	ldr	r2, [pc, #164]	@ (8002bc4 <HAL_RCC_OscConfig+0xccc>)
 8002b1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b22:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8002b24:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d107      	bne.n	8002b3c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8002b2c:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b32:	4a23      	ldr	r2, [pc, #140]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b34:	f023 0304 	bic.w	r3, r3, #4
 8002b38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8002b3c:	4b20      	ldr	r3, [pc, #128]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b46:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002b48:	f7fe fc68 	bl	800141c <HAL_GetTick>
 8002b4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b50:	f7fe fc64 	bl	800141c <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e09f      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002b62:	4b17      	ldr	r3, [pc, #92]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0f0      	beq.n	8002b50 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002b6e:	4b14      	ldr	r3, [pc, #80]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b72:	4a13      	ldr	r2, [pc, #76]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b78:	6293      	str	r3, [r2, #40]	@ 0x28
 8002b7a:	e091      	b.n	8002ca0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002b7c:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a0f      	ldr	r2, [pc, #60]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002b82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b86:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002b88:	f7fe fc48 	bl	800141c <HAL_GetTick>
 8002b8c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe fc44 	bl	800141c <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e07f      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002ba2:	4b07      	ldr	r3, [pc, #28]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002bae:	4b04      	ldr	r3, [pc, #16]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb2:	4a03      	ldr	r2, [pc, #12]	@ (8002bc0 <HAL_RCC_OscConfig+0xcc8>)
 8002bb4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002bb8:	f023 0303 	bic.w	r3, r3, #3
 8002bbc:	6293      	str	r3, [r2, #40]	@ 0x28
 8002bbe:	e06f      	b.n	8002ca0 <HAL_RCC_OscConfig+0xda8>
 8002bc0:	46020c00 	.word	0x46020c00
 8002bc4:	46020800 	.word	0x46020800
 8002bc8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002bcc:	4b37      	ldr	r3, [pc, #220]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002bd2:	4b36      	ldr	r3, [pc, #216]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bd6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d039      	beq.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f003 0203 	and.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d132      	bne.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	0a1b      	lsrs	r3, r3, #8
 8002bf2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d129      	bne.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d122      	bne.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c18:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d11a      	bne.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	0a5b      	lsrs	r3, r3, #9
 8002c22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d111      	bne.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	0c1b      	lsrs	r3, r3, #16
 8002c34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c3c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d108      	bne.n	8002c54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	0e1b      	lsrs	r3, r3, #24
 8002c46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c4e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e024      	b.n	8002ca2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002c58:	4b14      	ldr	r3, [pc, #80]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5c:	08db      	lsrs	r3, r3, #3
 8002c5e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d01a      	beq.n	8002ca0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002c6a:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002c70:	f023 0310 	bic.w	r3, r3, #16
 8002c74:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c76:	f7fe fbd1 	bl	800141c <HAL_GetTick>
 8002c7a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8002c7c:	bf00      	nop
 8002c7e:	f7fe fbcd 	bl	800141c <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d0f9      	beq.n	8002c7e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8e:	4a07      	ldr	r2, [pc, #28]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002c94:	4b05      	ldr	r3, [pc, #20]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c98:	4a04      	ldr	r2, [pc, #16]	@ (8002cac <HAL_RCC_OscConfig+0xdb4>)
 8002c9a:	f043 0310 	orr.w	r3, r3, #16
 8002c9e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3738      	adds	r7, #56	@ 0x38
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	46020c00 	.word	0x46020c00

08002cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e1d9      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc4:	4b9b      	ldr	r3, [pc, #620]	@ (8002f34 <HAL_RCC_ClockConfig+0x284>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 030f 	and.w	r3, r3, #15
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d910      	bls.n	8002cf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd2:	4b98      	ldr	r3, [pc, #608]	@ (8002f34 <HAL_RCC_ClockConfig+0x284>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f023 020f 	bic.w	r2, r3, #15
 8002cda:	4996      	ldr	r1, [pc, #600]	@ (8002f34 <HAL_RCC_ClockConfig+0x284>)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ce2:	4b94      	ldr	r3, [pc, #592]	@ (8002f34 <HAL_RCC_ClockConfig+0x284>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 030f 	and.w	r3, r3, #15
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d001      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e1c1      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0310 	and.w	r3, r3, #16
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d010      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	695a      	ldr	r2, [r3, #20]
 8002d04:	4b8c      	ldr	r3, [pc, #560]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d908      	bls.n	8002d22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8002d10:	4b89      	ldr	r3, [pc, #548]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	4986      	ldr	r1, [pc, #536]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d012      	beq.n	8002d54 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	691a      	ldr	r2, [r3, #16]
 8002d32:	4b81      	ldr	r3, [pc, #516]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	091b      	lsrs	r3, r3, #4
 8002d38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d909      	bls.n	8002d54 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002d40:	4b7d      	ldr	r3, [pc, #500]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	497a      	ldr	r1, [pc, #488]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d010      	beq.n	8002d82 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	4b74      	ldr	r3, [pc, #464]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d908      	bls.n	8002d82 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002d70:	4b71      	ldr	r3, [pc, #452]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	496e      	ldr	r1, [pc, #440]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d010      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	4b69      	ldr	r3, [pc, #420]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d908      	bls.n	8002db0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002d9e:	4b66      	ldr	r3, [pc, #408]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	f023 020f 	bic.w	r2, r3, #15
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	4963      	ldr	r1, [pc, #396]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 80d2 	beq.w	8002f62 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b03      	cmp	r3, #3
 8002dc8:	d143      	bne.n	8002e52 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dca:	4b5b      	ldr	r3, [pc, #364]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d110      	bne.n	8002dfa <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	4b57      	ldr	r3, [pc, #348]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dde:	4a56      	ldr	r2, [pc, #344]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002de0:	f043 0304 	orr.w	r3, r3, #4
 8002de4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002de8:	4b53      	ldr	r3, [pc, #332]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dee:	f003 0304 	and.w	r3, r3, #4
 8002df2:	60bb      	str	r3, [r7, #8]
 8002df4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8002df6:	2301      	movs	r3, #1
 8002df8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8002dfa:	f7fe fb0f 	bl	800141c <HAL_GetTick>
 8002dfe:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002e00:	4b4e      	ldr	r3, [pc, #312]	@ (8002f3c <HAL_RCC_ClockConfig+0x28c>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00f      	beq.n	8002e2c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8002e0e:	f7fe fb05 	bl	800141c <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e12b      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002e20:	4b46      	ldr	r3, [pc, #280]	@ (8002f3c <HAL_RCC_ClockConfig+0x28c>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002e2c:	7dfb      	ldrb	r3, [r7, #23]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d107      	bne.n	8002e42 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002e32:	4b41      	ldr	r3, [pc, #260]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e38:	4a3f      	ldr	r2, [pc, #252]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e3a:	f023 0304 	bic.w	r3, r3, #4
 8002e3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002e42:	4b3d      	ldr	r3, [pc, #244]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d121      	bne.n	8002e92 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e112      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d107      	bne.n	8002e6a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e5a:	4b37      	ldr	r3, [pc, #220]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d115      	bne.n	8002e92 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e106      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d107      	bne.n	8002e82 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002e72:	4b31      	ldr	r3, [pc, #196]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0304 	and.w	r3, r3, #4
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d109      	bne.n	8002e92 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e0fa      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e82:	4b2d      	ldr	r3, [pc, #180]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e0f2      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002e92:	4b29      	ldr	r3, [pc, #164]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	f023 0203 	bic.w	r2, r3, #3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	4926      	ldr	r1, [pc, #152]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002ea4:	f7fe faba 	bl	800141c <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	d112      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eb2:	e00a      	b.n	8002eca <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb4:	f7fe fab2 	bl	800141c <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e0d6      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eca:	4b1b      	ldr	r3, [pc, #108]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	f003 030c 	and.w	r3, r3, #12
 8002ed2:	2b0c      	cmp	r3, #12
 8002ed4:	d1ee      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x204>
 8002ed6:	e044      	b.n	8002f62 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d112      	bne.n	8002f06 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ee0:	e00a      	b.n	8002ef8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee2:	f7fe fa9b 	bl	800141c <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e0bf      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f003 030c 	and.w	r3, r3, #12
 8002f00:	2b08      	cmp	r3, #8
 8002f02:	d1ee      	bne.n	8002ee2 <HAL_RCC_ClockConfig+0x232>
 8002f04:	e02d      	b.n	8002f62 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d123      	bne.n	8002f56 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002f0e:	e00a      	b.n	8002f26 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f10:	f7fe fa84 	bl	800141c <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e0a8      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002f26:	4b04      	ldr	r3, [pc, #16]	@ (8002f38 <HAL_RCC_ClockConfig+0x288>)
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1ee      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x260>
 8002f32:	e016      	b.n	8002f62 <HAL_RCC_ClockConfig+0x2b2>
 8002f34:	40022000 	.word	0x40022000
 8002f38:	46020c00 	.word	0x46020c00
 8002f3c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f40:	f7fe fa6c 	bl	800141c <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e090      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f56:	4b4a      	ldr	r3, [pc, #296]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d1ee      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d010      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	4b43      	ldr	r3, [pc, #268]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	f003 030f 	and.w	r3, r3, #15
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d208      	bcs.n	8002f90 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002f7e:	4b40      	ldr	r3, [pc, #256]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	f023 020f 	bic.w	r2, r3, #15
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	493d      	ldr	r1, [pc, #244]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f90:	4b3c      	ldr	r3, [pc, #240]	@ (8003084 <HAL_RCC_ClockConfig+0x3d4>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 030f 	and.w	r3, r3, #15
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d210      	bcs.n	8002fc0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9e:	4b39      	ldr	r3, [pc, #228]	@ (8003084 <HAL_RCC_ClockConfig+0x3d4>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 020f 	bic.w	r2, r3, #15
 8002fa6:	4937      	ldr	r1, [pc, #220]	@ (8003084 <HAL_RCC_ClockConfig+0x3d4>)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fae:	4b35      	ldr	r3, [pc, #212]	@ (8003084 <HAL_RCC_ClockConfig+0x3d4>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e05b      	b.n	8003078 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d010      	beq.n	8002fee <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d208      	bcs.n	8002fee <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002fdc:	4b28      	ldr	r3, [pc, #160]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	4925      	ldr	r1, [pc, #148]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d012      	beq.n	8003020 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691a      	ldr	r2, [r3, #16]
 8002ffe:	4b20      	ldr	r3, [pc, #128]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	091b      	lsrs	r3, r3, #4
 8003004:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003008:	429a      	cmp	r2, r3
 800300a:	d209      	bcs.n	8003020 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800300c:	4b1c      	ldr	r3, [pc, #112]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	011b      	lsls	r3, r3, #4
 800301a:	4919      	ldr	r1, [pc, #100]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 800301c:	4313      	orrs	r3, r2
 800301e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0310 	and.w	r3, r3, #16
 8003028:	2b00      	cmp	r3, #0
 800302a:	d010      	beq.n	800304e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	695a      	ldr	r2, [r3, #20]
 8003030:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8003032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003034:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003038:	429a      	cmp	r2, r3
 800303a:	d208      	bcs.n	800304e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800303c:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	490d      	ldr	r1, [pc, #52]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 800304a:	4313      	orrs	r3, r2
 800304c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800304e:	f000 f821 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8003052:	4602      	mov	r2, r0
 8003054:	4b0a      	ldr	r3, [pc, #40]	@ (8003080 <HAL_RCC_ClockConfig+0x3d0>)
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	f003 030f 	and.w	r3, r3, #15
 800305c:	490a      	ldr	r1, [pc, #40]	@ (8003088 <HAL_RCC_ClockConfig+0x3d8>)
 800305e:	5ccb      	ldrb	r3, [r1, r3]
 8003060:	fa22 f303 	lsr.w	r3, r2, r3
 8003064:	4a09      	ldr	r2, [pc, #36]	@ (800308c <HAL_RCC_ClockConfig+0x3dc>)
 8003066:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003068:	4b09      	ldr	r3, [pc, #36]	@ (8003090 <HAL_RCC_ClockConfig+0x3e0>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe f94b 	bl	8001308 <HAL_InitTick>
 8003072:	4603      	mov	r3, r0
 8003074:	73fb      	strb	r3, [r7, #15]

  return status;
 8003076:	7bfb      	ldrb	r3, [r7, #15]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	46020c00 	.word	0x46020c00
 8003084:	40022000 	.word	0x40022000
 8003088:	0800901c 	.word	0x0800901c
 800308c:	20000010 	.word	0x20000010
 8003090:	20000014 	.word	0x20000014

08003094 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003094:	b480      	push	{r7}
 8003096:	b08b      	sub	sp, #44	@ 0x2c
 8003098:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800309e:	2300      	movs	r3, #0
 80030a0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030a2:	4b78      	ldr	r3, [pc, #480]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f003 030c 	and.w	r3, r3, #12
 80030aa:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030ac:	4b75      	ldr	r3, [pc, #468]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d005      	beq.n	80030c8 <HAL_RCC_GetSysClockFreq+0x34>
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	2b0c      	cmp	r3, #12
 80030c0:	d121      	bne.n	8003106 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d11e      	bne.n	8003106 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80030c8:	4b6e      	ldr	r3, [pc, #440]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d107      	bne.n	80030e4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80030d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030da:	0b1b      	lsrs	r3, r3, #12
 80030dc:	f003 030f 	and.w	r3, r3, #15
 80030e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030e2:	e005      	b.n	80030f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80030e4:	4b67      	ldr	r3, [pc, #412]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	0f1b      	lsrs	r3, r3, #28
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80030f0:	4a65      	ldr	r2, [pc, #404]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d110      	bne.n	8003122 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003102:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003104:	e00d      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003106:	4b5f      	ldr	r3, [pc, #380]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	2b04      	cmp	r3, #4
 8003110:	d102      	bne.n	8003118 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003112:	4b5e      	ldr	r3, [pc, #376]	@ (800328c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003114:	623b      	str	r3, [r7, #32]
 8003116:	e004      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	2b08      	cmp	r3, #8
 800311c:	d101      	bne.n	8003122 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800311e:	4b5b      	ldr	r3, [pc, #364]	@ (800328c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003120:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b0c      	cmp	r3, #12
 8003126:	f040 80a5 	bne.w	8003274 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800312a:	4b56      	ldr	r3, [pc, #344]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800312c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003134:	4b53      	ldr	r3, [pc, #332]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003138:	0a1b      	lsrs	r3, r3, #8
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	3301      	adds	r3, #1
 8003140:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003142:	4b50      	ldr	r3, [pc, #320]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003146:	091b      	lsrs	r3, r3, #4
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800314e:	4b4d      	ldr	r3, [pc, #308]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003152:	08db      	lsrs	r3, r3, #3
 8003154:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	ee07 3a90 	vmov	s15, r3
 8003162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003166:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2b02      	cmp	r3, #2
 800316e:	d003      	beq.n	8003178 <HAL_RCC_GetSysClockFreq+0xe4>
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b03      	cmp	r3, #3
 8003174:	d022      	beq.n	80031bc <HAL_RCC_GetSysClockFreq+0x128>
 8003176:	e043      	b.n	8003200 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	ee07 3a90 	vmov	s15, r3
 800317e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003182:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003290 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800318a:	4b3e      	ldr	r3, [pc, #248]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800318c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800318e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003192:	ee07 3a90 	vmov	s15, r3
 8003196:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800319a:	ed97 6a01 	vldr	s12, [r7, #4]
 800319e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8003294 <HAL_RCC_GetSysClockFreq+0x200>
 80031a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80031aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80031ba:	e046      	b.n	800324a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	ee07 3a90 	vmov	s15, r3
 80031c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031c6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003290 <HAL_RCC_GetSysClockFreq+0x1fc>
 80031ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031ce:	4b2d      	ldr	r3, [pc, #180]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80031d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031d6:	ee07 3a90 	vmov	s15, r3
 80031da:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80031de:	ed97 6a01 	vldr	s12, [r7, #4]
 80031e2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8003294 <HAL_RCC_GetSysClockFreq+0x200>
 80031e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80031ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80031f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80031fe:	e024      	b.n	800324a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003202:	ee07 3a90 	vmov	s15, r3
 8003206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	ee07 3a90 	vmov	s15, r3
 8003210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003218:	4b1a      	ldr	r3, [pc, #104]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800321a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800321c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003220:	ee07 3a90 	vmov	s15, r3
 8003224:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003228:	ed97 6a01 	vldr	s12, [r7, #4]
 800322c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8003294 <HAL_RCC_GetSysClockFreq+0x200>
 8003230:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003234:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003238:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800323c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003244:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003248:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800324a:	4b0e      	ldr	r3, [pc, #56]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800324c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800324e:	0e1b      	lsrs	r3, r3, #24
 8003250:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003254:	3301      	adds	r3, #1
 8003256:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	ee07 3a90 	vmov	s15, r3
 800325e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003262:	edd7 6a07 	vldr	s13, [r7, #28]
 8003266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800326a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800326e:	ee17 3a90 	vmov	r3, s15
 8003272:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003274:	6a3b      	ldr	r3, [r7, #32]
}
 8003276:	4618      	mov	r0, r3
 8003278:	372c      	adds	r7, #44	@ 0x2c
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	46020c00 	.word	0x46020c00
 8003288:	08009034 	.word	0x08009034
 800328c:	00f42400 	.word	0x00f42400
 8003290:	4b742400 	.word	0x4b742400
 8003294:	46000000 	.word	0x46000000

08003298 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800329c:	f7ff fefa 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 80032a0:	4602      	mov	r2, r0
 80032a2:	4b07      	ldr	r3, [pc, #28]	@ (80032c0 <HAL_RCC_GetHCLKFreq+0x28>)
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	4906      	ldr	r1, [pc, #24]	@ (80032c4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80032ac:	5ccb      	ldrb	r3, [r1, r3]
 80032ae:	fa22 f303 	lsr.w	r3, r2, r3
 80032b2:	4a05      	ldr	r2, [pc, #20]	@ (80032c8 <HAL_RCC_GetHCLKFreq+0x30>)
 80032b4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80032b6:	4b04      	ldr	r3, [pc, #16]	@ (80032c8 <HAL_RCC_GetHCLKFreq+0x30>)
 80032b8:	681b      	ldr	r3, [r3, #0]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	46020c00 	.word	0x46020c00
 80032c4:	0800901c 	.word	0x0800901c
 80032c8:	20000010 	.word	0x20000010

080032cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80032d0:	f7ff ffe2 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 80032d4:	4602      	mov	r2, r0
 80032d6:	4b05      	ldr	r3, [pc, #20]	@ (80032ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	091b      	lsrs	r3, r3, #4
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	4903      	ldr	r1, [pc, #12]	@ (80032f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032e2:	5ccb      	ldrb	r3, [r1, r3]
 80032e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	46020c00 	.word	0x46020c00
 80032f0:	0800902c 	.word	0x0800902c

080032f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80032f8:	f7ff ffce 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 80032fc:	4602      	mov	r2, r0
 80032fe:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	0a1b      	lsrs	r3, r3, #8
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	4903      	ldr	r1, [pc, #12]	@ (8003318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800330a:	5ccb      	ldrb	r3, [r1, r3]
 800330c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003310:	4618      	mov	r0, r3
 8003312:	bd80      	pop	{r7, pc}
 8003314:	46020c00 	.word	0x46020c00
 8003318:	0800902c 	.word	0x0800902c

0800331c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8003320:	f7ff ffba 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 8003324:	4602      	mov	r2, r0
 8003326:	4b05      	ldr	r3, [pc, #20]	@ (800333c <HAL_RCC_GetPCLK3Freq+0x20>)
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	4903      	ldr	r1, [pc, #12]	@ (8003340 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003332:	5ccb      	ldrb	r3, [r1, r3]
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003338:	4618      	mov	r0, r3
 800333a:	bd80      	pop	{r7, pc}
 800333c:	46020c00 	.word	0x46020c00
 8003340:	0800902c 	.word	0x0800902c

08003344 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800334c:	4b3e      	ldr	r3, [pc, #248]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800334e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800335a:	f7fe fd6f 	bl	8001e3c <HAL_PWREx_GetVoltageRange>
 800335e:	6178      	str	r0, [r7, #20]
 8003360:	e019      	b.n	8003396 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003362:	4b39      	ldr	r3, [pc, #228]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003364:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003368:	4a37      	ldr	r2, [pc, #220]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800336a:	f043 0304 	orr.w	r3, r3, #4
 800336e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003372:	4b35      	ldr	r3, [pc, #212]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003374:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003380:	f7fe fd5c 	bl	8001e3c <HAL_PWREx_GetVoltageRange>
 8003384:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003386:	4b30      	ldr	r3, [pc, #192]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800338c:	4a2e      	ldr	r2, [pc, #184]	@ (8003448 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800338e:	f023 0304 	bic.w	r3, r3, #4
 8003392:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800339c:	d003      	beq.n	80033a6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033a4:	d109      	bne.n	80033ba <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033ac:	d202      	bcs.n	80033b4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80033ae:	2301      	movs	r3, #1
 80033b0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80033b2:	e033      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80033b4:	2300      	movs	r3, #0
 80033b6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80033b8:	e030      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033c0:	d208      	bcs.n	80033d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033c8:	d102      	bne.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80033ca:	2303      	movs	r3, #3
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	e025      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e035      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033da:	d90f      	bls.n	80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d109      	bne.n	80033f6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80033e8:	d902      	bls.n	80033f0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80033ea:	2300      	movs	r3, #0
 80033ec:	613b      	str	r3, [r7, #16]
 80033ee:	e015      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80033f0:	2301      	movs	r3, #1
 80033f2:	613b      	str	r3, [r7, #16]
 80033f4:	e012      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80033f6:	2300      	movs	r3, #0
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	e00f      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003402:	d109      	bne.n	8003418 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800340a:	d102      	bne.n	8003412 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800340c:	2301      	movs	r3, #1
 800340e:	613b      	str	r3, [r7, #16]
 8003410:	e004      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8003412:	2302      	movs	r3, #2
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	e001      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8003418:	2301      	movs	r3, #1
 800341a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800341c:	4b0b      	ldr	r3, [pc, #44]	@ (800344c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f023 020f 	bic.w	r2, r3, #15
 8003424:	4909      	ldr	r1, [pc, #36]	@ (800344c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800342c:	4b07      	ldr	r3, [pc, #28]	@ (800344c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 030f 	and.w	r3, r3, #15
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	429a      	cmp	r2, r3
 8003438:	d001      	beq.n	800343e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3718      	adds	r7, #24
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	46020c00 	.word	0x46020c00
 800344c:	40022000 	.word	0x40022000

08003450 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003450:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003454:	b0b6      	sub	sp, #216	@ 0xd8
 8003456:	af00      	add	r7, sp, #0
 8003458:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800345c:	2300      	movs	r3, #0
 800345e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003462:	2300      	movs	r3, #0
 8003464:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003468:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800346c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003470:	f002 0401 	and.w	r4, r2, #1
 8003474:	2500      	movs	r5, #0
 8003476:	ea54 0305 	orrs.w	r3, r4, r5
 800347a:	d00b      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800347c:	4bc5      	ldr	r3, [pc, #788]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800347e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003482:	f023 0103 	bic.w	r1, r3, #3
 8003486:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800348a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800348c:	4ac1      	ldr	r2, [pc, #772]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800348e:	430b      	orrs	r3, r1
 8003490:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003494:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349c:	f002 0804 	and.w	r8, r2, #4
 80034a0:	f04f 0900 	mov.w	r9, #0
 80034a4:	ea58 0309 	orrs.w	r3, r8, r9
 80034a8:	d00b      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80034aa:	4bba      	ldr	r3, [pc, #744]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034b0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80034b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ba:	4ab6      	ldr	r2, [pc, #728]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034bc:	430b      	orrs	r3, r1
 80034be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	f002 0a08 	and.w	sl, r2, #8
 80034ce:	f04f 0b00 	mov.w	fp, #0
 80034d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80034d6:	d00b      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80034d8:	4bae      	ldr	r3, [pc, #696]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e8:	4aaa      	ldr	r2, [pc, #680]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80034ea:	430b      	orrs	r3, r1
 80034ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f8:	f002 0310 	and.w	r3, r2, #16
 80034fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003500:	2300      	movs	r3, #0
 8003502:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003506:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800350a:	460b      	mov	r3, r1
 800350c:	4313      	orrs	r3, r2
 800350e:	d00b      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8003510:	4ba0      	ldr	r3, [pc, #640]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003516:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800351a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800351e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003520:	4a9c      	ldr	r2, [pc, #624]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003522:	430b      	orrs	r3, r1
 8003524:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003528:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f002 0320 	and.w	r3, r2, #32
 8003534:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003538:	2300      	movs	r3, #0
 800353a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800353e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003542:	460b      	mov	r3, r1
 8003544:	4313      	orrs	r3, r2
 8003546:	d00b      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003548:	4b92      	ldr	r3, [pc, #584]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800354a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800354e:	f023 0107 	bic.w	r1, r3, #7
 8003552:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003558:	4a8e      	ldr	r2, [pc, #568]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800355a:	430b      	orrs	r3, r1
 800355c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003560:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003568:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800356c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003570:	2300      	movs	r3, #0
 8003572:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003576:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800357a:	460b      	mov	r3, r1
 800357c:	4313      	orrs	r3, r2
 800357e:	d00b      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003580:	4b84      	ldr	r3, [pc, #528]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003586:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800358a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800358e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003590:	4a80      	ldr	r2, [pc, #512]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003592:	430b      	orrs	r3, r1
 8003594:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003598:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800359c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80035a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035a8:	2300      	movs	r3, #0
 80035aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80035ae:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4313      	orrs	r3, r2
 80035b6:	d00b      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80035b8:	4b76      	ldr	r3, [pc, #472]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035c8:	4a72      	ldr	r2, [pc, #456]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035ca:	430b      	orrs	r3, r1
 80035cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80035dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035e6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80035ea:	460b      	mov	r3, r1
 80035ec:	4313      	orrs	r3, r2
 80035ee:	d00b      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80035f0:	4b68      	ldr	r3, [pc, #416]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80035f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80035fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003600:	4a64      	ldr	r2, [pc, #400]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003602:	430b      	orrs	r3, r1
 8003604:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003608:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003610:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003614:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003618:	2300      	movs	r3, #0
 800361a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800361e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003622:	460b      	mov	r3, r1
 8003624:	4313      	orrs	r3, r2
 8003626:	d00b      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8003628:	4b5a      	ldr	r3, [pc, #360]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800362a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800362e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8003632:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003638:	4a56      	ldr	r2, [pc, #344]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800363a:	430b      	orrs	r3, r1
 800363c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800364c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003650:	2300      	movs	r3, #0
 8003652:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003656:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800365a:	460b      	mov	r3, r1
 800365c:	4313      	orrs	r3, r2
 800365e:	d00b      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003660:	4b4c      	ldr	r3, [pc, #304]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003662:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003666:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800366a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800366e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003670:	4a48      	ldr	r2, [pc, #288]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003672:	430b      	orrs	r3, r1
 8003674:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003678:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800367c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003680:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003684:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003688:	2300      	movs	r3, #0
 800368a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800368e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003692:	460b      	mov	r3, r1
 8003694:	4313      	orrs	r3, r2
 8003696:	d00b      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003698:	4b3e      	ldr	r3, [pc, #248]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800369a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800369e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80036a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036a8:	4a3a      	ldr	r2, [pc, #232]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036aa:	430b      	orrs	r3, r1
 80036ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80036b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80036bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80036be:	2300      	movs	r3, #0
 80036c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80036c2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80036c6:	460b      	mov	r3, r1
 80036c8:	4313      	orrs	r3, r2
 80036ca:	d00b      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80036cc:	4b31      	ldr	r3, [pc, #196]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80036d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80036d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036de:	430b      	orrs	r3, r1
 80036e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ec:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80036f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80036f2:	2300      	movs	r3, #0
 80036f4:	677b      	str	r3, [r7, #116]	@ 0x74
 80036f6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80036fa:	460b      	mov	r3, r1
 80036fc:	4313      	orrs	r3, r2
 80036fe:	d04f      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8003700:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003704:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003708:	2b80      	cmp	r3, #128	@ 0x80
 800370a:	d02d      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800370c:	2b80      	cmp	r3, #128	@ 0x80
 800370e:	d827      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003710:	2b60      	cmp	r3, #96	@ 0x60
 8003712:	d02b      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8003714:	2b60      	cmp	r3, #96	@ 0x60
 8003716:	d823      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003718:	2b40      	cmp	r3, #64	@ 0x40
 800371a:	d006      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800371c:	2b40      	cmp	r3, #64	@ 0x40
 800371e:	d81f      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003720:	2b00      	cmp	r3, #0
 8003722:	d009      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8003724:	2b20      	cmp	r3, #32
 8003726:	d011      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003728:	e01a      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800372a:	4b1a      	ldr	r3, [pc, #104]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800372c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372e:	4a19      	ldr	r2, [pc, #100]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003734:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003736:	e01a      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003738:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800373c:	3308      	adds	r3, #8
 800373e:	4618      	mov	r0, r3
 8003740:	f002 f914 	bl	800596c <RCCEx_PLL2_Config>
 8003744:	4603      	mov	r3, r0
 8003746:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800374a:	e010      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800374c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003750:	332c      	adds	r3, #44	@ 0x2c
 8003752:	4618      	mov	r0, r3
 8003754:	f002 f9a2 	bl	8005a9c <RCCEx_PLL3_Config>
 8003758:	4603      	mov	r3, r0
 800375a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800375e:	e006      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003766:	e002      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8003768:	bf00      	nop
 800376a:	e000      	b.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 800376c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800376e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d110      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003776:	4b07      	ldr	r3, [pc, #28]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003778:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800377c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8003780:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003788:	4a02      	ldr	r2, [pc, #8]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800378a:	430b      	orrs	r3, r1
 800378c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003790:	e006      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003792:	bf00      	nop
 8003794:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003798:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800379c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80037a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80037ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037ae:	2300      	movs	r3, #0
 80037b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80037b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80037b6:	460b      	mov	r3, r1
 80037b8:	4313      	orrs	r3, r2
 80037ba:	d046      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80037bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80037c4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80037c8:	d028      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80037ca:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80037ce:	d821      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80037d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037d4:	d022      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80037d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037da:	d81b      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80037dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037e0:	d01c      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80037e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037e6:	d815      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80037e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ec:	d008      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 80037ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037f2:	d80f      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d011      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80037f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037fc:	d00e      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80037fe:	e009      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003800:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003804:	3308      	adds	r3, #8
 8003806:	4618      	mov	r0, r3
 8003808:	f002 f8b0 	bl	800596c <RCCEx_PLL2_Config>
 800380c:	4603      	mov	r3, r0
 800380e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003812:	e004      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800381a:	e000      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 800381c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800381e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10d      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003826:	4bb6      	ldr	r3, [pc, #728]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003828:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800382c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003830:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003834:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003838:	4ab1      	ldr	r2, [pc, #708]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800383a:	430b      	orrs	r3, r1
 800383c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003840:	e003      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003842:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003846:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800384a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003856:	663b      	str	r3, [r7, #96]	@ 0x60
 8003858:	2300      	movs	r3, #0
 800385a:	667b      	str	r3, [r7, #100]	@ 0x64
 800385c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003860:	460b      	mov	r3, r1
 8003862:	4313      	orrs	r3, r2
 8003864:	d03e      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003866:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800386a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800386e:	2b04      	cmp	r3, #4
 8003870:	d81d      	bhi.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8003872:	a201      	add	r2, pc, #4	@ (adr r2, 8003878 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8003874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003878:	080038b7 	.word	0x080038b7
 800387c:	0800388d 	.word	0x0800388d
 8003880:	0800389b 	.word	0x0800389b
 8003884:	080038b7 	.word	0x080038b7
 8003888:	080038b7 	.word	0x080038b7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800388c:	4b9c      	ldr	r3, [pc, #624]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800388e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003890:	4a9b      	ldr	r2, [pc, #620]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003892:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003896:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003898:	e00e      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800389a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800389e:	332c      	adds	r3, #44	@ 0x2c
 80038a0:	4618      	mov	r0, r3
 80038a2:	f002 f8fb 	bl	8005a9c <RCCEx_PLL3_Config>
 80038a6:	4603      	mov	r3, r0
 80038a8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80038ac:	e004      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 80038b6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80038b8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10d      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80038c0:	4b8f      	ldr	r3, [pc, #572]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80038c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038c6:	f023 0107 	bic.w	r1, r3, #7
 80038ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038d2:	4a8b      	ldr	r2, [pc, #556]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80038d4:	430b      	orrs	r3, r1
 80038d6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80038da:	e003      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038dc:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80038e0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80038e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ec:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80038f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038f2:	2300      	movs	r3, #0
 80038f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80038fa:	460b      	mov	r3, r1
 80038fc:	4313      	orrs	r3, r2
 80038fe:	d04a      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003900:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003908:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800390c:	d028      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800390e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003912:	d821      	bhi.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003914:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003918:	d024      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800391a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800391e:	d81b      	bhi.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003920:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003924:	d00e      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8003926:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800392a:	d815      	bhi.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01b      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003934:	d110      	bne.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003936:	4b72      	ldr	r3, [pc, #456]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	4a71      	ldr	r2, [pc, #452]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003940:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003942:	e012      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003944:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003948:	332c      	adds	r3, #44	@ 0x2c
 800394a:	4618      	mov	r0, r3
 800394c:	f002 f8a6 	bl	8005a9c <RCCEx_PLL3_Config>
 8003950:	4603      	mov	r3, r0
 8003952:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003956:	e008      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800395e:	e004      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8003960:	bf00      	nop
 8003962:	e002      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8003964:	bf00      	nop
 8003966:	e000      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8003968:	bf00      	nop
    }
    if (ret == HAL_OK)
 800396a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10d      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8003972:	4b63      	ldr	r3, [pc, #396]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003974:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003978:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800397c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003984:	4a5e      	ldr	r2, [pc, #376]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003986:	430b      	orrs	r3, r1
 8003988:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800398c:	e003      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800398e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003992:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003996:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800399a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80039a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80039a4:	2300      	movs	r3, #0
 80039a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80039a8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80039ac:	460b      	mov	r3, r1
 80039ae:	4313      	orrs	r3, r2
 80039b0:	f000 80ba 	beq.w	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039b4:	2300      	movs	r3, #0
 80039b6:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ba:	4b51      	ldr	r3, [pc, #324]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d113      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c8:	4b4d      	ldr	r3, [pc, #308]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ce:	4a4c      	ldr	r2, [pc, #304]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039d0:	f043 0304 	orr.w	r3, r3, #4
 80039d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80039d8:	4b49      	ldr	r3, [pc, #292]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80039da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 80039ea:	2301      	movs	r3, #1
 80039ec:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80039f0:	4b44      	ldr	r3, [pc, #272]	@ (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80039f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f4:	4a43      	ldr	r2, [pc, #268]	@ (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039fc:	f7fd fd0e 	bl	800141c <HAL_GetTick>
 8003a00:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003a04:	e00b      	b.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a06:	f7fd fd09 	bl	800141c <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d903      	bls.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003a1c:	e005      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003a1e:	4b39      	ldr	r3, [pc, #228]	@ (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8003a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0ed      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8003a2a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d16a      	bne.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a32:	4b33      	ldr	r3, [pc, #204]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003a40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d023      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8003a48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a4c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8003a50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d01b      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a58:	4b29      	ldr	r3, [pc, #164]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a66:	4b26      	ldr	r3, [pc, #152]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a6c:	4a24      	ldr	r2, [pc, #144]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a76:	4b22      	ldr	r3, [pc, #136]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a7c:	4a20      	ldr	r2, [pc, #128]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a86:	4a1e      	ldr	r2, [pc, #120]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003a88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d019      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a9c:	f7fd fcbe 	bl	800141c <HAL_GetTick>
 8003aa0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aa4:	e00d      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aa6:	f7fd fcb9 	bl	800141c <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ab0:	1ad2      	subs	r2, r2, r3
 8003ab2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d903      	bls.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8003ac0:	e006      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003ac4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0ea      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8003ad0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10d      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003ad8:	4b09      	ldr	r3, [pc, #36]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003ada:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ade:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ae2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ae6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003aea:	4a05      	ldr	r2, [pc, #20]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8003aec:	430b      	orrs	r3, r1
 8003aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003af2:	e00d      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003af4:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003af8:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8003afc:	e008      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8003afe:	bf00      	nop
 8003b00:	46020c00 	.word	0x46020c00
 8003b04:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b08:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003b0c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b10:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d107      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b18:	4bb2      	ldr	r3, [pc, #712]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b1e:	4ab1      	ldr	r2, [pc, #708]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b20:	f023 0304 	bic.w	r3, r3, #4
 8003b24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8003b28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b30:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b36:	2300      	movs	r3, #0
 8003b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b3a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4313      	orrs	r3, r2
 8003b42:	d042      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8003b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b4c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003b50:	d022      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8003b52:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003b56:	d81b      	bhi.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003b58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b5c:	d011      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8003b5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b62:	d815      	bhi.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d019      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8003b68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b6c:	d110      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b72:	3308      	adds	r3, #8
 8003b74:	4618      	mov	r0, r3
 8003b76:	f001 fef9 	bl	800596c <RCCEx_PLL2_Config>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003b80:	e00d      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b82:	4b98      	ldr	r3, [pc, #608]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b86:	4a97      	ldr	r2, [pc, #604]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003b88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b8c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003b8e:	e006      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003b96:	e002      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8003b98:	bf00      	nop
 8003b9a:	e000      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8003b9c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003b9e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10d      	bne.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8003ba6:	4b8f      	ldr	r3, [pc, #572]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bac:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003bb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bb8:	4a8a      	ldr	r2, [pc, #552]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003bba:	430b      	orrs	r3, r1
 8003bbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003bc0:	e003      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003bc6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003bca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003bd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bd8:	2300      	movs	r3, #0
 8003bda:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bdc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003be0:	460b      	mov	r3, r1
 8003be2:	4313      	orrs	r3, r2
 8003be4:	d02d      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003be6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bf2:	d00b      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8003bf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bf8:	d804      	bhi.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8003bfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c02:	d007      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003c0a:	e004      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003c0c:	bf00      	nop
 8003c0e:	e002      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003c10:	bf00      	nop
 8003c12:	e000      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8003c14:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003c16:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10d      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003c1e:	4b71      	ldr	r3, [pc, #452]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c24:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c30:	4a6c      	ldr	r2, [pc, #432]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c32:	430b      	orrs	r3, r1
 8003c34:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003c38:	e003      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003c3e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8003c42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c50:	2300      	movs	r3, #0
 8003c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c54:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	d00c      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8003c5e:	4b61      	ldr	r3, [pc, #388]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c60:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c64:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8003c68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c70:	4a5c      	ldr	r2, [pc, #368]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003c72:	430b      	orrs	r3, r1
 8003c74:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8003c78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c80:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c86:	2300      	movs	r3, #0
 8003c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4313      	orrs	r3, r2
 8003c92:	d019      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8003c94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ca0:	d105      	bne.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003ca2:	4b50      	ldr	r3, [pc, #320]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca6:	4a4f      	ldr	r2, [pc, #316]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cac:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8003cae:	4b4d      	ldr	r3, [pc, #308]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003cb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003cb4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003cb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cc0:	4a48      	ldr	r2, [pc, #288]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003cc2:	430b      	orrs	r3, r1
 8003cc4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003cc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cda:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003cde:	460b      	mov	r3, r1
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	d00c      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003ce4:	4b3f      	ldr	r3, [pc, #252]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cf2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003cf6:	493b      	ldr	r1, [pc, #236]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003cfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d06:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003d0a:	623b      	str	r3, [r7, #32]
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d10:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d14:	460b      	mov	r3, r1
 8003d16:	4313      	orrs	r3, r2
 8003d18:	d00c      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003d1a:	4b32      	ldr	r3, [pc, #200]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d2c:	492d      	ldr	r1, [pc, #180]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003d40:	61bb      	str	r3, [r7, #24]
 8003d42:	2300      	movs	r3, #0
 8003d44:	61fb      	str	r3, [r7, #28]
 8003d46:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	d00c      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003d50:	4b24      	ldr	r3, [pc, #144]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d56:	f023 0218 	bic.w	r2, r3, #24
 8003d5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d5e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d62:	4920      	ldr	r1, [pc, #128]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d72:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]
 8003d7c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003d80:	460b      	mov	r3, r1
 8003d82:	4313      	orrs	r3, r2
 8003d84:	d034      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8003d86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d8a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d92:	d105      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d94:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d98:	4a12      	ldr	r2, [pc, #72]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d9e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8003da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003da4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003da8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003dac:	d108      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003db2:	3308      	adds	r3, #8
 8003db4:	4618      	mov	r0, r3
 8003db6:	f001 fdd9 	bl	800596c <RCCEx_PLL2_Config>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8003dc0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10f      	bne.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8003dc8:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003dca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003dce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003dd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003dd6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003dda:	4902      	ldr	r1, [pc, #8]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003de2:	e005      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8003de4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003dec:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8003df0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003e06:	460b      	mov	r3, r1
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	d03a      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8003e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e18:	d00e      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8003e1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e1e:	d815      	bhi.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d017      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003e24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e28:	d110      	bne.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e2a:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e2e:	4a26      	ldr	r2, [pc, #152]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e34:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8003e36:	e00e      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e3c:	3308      	adds	r3, #8
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f001 fd94 	bl	800596c <RCCEx_PLL2_Config>
 8003e44:	4603      	mov	r3, r0
 8003e46:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8003e4a:	e004      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8003e52:	e000      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8003e54:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003e56:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10d      	bne.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8003e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e64:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e70:	4915      	ldr	r1, [pc, #84]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003e78:	e003      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003e7e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8003e82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	2300      	movs	r3, #0
 8003e92:	607b      	str	r3, [r7, #4]
 8003e94:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	d00c      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8003e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003ea0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ea4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003ea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003eac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003eb0:	4905      	ldr	r1, [pc, #20]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8003eb8:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	37d8      	adds	r7, #216	@ 0xd8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ec6:	bf00      	nop
 8003ec8:	46020c00 	.word	0x46020c00

08003ecc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b089      	sub	sp, #36	@ 0x24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003ed4:	4ba6      	ldr	r3, [pc, #664]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003edc:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003ede:	4ba4      	ldr	r3, [pc, #656]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003ee8:	4ba1      	ldr	r3, [pc, #644]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eec:	0a1b      	lsrs	r3, r3, #8
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003ef6:	4b9e      	ldr	r3, [pc, #632]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efa:	091b      	lsrs	r3, r3, #4
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003f02:	4b9b      	ldr	r3, [pc, #620]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f06:	08db      	lsrs	r3, r3, #3
 8003f08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	fb02 f303 	mul.w	r3, r2, r3
 8003f12:	ee07 3a90 	vmov	s15, r3
 8003f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d062      	beq.n	8003fea <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	2b03      	cmp	r3, #3
 8003f28:	f200 8081 	bhi.w	800402e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d024      	beq.n	8003f7c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d17a      	bne.n	800402e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	ee07 3a90 	vmov	s15, r3
 8003f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f42:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f4a:	4b89      	ldr	r3, [pc, #548]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f5e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004178 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f76:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003f7a:	e08f      	b.n	800409c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003f7c:	4b7c      	ldr	r3, [pc, #496]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003f88:	4b79      	ldr	r3, [pc, #484]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	0f1b      	lsrs	r3, r3, #28
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	e006      	b.n	8003fa2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8003f94:	4b76      	ldr	r3, [pc, #472]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003f96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f9a:	041b      	lsls	r3, r3, #16
 8003f9c:	0f1b      	lsrs	r3, r3, #28
 8003f9e:	f003 030f 	and.w	r3, r3, #15
 8003fa2:	4a76      	ldr	r2, [pc, #472]	@ (800417c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa8:	ee07 3a90 	vmov	s15, r3
 8003fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	ee07 3a90 	vmov	s15, r3
 8003fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	ee07 3a90 	vmov	s15, r3
 8003fc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fc8:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fcc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004178 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003fd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003fe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003fe8:	e058      	b.n	800409c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	ee07 3a90 	vmov	s15, r3
 8003ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004174 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003ff8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ffc:	4b5c      	ldr	r3, [pc, #368]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004004:	ee07 3a90 	vmov	s15, r3
 8004008:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800400c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004010:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004178 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004014:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004018:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800401c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004020:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004028:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800402c:	e036      	b.n	800409c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800402e:	4b50      	ldr	r3, [pc, #320]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d005      	beq.n	8004046 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800403a:	4b4d      	ldr	r3, [pc, #308]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	0f1b      	lsrs	r3, r3, #28
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	e006      	b.n	8004054 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8004046:	4b4a      	ldr	r3, [pc, #296]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004048:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800404c:	041b      	lsls	r3, r3, #16
 800404e:	0f1b      	lsrs	r3, r3, #28
 8004050:	f003 030f 	and.w	r3, r3, #15
 8004054:	4a49      	ldr	r2, [pc, #292]	@ (800417c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8004056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	ee07 3a90 	vmov	s15, r3
 8004068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800406c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	ee07 3a90 	vmov	s15, r3
 8004076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800407a:	ed97 6a02 	vldr	s12, [r7, #8]
 800407e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004178 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800408a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800408e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004096:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800409a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800409c:	4b34      	ldr	r3, [pc, #208]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800409e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d017      	beq.n	80040d8 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040a8:	4b31      	ldr	r3, [pc, #196]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80040aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ac:	0a5b      	lsrs	r3, r3, #9
 80040ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80040ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040be:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80040c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040ce:	ee17 2a90 	vmov	r2, s15
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	e002      	b.n	80040de <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80040de:	4b24      	ldr	r3, [pc, #144]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80040e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d017      	beq.n	800411a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040ea:	4b21      	ldr	r3, [pc, #132]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80040ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ee:	0c1b      	lsrs	r3, r3, #16
 80040f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80040fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004100:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004104:	edd7 6a07 	vldr	s13, [r7, #28]
 8004108:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800410c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004110:	ee17 2a90 	vmov	r2, s15
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	605a      	str	r2, [r3, #4]
 8004118:	e002      	b.n	8004120 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004120:	4b13      	ldr	r3, [pc, #76]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004124:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d017      	beq.n	800415c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800412c:	4b10      	ldr	r3, [pc, #64]	@ (8004170 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800412e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004130:	0e1b      	lsrs	r3, r3, #24
 8004132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800413e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004142:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004146:	edd7 6a07 	vldr	s13, [r7, #28]
 800414a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800414e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004152:	ee17 2a90 	vmov	r2, s15
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800415a:	e002      	b.n	8004162 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	609a      	str	r2, [r3, #8]
}
 8004162:	bf00      	nop
 8004164:	3724      	adds	r7, #36	@ 0x24
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	46020c00 	.word	0x46020c00
 8004174:	4b742400 	.word	0x4b742400
 8004178:	46000000 	.word	0x46000000
 800417c:	08009034 	.word	0x08009034

08004180 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004180:	b480      	push	{r7}
 8004182:	b089      	sub	sp, #36	@ 0x24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8004188:	4ba6      	ldr	r3, [pc, #664]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800418a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004190:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004192:	4ba4      	ldr	r3, [pc, #656]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004196:	f003 0303 	and.w	r3, r3, #3
 800419a:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800419c:	4ba1      	ldr	r3, [pc, #644]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800419e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a0:	0a1b      	lsrs	r3, r3, #8
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	3301      	adds	r3, #1
 80041a8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80041aa:	4b9e      	ldr	r3, [pc, #632]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ae:	091b      	lsrs	r3, r3, #4
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80041b6:	4b9b      	ldr	r3, [pc, #620]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	08db      	lsrs	r3, r3, #3
 80041bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	fb02 f303 	mul.w	r3, r2, r3
 80041c6:	ee07 3a90 	vmov	s15, r3
 80041ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ce:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	2b03      	cmp	r3, #3
 80041d6:	d062      	beq.n	800429e <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	2b03      	cmp	r3, #3
 80041dc:	f200 8081 	bhi.w	80042e2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d024      	beq.n	8004230 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d17a      	bne.n	80042e2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	ee07 3a90 	vmov	s15, r3
 80041f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041f6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004428 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80041fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041fe:	4b89      	ldr	r3, [pc, #548]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004206:	ee07 3a90 	vmov	s15, r3
 800420a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800420e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004212:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800442c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004216:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800421a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800421e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004222:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800422a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800422e:	e08f      	b.n	8004350 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004230:	4b7c      	ldr	r3, [pc, #496]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800423c:	4b79      	ldr	r3, [pc, #484]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	0f1b      	lsrs	r3, r3, #28
 8004242:	f003 030f 	and.w	r3, r3, #15
 8004246:	e006      	b.n	8004256 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8004248:	4b76      	ldr	r3, [pc, #472]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800424a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800424e:	041b      	lsls	r3, r3, #16
 8004250:	0f1b      	lsrs	r3, r3, #28
 8004252:	f003 030f 	and.w	r3, r3, #15
 8004256:	4a76      	ldr	r2, [pc, #472]	@ (8004430 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8004258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800425c:	ee07 3a90 	vmov	s15, r3
 8004260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	ee07 3a90 	vmov	s15, r3
 8004278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800427c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004280:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800442c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004284:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004288:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800428c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004290:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004298:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800429c:	e058      	b.n	8004350 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	ee07 3a90 	vmov	s15, r3
 80042a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004428 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80042ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042b0:	4b5c      	ldr	r3, [pc, #368]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80042b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b8:	ee07 3a90 	vmov	s15, r3
 80042bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80042c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80042c4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800442c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80042c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80042cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80042d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80042d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042dc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042e0:	e036      	b.n	8004350 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80042e2:	4b50      	ldr	r3, [pc, #320]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80042ee:	4b4d      	ldr	r3, [pc, #308]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	0f1b      	lsrs	r3, r3, #28
 80042f4:	f003 030f 	and.w	r3, r3, #15
 80042f8:	e006      	b.n	8004308 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80042fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80042fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004300:	041b      	lsls	r3, r3, #16
 8004302:	0f1b      	lsrs	r3, r3, #28
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	4a49      	ldr	r2, [pc, #292]	@ (8004430 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800430a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800430e:	ee07 3a90 	vmov	s15, r3
 8004312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	ee07 3a90 	vmov	s15, r3
 800431c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004320:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	ee07 3a90 	vmov	s15, r3
 800432a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800432e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004332:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800442c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004336:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800433a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800433e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004342:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8004346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800434e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004350:	4b34      	ldr	r3, [pc, #208]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d017      	beq.n	800438c <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800435c:	4b31      	ldr	r3, [pc, #196]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800435e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004360:	0a5b      	lsrs	r3, r3, #9
 8004362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004366:	ee07 3a90 	vmov	s15, r3
 800436a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800436e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004372:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004376:	edd7 6a07 	vldr	s13, [r7, #28]
 800437a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800437e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004382:	ee17 2a90 	vmov	r2, s15
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	e002      	b.n	8004392 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004392:	4b24      	ldr	r3, [pc, #144]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d017      	beq.n	80043ce <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800439e:	4b21      	ldr	r3, [pc, #132]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80043a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a2:	0c1b      	lsrs	r3, r3, #16
 80043a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043a8:	ee07 3a90 	vmov	s15, r3
 80043ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80043b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043b4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80043b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80043bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043c4:	ee17 2a90 	vmov	r2, s15
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	605a      	str	r2, [r3, #4]
 80043cc:	e002      	b.n	80043d4 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80043d4:	4b13      	ldr	r3, [pc, #76]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80043d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d017      	beq.n	8004410 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80043e0:	4b10      	ldr	r3, [pc, #64]	@ (8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80043e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e4:	0e1b      	lsrs	r3, r3, #24
 80043e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043ea:	ee07 3a90 	vmov	s15, r3
 80043ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80043f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043f6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80043fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80043fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004406:	ee17 2a90 	vmov	r2, s15
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800440e:	e002      	b.n	8004416 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	609a      	str	r2, [r3, #8]
}
 8004416:	bf00      	nop
 8004418:	3724      	adds	r7, #36	@ 0x24
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	46020c00 	.word	0x46020c00
 8004428:	4b742400 	.word	0x4b742400
 800442c:	46000000 	.word	0x46000000
 8004430:	08009034 	.word	0x08009034

08004434 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004434:	b480      	push	{r7}
 8004436:	b089      	sub	sp, #36	@ 0x24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800443c:	4ba6      	ldr	r3, [pc, #664]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800443e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004444:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8004446:	4ba4      	ldr	r3, [pc, #656]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8004450:	4ba1      	ldr	r3, [pc, #644]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004454:	0a1b      	lsrs	r3, r3, #8
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	3301      	adds	r3, #1
 800445c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800445e:	4b9e      	ldr	r3, [pc, #632]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004462:	091b      	lsrs	r3, r3, #4
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800446a:	4b9b      	ldr	r3, [pc, #620]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800446c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800446e:	08db      	lsrs	r3, r3, #3
 8004470:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	fb02 f303 	mul.w	r3, r2, r3
 800447a:	ee07 3a90 	vmov	s15, r3
 800447e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004482:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b03      	cmp	r3, #3
 800448a:	d062      	beq.n	8004552 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	2b03      	cmp	r3, #3
 8004490:	f200 8081 	bhi.w	8004596 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d024      	beq.n	80044e4 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2b02      	cmp	r3, #2
 800449e:	d17a      	bne.n	8004596 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	ee07 3a90 	vmov	s15, r3
 80044a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044aa:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80046dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80044ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044b2:	4b89      	ldr	r3, [pc, #548]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ba:	ee07 3a90 	vmov	s15, r3
 80044be:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80044c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80044c6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80046e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80044ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80044ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80044d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80044da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044de:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80044e2:	e08f      	b.n	8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80044e4:	4b7c      	ldr	r3, [pc, #496]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d005      	beq.n	80044fc <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80044f0:	4b79      	ldr	r3, [pc, #484]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	0f1b      	lsrs	r3, r3, #28
 80044f6:	f003 030f 	and.w	r3, r3, #15
 80044fa:	e006      	b.n	800450a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80044fc:	4b76      	ldr	r3, [pc, #472]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80044fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004502:	041b      	lsls	r3, r3, #16
 8004504:	0f1b      	lsrs	r3, r3, #28
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	4a76      	ldr	r2, [pc, #472]	@ (80046e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800450c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004510:	ee07 3a90 	vmov	s15, r3
 8004514:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	ee07 3a90 	vmov	s15, r3
 800451e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	ee07 3a90 	vmov	s15, r3
 800452c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004530:	ed97 6a02 	vldr	s12, [r7, #8]
 8004534:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80046e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004538:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800453c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004540:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004544:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004548:	ee67 7a27 	vmul.f32	s15, s14, s15
 800454c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004550:	e058      	b.n	8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	ee07 3a90 	vmov	s15, r3
 8004558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80046dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004560:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004564:	4b5c      	ldr	r3, [pc, #368]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800456c:	ee07 3a90 	vmov	s15, r3
 8004570:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004574:	ed97 6a02 	vldr	s12, [r7, #8]
 8004578:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80046e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800457c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004580:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004584:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004588:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800458c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004590:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004594:	e036      	b.n	8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004596:	4b50      	ldr	r3, [pc, #320]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80045a2:	4b4d      	ldr	r3, [pc, #308]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	0f1b      	lsrs	r3, r3, #28
 80045a8:	f003 030f 	and.w	r3, r3, #15
 80045ac:	e006      	b.n	80045bc <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80045ae:	4b4a      	ldr	r3, [pc, #296]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80045b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045b4:	041b      	lsls	r3, r3, #16
 80045b6:	0f1b      	lsrs	r3, r3, #28
 80045b8:	f003 030f 	and.w	r3, r3, #15
 80045bc:	4a49      	ldr	r2, [pc, #292]	@ (80046e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80045be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c2:	ee07 3a90 	vmov	s15, r3
 80045c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	ee07 3a90 	vmov	s15, r3
 80045d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	ee07 3a90 	vmov	s15, r3
 80045de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80045e6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80046e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80045ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80045fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004602:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004604:	4b34      	ldr	r3, [pc, #208]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004608:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d017      	beq.n	8004640 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004610:	4b31      	ldr	r3, [pc, #196]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004614:	0a5b      	lsrs	r3, r3, #9
 8004616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8004622:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004626:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800462a:	edd7 6a07 	vldr	s13, [r7, #28]
 800462e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004636:	ee17 2a90 	vmov	r2, s15
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	e002      	b.n	8004646 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8004646:	4b24      	ldr	r3, [pc, #144]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800464a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d017      	beq.n	8004682 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004652:	4b21      	ldr	r3, [pc, #132]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004656:	0c1b      	lsrs	r3, r3, #16
 8004658:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800465c:	ee07 3a90 	vmov	s15, r3
 8004660:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8004664:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004668:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800466c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004670:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004674:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004678:	ee17 2a90 	vmov	r2, s15
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	605a      	str	r2, [r3, #4]
 8004680:	e002      	b.n	8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004688:	4b13      	ldr	r3, [pc, #76]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800468a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d017      	beq.n	80046c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004694:	4b10      	ldr	r3, [pc, #64]	@ (80046d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004698:	0e1b      	lsrs	r3, r3, #24
 800469a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800469e:	ee07 3a90 	vmov	s15, r3
 80046a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80046a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046aa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80046ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80046b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046ba:	ee17 2a90 	vmov	r2, s15
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80046c2:	e002      	b.n	80046ca <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	609a      	str	r2, [r3, #8]
}
 80046ca:	bf00      	nop
 80046cc:	3724      	adds	r7, #36	@ 0x24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	46020c00 	.word	0x46020c00
 80046dc:	4b742400 	.word	0x4b742400
 80046e0:	46000000 	.word	0x46000000
 80046e4:	08009034 	.word	0x08009034

080046e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08e      	sub	sp, #56	@ 0x38
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80046f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046f6:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80046fa:	430b      	orrs	r3, r1
 80046fc:	d145      	bne.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80046fe:	4b9b      	ldr	r3, [pc, #620]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004700:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004704:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004708:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800470a:	4b98      	ldr	r3, [pc, #608]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800470c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b02      	cmp	r3, #2
 8004716:	d108      	bne.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800471e:	d104      	bne.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004720:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004724:	637b      	str	r3, [r7, #52]	@ 0x34
 8004726:	f001 b912 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800472a:	4b90      	ldr	r3, [pc, #576]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800472c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004730:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004734:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004738:	d114      	bne.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800473a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004740:	d110      	bne.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004742:	4b8a      	ldr	r3, [pc, #552]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004744:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004750:	d103      	bne.n	800475a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8004752:	23fa      	movs	r3, #250	@ 0xfa
 8004754:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004756:	f001 b8fa 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800475a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800475e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004760:	f001 b8f5 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8004764:	4b81      	ldr	r3, [pc, #516]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004770:	d107      	bne.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8004772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004778:	d103      	bne.n	8004782 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800477a:	4b7d      	ldr	r3, [pc, #500]	@ (8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800477c:	637b      	str	r3, [r7, #52]	@ 0x34
 800477e:	f001 b8e6 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004782:	2300      	movs	r3, #0
 8004784:	637b      	str	r3, [r7, #52]	@ 0x34
 8004786:	f001 b8e2 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800478a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800478e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004792:	430b      	orrs	r3, r1
 8004794:	d151      	bne.n	800483a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004796:	4b75      	ldr	r3, [pc, #468]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004798:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800479c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80047a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80047a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a4:	2b80      	cmp	r3, #128	@ 0x80
 80047a6:	d035      	beq.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80047a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047aa:	2b80      	cmp	r3, #128	@ 0x80
 80047ac:	d841      	bhi.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80047ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b0:	2b60      	cmp	r3, #96	@ 0x60
 80047b2:	d02a      	beq.n	800480a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	2b60      	cmp	r3, #96	@ 0x60
 80047b8:	d83b      	bhi.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80047ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047bc:	2b40      	cmp	r3, #64	@ 0x40
 80047be:	d009      	beq.n	80047d4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80047c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c2:	2b40      	cmp	r3, #64	@ 0x40
 80047c4:	d835      	bhi.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80047c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00c      	beq.n	80047e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80047cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ce:	2b20      	cmp	r3, #32
 80047d0:	d012      	beq.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80047d2:	e02e      	b.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80047d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047d8:	4618      	mov	r0, r3
 80047da:	f7ff fb77 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047e2:	f001 b8b4 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047e6:	f107 0318 	add.w	r3, r7, #24
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fcc8 	bl	8004180 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047f4:	f001 b8ab 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80047f8:	f107 030c 	add.w	r3, r7, #12
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff fe19 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004806:	f001 b8a2 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800480a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800480e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004810:	f001 b89d 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004814:	4b55      	ldr	r3, [pc, #340]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004820:	d103      	bne.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8004822:	4b54      	ldr	r3, [pc, #336]	@ (8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8004824:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004826:	f001 b892 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800482e:	f001 b88e 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8004832:	2300      	movs	r3, #0
 8004834:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004836:	f001 b88a 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800483a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800483e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004842:	430b      	orrs	r3, r1
 8004844:	d126      	bne.n	8004894 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8004846:	4b49      	ldr	r3, [pc, #292]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004848:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800484c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004850:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8004852:	4b46      	ldr	r3, [pc, #280]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800485a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800485e:	d106      	bne.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	2b00      	cmp	r3, #0
 8004864:	d103      	bne.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 8004866:	4b43      	ldr	r3, [pc, #268]	@ (8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8004868:	637b      	str	r3, [r7, #52]	@ 0x34
 800486a:	f001 b870 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800486e:	4b3f      	ldr	r3, [pc, #252]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004876:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800487a:	d107      	bne.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800487c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004882:	d103      	bne.n	800488c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8004884:	4b3c      	ldr	r3, [pc, #240]	@ (8004978 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8004886:	637b      	str	r3, [r7, #52]	@ 0x34
 8004888:	f001 b861 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800488c:	2300      	movs	r3, #0
 800488e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004890:	f001 b85d 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8004894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004898:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800489c:	430b      	orrs	r3, r1
 800489e:	d171      	bne.n	8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80048a0:	4b32      	ldr	r3, [pc, #200]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80048a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048a6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80048aa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80048ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80048b2:	d034      	beq.n	800491e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80048b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80048ba:	d853      	bhi.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80048bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048c2:	d00b      	beq.n	80048dc <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 80048c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048ca:	d84b      	bhi.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80048cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d016      	beq.n	8004900 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 80048d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048d8:	d009      	beq.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 80048da:	e043      	b.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7ff faf3 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80048e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048ea:	f001 b830 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048ee:	f107 0318 	add.w	r3, r7, #24
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff fc44 	bl	8004180 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048fc:	f001 b827 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004900:	4b1a      	ldr	r3, [pc, #104]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800490c:	d103      	bne.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 800490e:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004910:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004912:	f001 b81c 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800491a:	f001 b818 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800491e:	4b13      	ldr	r3, [pc, #76]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0320 	and.w	r3, r3, #32
 8004926:	2b20      	cmp	r3, #32
 8004928:	d118      	bne.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800492a:	4b10      	ldr	r3, [pc, #64]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d005      	beq.n	8004942 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004936:	4b0d      	ldr	r3, [pc, #52]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	0e1b      	lsrs	r3, r3, #24
 800493c:	f003 030f 	and.w	r3, r3, #15
 8004940:	e006      	b.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8004942:	4b0a      	ldr	r3, [pc, #40]	@ (800496c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004944:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	0e1b      	lsrs	r3, r3, #24
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	4a0b      	ldr	r2, [pc, #44]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004956:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004958:	f000 bff9 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800495c:	2300      	movs	r3, #0
 800495e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004960:	f000 bff5 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004968:	f000 bff1 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800496c:	46020c00 	.word	0x46020c00
 8004970:	0007a120 	.word	0x0007a120
 8004974:	00f42400 	.word	0x00f42400
 8004978:	007a1200 	.word	0x007a1200
 800497c:	02dc6c00 	.word	0x02dc6c00
 8004980:	08009034 	.word	0x08009034
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004984:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004988:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800498c:	430b      	orrs	r3, r1
 800498e:	d17f      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004990:	4ba8      	ldr	r3, [pc, #672]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004992:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800499a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800499c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d165      	bne.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80049a2:	4ba4      	ldr	r3, [pc, #656]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80049a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049a8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80049ac:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80049ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80049b4:	d034      	beq.n	8004a20 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 80049b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80049bc:	d853      	bhi.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 80049be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049c4:	d00b      	beq.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049cc:	d84b      	bhi.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 80049ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d016      	beq.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049da:	d009      	beq.n	80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 80049dc:	e043      	b.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80049de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7ff fa72 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80049e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ea:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80049ec:	f000 bfaf 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80049f0:	f107 0318 	add.w	r3, r7, #24
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff fbc3 	bl	8004180 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80049fe:	f000 bfa6 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004a02:	4b8c      	ldr	r3, [pc, #560]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a0e:	d103      	bne.n	8004a18 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8004a10:	4b89      	ldr	r3, [pc, #548]	@ (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 8004a12:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004a14:	f000 bf9b 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004a1c:	f000 bf97 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004a20:	4b84      	ldr	r3, [pc, #528]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	d118      	bne.n	8004a5e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004a2c:	4b81      	ldr	r3, [pc, #516]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d005      	beq.n	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8004a38:	4b7e      	ldr	r3, [pc, #504]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	0e1b      	lsrs	r3, r3, #24
 8004a3e:	f003 030f 	and.w	r3, r3, #15
 8004a42:	e006      	b.n	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8004a44:	4b7b      	ldr	r3, [pc, #492]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a4a:	041b      	lsls	r3, r3, #16
 8004a4c:	0e1b      	lsrs	r3, r3, #24
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	4a7a      	ldr	r2, [pc, #488]	@ (8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8004a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a58:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004a5a:	f000 bf78 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004a62:	f000 bf74 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004a6a:	f000 bf70 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8004a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a74:	d108      	bne.n	8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff fa26 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a84:	f000 bf63 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a8c:	f000 bf5f 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8004a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a94:	1e51      	subs	r1, r2, #1
 8004a96:	430b      	orrs	r3, r1
 8004a98:	d136      	bne.n	8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a9a:	4b66      	ldr	r3, [pc, #408]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004a9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004aa0:	f003 0303 	and.w	r3, r3, #3
 8004aa4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d104      	bne.n	8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8004aac:	f7fe fc22 	bl	80032f4 <HAL_RCC_GetPCLK2Freq>
 8004ab0:	6378      	str	r0, [r7, #52]	@ 0x34
 8004ab2:	f000 bf4c 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8004ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d104      	bne.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004abc:	f7fe faea 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004ac0:	6378      	str	r0, [r7, #52]	@ 0x34
 8004ac2:	f000 bf44 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004ac6:	4b5b      	ldr	r3, [pc, #364]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ad2:	d106      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d103      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8004ada:	4b59      	ldr	r3, [pc, #356]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004adc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ade:	f000 bf36 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004ae2:	4b54      	ldr	r3, [pc, #336]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d107      	bne.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d104      	bne.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8004af6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004afa:	637b      	str	r3, [r7, #52]	@ 0x34
 8004afc:	f000 bf27 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8004b00:	2300      	movs	r3, #0
 8004b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b04:	f000 bf23 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8004b08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b0c:	1f11      	subs	r1, r2, #4
 8004b0e:	430b      	orrs	r3, r1
 8004b10:	d136      	bne.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004b12:	4b48      	ldr	r3, [pc, #288]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b18:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b1c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d104      	bne.n	8004b2e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004b24:	f7fe fbd2 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 8004b28:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b2a:	f000 bf10 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b30:	2b10      	cmp	r3, #16
 8004b32:	d104      	bne.n	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004b34:	f7fe faae 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004b38:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b3a:	f000 bf08 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004b3e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b4a:	d106      	bne.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4e:	2b20      	cmp	r3, #32
 8004b50:	d103      	bne.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8004b52:	4b3b      	ldr	r3, [pc, #236]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b56:	f000 befa 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004b5a:	4b36      	ldr	r3, [pc, #216]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d107      	bne.n	8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8004b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6a:	2b30      	cmp	r3, #48	@ 0x30
 8004b6c:	d104      	bne.n	8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8004b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b74:	f000 beeb 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b7c:	f000 bee7 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8004b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b84:	f1a2 0108 	sub.w	r1, r2, #8
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	d136      	bne.n	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004b8c:	4b29      	ldr	r3, [pc, #164]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b96:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8004b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d104      	bne.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004b9e:	f7fe fb95 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 8004ba2:	6378      	str	r0, [r7, #52]	@ 0x34
 8004ba4:	f000 bed3 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8004ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004baa:	2b40      	cmp	r3, #64	@ 0x40
 8004bac:	d104      	bne.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004bae:	f7fe fa71 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004bb2:	6378      	str	r0, [r7, #52]	@ 0x34
 8004bb4:	f000 becb 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8004bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc4:	d106      	bne.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8004bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc8:	2b80      	cmp	r3, #128	@ 0x80
 8004bca:	d103      	bne.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8004bcc:	4b1c      	ldr	r3, [pc, #112]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bd0:	f000 bebd 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8004bd4:	4b17      	ldr	r3, [pc, #92]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004bd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d107      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8004be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be4:	2bc0      	cmp	r3, #192	@ 0xc0
 8004be6:	d104      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8004be8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bee:	f000 beae 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bf6:	f000 beaa 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8004bfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bfe:	f1a2 0110 	sub.w	r1, r2, #16
 8004c02:	430b      	orrs	r3, r1
 8004c04:	d141      	bne.n	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004c06:	4b0b      	ldr	r3, [pc, #44]	@ (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c10:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d104      	bne.n	8004c22 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004c18:	f7fe fb58 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 8004c1c:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c1e:	f000 be96 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8004c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c28:	d10c      	bne.n	8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004c2a:	f7fe fa33 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004c2e:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c30:	f000 be8d 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004c34:	46020c00 	.word	0x46020c00
 8004c38:	02dc6c00 	.word	0x02dc6c00
 8004c3c:	08009034 	.word	0x08009034
 8004c40:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8004c44:	4baa      	ldr	r3, [pc, #680]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c50:	d107      	bne.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8004c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c58:	d103      	bne.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8004c5a:	4ba6      	ldr	r3, [pc, #664]	@ (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004c5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c5e:	f000 be76 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8004c62:	4ba3      	ldr	r3, [pc, #652]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d108      	bne.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8004c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c76:	d104      	bne.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8004c78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c7e:	f000 be66 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c86:	f000 be62 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8004c8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c8e:	f1a2 0120 	sub.w	r1, r2, #32
 8004c92:	430b      	orrs	r3, r1
 8004c94:	d158      	bne.n	8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004c96:	4b96      	ldr	r3, [pc, #600]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004c98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d104      	bne.n	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8004ca8:	f7fe fb38 	bl	800331c <HAL_RCC_GetPCLK3Freq>
 8004cac:	6378      	str	r0, [r7, #52]	@ 0x34
 8004cae:	f000 be4e 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d104      	bne.n	8004cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004cb8:	f7fe f9ec 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004cbc:	6378      	str	r0, [r7, #52]	@ 0x34
 8004cbe:	f000 be46 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004cc2:	4b8b      	ldr	r3, [pc, #556]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cce:	d106      	bne.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8004cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d103      	bne.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8004cd6:	4b87      	ldr	r3, [pc, #540]	@ (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004cd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cda:	f000 be38 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004cde:	4b84      	ldr	r3, [pc, #528]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004ce0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d107      	bne.n	8004cfc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cee:	2b03      	cmp	r3, #3
 8004cf0:	d104      	bne.n	8004cfc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8004cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cf8:	f000 be29 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8004cfc:	4b7c      	ldr	r3, [pc, #496]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0320 	and.w	r3, r3, #32
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	d11b      	bne.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	d118      	bne.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004d0e:	4b78      	ldr	r3, [pc, #480]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d005      	beq.n	8004d26 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8004d1a:	4b75      	ldr	r3, [pc, #468]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	0e1b      	lsrs	r3, r3, #24
 8004d20:	f003 030f 	and.w	r3, r3, #15
 8004d24:	e006      	b.n	8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8004d26:	4b72      	ldr	r3, [pc, #456]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d2c:	041b      	lsls	r3, r3, #16
 8004d2e:	0e1b      	lsrs	r3, r3, #24
 8004d30:	f003 030f 	and.w	r3, r3, #15
 8004d34:	4a70      	ldr	r2, [pc, #448]	@ (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d3c:	f000 be07 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d44:	f000 be03 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8004d48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d4c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8004d50:	430b      	orrs	r3, r1
 8004d52:	d16c      	bne.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004d54:	4b66      	ldr	r3, [pc, #408]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004d56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d5a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004d5e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d66:	d104      	bne.n	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004d68:	f7fe f994 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8004d6c:	6378      	str	r0, [r7, #52]	@ 0x34
 8004d6e:	f000 bdee 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8004d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d78:	d108      	bne.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d7a:	f107 0318 	add.w	r3, r7, #24
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff f9fe 	bl	8004180 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d88:	f000 bde1 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d104      	bne.n	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8004d92:	f7fe fa81 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 8004d96:	6378      	str	r0, [r7, #52]	@ 0x34
 8004d98:	f000 bdd9 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004da2:	d122      	bne.n	8004dea <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004da4:	4b52      	ldr	r3, [pc, #328]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0320 	and.w	r3, r3, #32
 8004dac:	2b20      	cmp	r3, #32
 8004dae:	d118      	bne.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004db0:	4b4f      	ldr	r3, [pc, #316]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8004dbc:	4b4c      	ldr	r3, [pc, #304]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	0e1b      	lsrs	r3, r3, #24
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	e006      	b.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004dc8:	4b49      	ldr	r3, [pc, #292]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004dca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004dce:	041b      	lsls	r3, r3, #16
 8004dd0:	0e1b      	lsrs	r3, r3, #24
 8004dd2:	f003 030f 	and.w	r3, r3, #15
 8004dd6:	4a48      	ldr	r2, [pc, #288]	@ (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dde:	f000 bdb6 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004de6:	f000 bdb2 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004dea:	4b41      	ldr	r3, [pc, #260]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004df6:	d107      	bne.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8004df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dfa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dfe:	d103      	bne.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8004e00:	4b3c      	ldr	r3, [pc, #240]	@ (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004e02:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e04:	f000 bda3 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004e08:	4b39      	ldr	r3, [pc, #228]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e14:	d107      	bne.n	8004e26 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e1c:	d103      	bne.n	8004e26 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 8004e1e:	4b35      	ldr	r3, [pc, #212]	@ (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e22:	f000 bd94 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e2a:	f000 bd90 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8004e2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e32:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004e36:	430b      	orrs	r3, r1
 8004e38:	d160      	bne.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8004e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e40:	f003 0307 	and.w	r3, r3, #7
 8004e44:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d84c      	bhi.n	8004ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8004e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8004e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e52:	bf00      	nop
 8004e54:	08004e8d 	.word	0x08004e8d
 8004e58:	08004e69 	.word	0x08004e69
 8004e5c:	08004e7b 	.word	0x08004e7b
 8004e60:	08004e97 	.word	0x08004e97
 8004e64:	08004ea1 	.word	0x08004ea1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004e68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff f82d 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e76:	f000 bd6a 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e7a:	f107 030c 	add.w	r3, r7, #12
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7ff fad8 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e88:	f000 bd61 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004e8c:	f7fe fa04 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 8004e90:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004e92:	f000 bd5c 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004e96:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004e9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e9c:	f000 bd57 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004ea0:	4b13      	ldr	r3, [pc, #76]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0320 	and.w	r3, r3, #32
 8004ea8:	2b20      	cmp	r3, #32
 8004eaa:	d118      	bne.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004eac:	4b10      	ldr	r3, [pc, #64]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8004eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	0e1b      	lsrs	r3, r3, #24
 8004ebe:	f003 030f 	and.w	r3, r3, #15
 8004ec2:	e006      	b.n	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8004ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004ec6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004eca:	041b      	lsls	r3, r3, #16
 8004ecc:	0e1b      	lsrs	r3, r3, #24
 8004ece:	f003 030f 	and.w	r3, r3, #15
 8004ed2:	4a09      	ldr	r2, [pc, #36]	@ (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ed8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004eda:	f000 bd38 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ee2:	f000 bd34 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004eea:	f000 bd30 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004eee:	bf00      	nop
 8004ef0:	46020c00 	.word	0x46020c00
 8004ef4:	00f42400 	.word	0x00f42400
 8004ef8:	08009034 	.word	0x08009034
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8004efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f00:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004f04:	430b      	orrs	r3, r1
 8004f06:	d167      	bne.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8004f08:	4ba0      	ldr	r3, [pc, #640]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f0e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004f12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f1a:	d036      	beq.n	8004f8a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f22:	d855      	bhi.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f2a:	d029      	beq.n	8004f80 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f32:	d84d      	bhi.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f3a:	d013      	beq.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8004f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f42:	d845      	bhi.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d015      	beq.n	8004f76 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f50:	d13e      	bne.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7fe ffb8 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f60:	f000 bcf5 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f64:	f107 030c 	add.w	r3, r7, #12
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7ff fa63 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f72:	f000 bcec 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004f76:	f7fe f98f 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 8004f7a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004f7c:	f000 bce7 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004f80:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004f84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f86:	f000 bce2 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004f8a:	4b80      	ldr	r3, [pc, #512]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0320 	and.w	r3, r3, #32
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d118      	bne.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004f96:	4b7d      	ldr	r3, [pc, #500]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d005      	beq.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004fa2:	4b7a      	ldr	r3, [pc, #488]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	0e1b      	lsrs	r3, r3, #24
 8004fa8:	f003 030f 	and.w	r3, r3, #15
 8004fac:	e006      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8004fae:	4b77      	ldr	r3, [pc, #476]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004fb4:	041b      	lsls	r3, r3, #16
 8004fb6:	0e1b      	lsrs	r3, r3, #24
 8004fb8:	f003 030f 	and.w	r3, r3, #15
 8004fbc:	4a74      	ldr	r2, [pc, #464]	@ (8005190 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004fc4:	f000 bcc3 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fcc:	f000 bcbf 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fd4:	f000 bcbb 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8004fd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fdc:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8004fe0:	430b      	orrs	r3, r1
 8004fe2:	d14c      	bne.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004fe4:	4b69      	ldr	r3, [pc, #420]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004fee:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d104      	bne.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004ff6:	f7fe f969 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 8004ffa:	6378      	str	r0, [r7, #52]	@ 0x34
 8004ffc:	f000 bca7 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8005000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005006:	d104      	bne.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005008:	f7fe f844 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 800500c:	6378      	str	r0, [r7, #52]	@ 0x34
 800500e:	f000 bc9e 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005012:	4b5e      	ldr	r3, [pc, #376]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800501a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800501e:	d107      	bne.n	8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8005020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005026:	d103      	bne.n	8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8005028:	4b5a      	ldr	r3, [pc, #360]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800502a:	637b      	str	r3, [r7, #52]	@ 0x34
 800502c:	f000 bc8f 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8005030:	4b56      	ldr	r3, [pc, #344]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0320 	and.w	r3, r3, #32
 8005038:	2b20      	cmp	r3, #32
 800503a:	d11c      	bne.n	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005042:	d118      	bne.n	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005044:	4b51      	ldr	r3, [pc, #324]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8005050:	4b4e      	ldr	r3, [pc, #312]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	0e1b      	lsrs	r3, r3, #24
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	e006      	b.n	800506a <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 800505c:	4b4b      	ldr	r3, [pc, #300]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800505e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005062:	041b      	lsls	r3, r3, #16
 8005064:	0e1b      	lsrs	r3, r3, #24
 8005066:	f003 030f 	and.w	r3, r3, #15
 800506a:	4a49      	ldr	r2, [pc, #292]	@ (8005190 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 800506c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005070:	637b      	str	r3, [r7, #52]	@ 0x34
 8005072:	f000 bc6c 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	637b      	str	r3, [r7, #52]	@ 0x34
 800507a:	f000 bc68 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800507e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005082:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8005086:	430b      	orrs	r3, r1
 8005088:	d14c      	bne.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800508a:	4b40      	ldr	r3, [pc, #256]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800508c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005090:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005094:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	2b00      	cmp	r3, #0
 800509a:	d104      	bne.n	80050a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800509c:	f7fe f916 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 80050a0:	6378      	str	r0, [r7, #52]	@ 0x34
 80050a2:	f000 bc54 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80050a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ac:	d104      	bne.n	80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80050ae:	f7fd fff1 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 80050b2:	6378      	str	r0, [r7, #52]	@ 0x34
 80050b4:	f000 bc4b 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80050b8:	4b34      	ldr	r3, [pc, #208]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050c4:	d107      	bne.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 80050c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050cc:	d103      	bne.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 80050ce:	4b31      	ldr	r3, [pc, #196]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80050d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80050d2:	f000 bc3c 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80050d6:	4b2d      	ldr	r3, [pc, #180]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b20      	cmp	r3, #32
 80050e0:	d11c      	bne.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 80050e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80050e8:	d118      	bne.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80050ea:	4b28      	ldr	r3, [pc, #160]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d005      	beq.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80050f6:	4b25      	ldr	r3, [pc, #148]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	0e1b      	lsrs	r3, r3, #24
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	e006      	b.n	8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8005102:	4b22      	ldr	r3, [pc, #136]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005104:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005108:	041b      	lsls	r3, r3, #16
 800510a:	0e1b      	lsrs	r3, r3, #24
 800510c:	f003 030f 	and.w	r3, r3, #15
 8005110:	4a1f      	ldr	r2, [pc, #124]	@ (8005190 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8005112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005116:	637b      	str	r3, [r7, #52]	@ 0x34
 8005118:	f000 bc19 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800511c:	2300      	movs	r3, #0
 800511e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005120:	f000 bc15 	b.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8005124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005128:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800512c:	430b      	orrs	r3, r1
 800512e:	d157      	bne.n	80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005130:	4b16      	ldr	r3, [pc, #88]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8005132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005136:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800513a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800513c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005140:	d02a      	beq.n	8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8005142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005144:	2bc0      	cmp	r3, #192	@ 0xc0
 8005146:	d848      	bhi.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8005148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514a:	2b80      	cmp	r3, #128	@ 0x80
 800514c:	d00d      	beq.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	2b80      	cmp	r3, #128	@ 0x80
 8005152:	d842      	bhi.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8005154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005156:	2b00      	cmp	r3, #0
 8005158:	d003      	beq.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	2b40      	cmp	r3, #64	@ 0x40
 800515e:	d011      	beq.n	8005184 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8005160:	e03b      	b.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8005162:	f7fe f8db 	bl	800331c <HAL_RCC_GetPCLK3Freq>
 8005166:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005168:	e3f1      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800516a:	4b08      	ldr	r3, [pc, #32]	@ (800518c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005176:	d102      	bne.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8005178:	4b06      	ldr	r3, [pc, #24]	@ (8005194 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800517a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800517c:	e3e7      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005182:	e3e4      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8005184:	f7fd ff86 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8005188:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800518a:	e3e0      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800518c:	46020c00 	.word	0x46020c00
 8005190:	08009034 	.word	0x08009034
 8005194:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005198:	4ba3      	ldr	r3, [pc, #652]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d117      	bne.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80051a4:	4ba0      	ldr	r3, [pc, #640]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 80051b0:	4b9d      	ldr	r3, [pc, #628]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	0e1b      	lsrs	r3, r3, #24
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	e006      	b.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 80051bc:	4b9a      	ldr	r3, [pc, #616]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051c2:	041b      	lsls	r3, r3, #16
 80051c4:	0e1b      	lsrs	r3, r3, #24
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	4a98      	ldr	r2, [pc, #608]	@ (800542c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80051cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051d0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80051d2:	e3bc      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051d8:	e3b9      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051de:	e3b6      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80051e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051e4:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80051e8:	430b      	orrs	r3, r1
 80051ea:	d147      	bne.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80051ec:	4b8e      	ldr	r3, [pc, #568]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80051ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80051f6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80051f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d103      	bne.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80051fe:	f7fe f865 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 8005202:	6378      	str	r0, [r7, #52]	@ 0x34
 8005204:	e3a3      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8005206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005208:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800520c:	d103      	bne.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800520e:	f7fd ff41 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8005212:	6378      	str	r0, [r7, #52]	@ 0x34
 8005214:	e39b      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8005216:	4b84      	ldr	r3, [pc, #528]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800521e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005222:	d106      	bne.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800522a:	d102      	bne.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 800522c:	4b80      	ldr	r3, [pc, #512]	@ (8005430 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800522e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005230:	e38d      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8005232:	4b7d      	ldr	r3, [pc, #500]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0320 	and.w	r3, r3, #32
 800523a:	2b20      	cmp	r3, #32
 800523c:	d11b      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005244:	d117      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005246:	4b78      	ldr	r3, [pc, #480]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d005      	beq.n	800525e <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8005252:	4b75      	ldr	r3, [pc, #468]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	0e1b      	lsrs	r3, r3, #24
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	e006      	b.n	800526c <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800525e:	4b72      	ldr	r3, [pc, #456]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005260:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005264:	041b      	lsls	r3, r3, #16
 8005266:	0e1b      	lsrs	r3, r3, #24
 8005268:	f003 030f 	and.w	r3, r3, #15
 800526c:	4a6f      	ldr	r2, [pc, #444]	@ (800542c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800526e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005272:	637b      	str	r3, [r7, #52]	@ 0x34
 8005274:	e36b      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	637b      	str	r3, [r7, #52]	@ 0x34
 800527a:	e368      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800527c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005280:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005284:	430b      	orrs	r3, r1
 8005286:	d164      	bne.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8005288:	4b67      	ldr	r3, [pc, #412]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800528a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800528e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005292:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8005294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005296:	2b00      	cmp	r3, #0
 8005298:	d120      	bne.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800529a:	4b63      	ldr	r3, [pc, #396]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b20      	cmp	r3, #32
 80052a4:	d117      	bne.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80052a6:	4b60      	ldr	r3, [pc, #384]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d005      	beq.n	80052be <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 80052b2:	4b5d      	ldr	r3, [pc, #372]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	0e1b      	lsrs	r3, r3, #24
 80052b8:	f003 030f 	and.w	r3, r3, #15
 80052bc:	e006      	b.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 80052be:	4b5a      	ldr	r3, [pc, #360]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052c4:	041b      	lsls	r3, r3, #16
 80052c6:	0e1b      	lsrs	r3, r3, #24
 80052c8:	f003 030f 	and.w	r3, r3, #15
 80052cc:	4a57      	ldr	r2, [pc, #348]	@ (800542c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80052ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80052d4:	e33b      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052da:	e338      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80052dc:	4b52      	ldr	r3, [pc, #328]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052ea:	d112      	bne.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052f2:	d10e      	bne.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80052f4:	4b4c      	ldr	r3, [pc, #304]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80052f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005302:	d102      	bne.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8005304:	23fa      	movs	r3, #250	@ 0xfa
 8005306:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005308:	e321      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800530a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800530e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005310:	e31d      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8005312:	4b45      	ldr	r3, [pc, #276]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800531a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800531e:	d106      	bne.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8005320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005322:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005326:	d102      	bne.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8005328:	4b41      	ldr	r3, [pc, #260]	@ (8005430 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800532a:	637b      	str	r3, [r7, #52]	@ 0x34
 800532c:	e30f      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800532e:	4b3e      	ldr	r3, [pc, #248]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005330:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b02      	cmp	r3, #2
 800533a:	d107      	bne.n	800534c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 800533c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005342:	d103      	bne.n	800534c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8005344:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005348:	637b      	str	r3, [r7, #52]	@ 0x34
 800534a:	e300      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800534c:	2300      	movs	r3, #0
 800534e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005350:	e2fd      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8005352:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005356:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800535a:	430b      	orrs	r3, r1
 800535c:	d16a      	bne.n	8005434 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800535e:	4b32      	ldr	r3, [pc, #200]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005360:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005364:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005368:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800536a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536c:	2b00      	cmp	r3, #0
 800536e:	d120      	bne.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005370:	4b2d      	ldr	r3, [pc, #180]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0320 	and.w	r3, r3, #32
 8005378:	2b20      	cmp	r3, #32
 800537a:	d117      	bne.n	80053ac <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800537c:	4b2a      	ldr	r3, [pc, #168]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d005      	beq.n	8005394 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8005388:	4b27      	ldr	r3, [pc, #156]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	0e1b      	lsrs	r3, r3, #24
 800538e:	f003 030f 	and.w	r3, r3, #15
 8005392:	e006      	b.n	80053a2 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8005394:	4b24      	ldr	r3, [pc, #144]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005396:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800539a:	041b      	lsls	r3, r3, #16
 800539c:	0e1b      	lsrs	r3, r3, #24
 800539e:	f003 030f 	and.w	r3, r3, #15
 80053a2:	4a22      	ldr	r2, [pc, #136]	@ (800542c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80053a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053aa:	e2d0      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b0:	e2cd      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80053b2:	4b1d      	ldr	r3, [pc, #116]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80053b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053c0:	d112      	bne.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80053c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053c8:	d10e      	bne.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80053ca:	4b17      	ldr	r3, [pc, #92]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80053cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053d8:	d102      	bne.n	80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80053da:	23fa      	movs	r3, #250	@ 0xfa
 80053dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80053de:	e2b6      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80053e0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80053e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80053e6:	e2b2      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80053e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053f4:	d106      	bne.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053fc:	d102      	bne.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80053fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005430 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8005400:	637b      	str	r3, [r7, #52]	@ 0x34
 8005402:	e2a4      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8005404:	4b08      	ldr	r3, [pc, #32]	@ (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005406:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b02      	cmp	r3, #2
 8005410:	d107      	bne.n	8005422 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8005412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005414:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005418:	d103      	bne.n	8005422 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 800541a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800541e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005420:	e295      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8005422:	2300      	movs	r3, #0
 8005424:	637b      	str	r3, [r7, #52]	@ 0x34
 8005426:	e292      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005428:	46020c00 	.word	0x46020c00
 800542c:	08009034 	.word	0x08009034
 8005430:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8005434:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005438:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800543c:	430b      	orrs	r3, r1
 800543e:	d147      	bne.n	80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005440:	4b9a      	ldr	r3, [pc, #616]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005446:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800544a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800544c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544e:	2b00      	cmp	r3, #0
 8005450:	d103      	bne.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005452:	f7fd ff3b 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 8005456:	6378      	str	r0, [r7, #52]	@ 0x34
 8005458:	e279      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800545a:	4b94      	ldr	r3, [pc, #592]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800545c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005468:	d112      	bne.n	8005490 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005470:	d10e      	bne.n	8005490 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005472:	4b8e      	ldr	r3, [pc, #568]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005474:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800547c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005480:	d102      	bne.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8005482:	23fa      	movs	r3, #250	@ 0xfa
 8005484:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005486:	e262      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8005488:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800548c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800548e:	e25e      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8005490:	4b86      	ldr	r3, [pc, #536]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549c:	d106      	bne.n	80054ac <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 800549e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054a4:	d102      	bne.n	80054ac <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 80054a6:	4b82      	ldr	r3, [pc, #520]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80054a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054aa:	e250      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80054ac:	4b7f      	ldr	r3, [pc, #508]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80054ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d107      	bne.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 80054ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054c0:	d103      	bne.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 80054c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c8:	e241      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80054ce:	e23e      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80054d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054d4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80054d8:	430b      	orrs	r3, r1
 80054da:	d12d      	bne.n	8005538 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80054dc:	4b73      	ldr	r3, [pc, #460]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80054de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054e2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80054e6:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80054e8:	4b70      	ldr	r3, [pc, #448]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054f4:	d105      	bne.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 80054f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d102      	bne.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 80054fc:	4b6c      	ldr	r3, [pc, #432]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80054fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005500:	e225      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8005502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005504:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005508:	d107      	bne.n	800551a <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800550a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800550e:	4618      	mov	r0, r3
 8005510:	f7fe fcdc 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8005514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005516:	637b      	str	r3, [r7, #52]	@ 0x34
 8005518:	e219      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800551a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005520:	d107      	bne.n	8005532 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005522:	f107 0318 	add.w	r3, r7, #24
 8005526:	4618      	mov	r0, r3
 8005528:	f7fe fe2a 	bl	8004180 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005530:	e20d      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8005532:	2300      	movs	r3, #0
 8005534:	637b      	str	r3, [r7, #52]	@ 0x34
 8005536:	e20a      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8005538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800553c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8005540:	430b      	orrs	r3, r1
 8005542:	d156      	bne.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005544:	4b59      	ldr	r3, [pc, #356]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800554a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800554e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005552:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005556:	d028      	beq.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800555e:	d845      	bhi.n	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8005560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005562:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005566:	d013      	beq.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8005568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800556e:	d83d      	bhi.n	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8005570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005572:	2b00      	cmp	r3, #0
 8005574:	d004      	beq.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8005576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005578:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800557c:	d004      	beq.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 800557e:	e035      	b.n	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8005580:	f7fd feb8 	bl	80032f4 <HAL_RCC_GetPCLK2Freq>
 8005584:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005586:	e1e2      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005588:	f7fd fd84 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 800558c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800558e:	e1de      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005590:	4b46      	ldr	r3, [pc, #280]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800559c:	d102      	bne.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 800559e:	4b44      	ldr	r3, [pc, #272]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80055a0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80055a2:	e1d4      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80055a8:	e1d1      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80055aa:	4b40      	ldr	r3, [pc, #256]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0320 	and.w	r3, r3, #32
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	d117      	bne.n	80055e6 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80055b6:	4b3d      	ldr	r3, [pc, #244]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d005      	beq.n	80055ce <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 80055c2:	4b3a      	ldr	r3, [pc, #232]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	0e1b      	lsrs	r3, r3, #24
 80055c8:	f003 030f 	and.w	r3, r3, #15
 80055cc:	e006      	b.n	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 80055ce:	4b37      	ldr	r3, [pc, #220]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80055d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80055d4:	041b      	lsls	r3, r3, #16
 80055d6:	0e1b      	lsrs	r3, r3, #24
 80055d8:	f003 030f 	and.w	r3, r3, #15
 80055dc:	4a35      	ldr	r2, [pc, #212]	@ (80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80055de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055e2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80055e4:	e1b3      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80055e6:	2300      	movs	r3, #0
 80055e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80055ea:	e1b0      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80055f0:	e1ad      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80055f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055f6:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80055fa:	430b      	orrs	r3, r1
 80055fc:	d15c      	bne.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80055fe:	4b2b      	ldr	r3, [pc, #172]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005604:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005608:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800560a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005610:	d028      	beq.n	8005664 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8005612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005614:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005618:	d845      	bhi.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800561a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005620:	d013      	beq.n	800564a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005628:	d83d      	bhi.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562c:	2b00      	cmp	r3, #0
 800562e:	d004      	beq.n	800563a <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8005630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005636:	d004      	beq.n	8005642 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8005638:	e035      	b.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800563a:	f7fd fe47 	bl	80032cc <HAL_RCC_GetPCLK1Freq>
 800563e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005640:	e185      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005642:	f7fd fd27 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 8005646:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005648:	e181      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800564a:	4b18      	ldr	r3, [pc, #96]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005656:	d102      	bne.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8005658:	4b15      	ldr	r3, [pc, #84]	@ (80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800565a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800565c:	e177      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800565e:	2300      	movs	r3, #0
 8005660:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005662:	e174      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005664:	4b11      	ldr	r3, [pc, #68]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0320 	and.w	r3, r3, #32
 800566c:	2b20      	cmp	r3, #32
 800566e:	d117      	bne.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005670:	4b0e      	ldr	r3, [pc, #56]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d005      	beq.n	8005688 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 800567c:	4b0b      	ldr	r3, [pc, #44]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	0e1b      	lsrs	r3, r3, #24
 8005682:	f003 030f 	and.w	r3, r3, #15
 8005686:	e006      	b.n	8005696 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8005688:	4b08      	ldr	r3, [pc, #32]	@ (80056ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800568a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800568e:	041b      	lsls	r3, r3, #16
 8005690:	0e1b      	lsrs	r3, r3, #24
 8005692:	f003 030f 	and.w	r3, r3, #15
 8005696:	4a07      	ldr	r2, [pc, #28]	@ (80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8005698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800569c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800569e:	e156      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056a4:	e153      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80056a6:	2300      	movs	r3, #0
 80056a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056aa:	e150      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80056ac:	46020c00 	.word	0x46020c00
 80056b0:	00f42400 	.word	0x00f42400
 80056b4:	08009034 	.word	0x08009034
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80056b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056bc:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80056c0:	430b      	orrs	r3, r1
 80056c2:	d176      	bne.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80056c4:	4ba4      	ldr	r3, [pc, #656]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80056c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056ca:	f003 0318 	and.w	r3, r3, #24
 80056ce:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80056d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d2:	2b18      	cmp	r3, #24
 80056d4:	d86a      	bhi.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 80056d6:	a201      	add	r2, pc, #4	@ (adr r2, 80056dc <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80056d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056dc:	08005741 	.word	0x08005741
 80056e0:	080057ad 	.word	0x080057ad
 80056e4:	080057ad 	.word	0x080057ad
 80056e8:	080057ad 	.word	0x080057ad
 80056ec:	080057ad 	.word	0x080057ad
 80056f0:	080057ad 	.word	0x080057ad
 80056f4:	080057ad 	.word	0x080057ad
 80056f8:	080057ad 	.word	0x080057ad
 80056fc:	08005749 	.word	0x08005749
 8005700:	080057ad 	.word	0x080057ad
 8005704:	080057ad 	.word	0x080057ad
 8005708:	080057ad 	.word	0x080057ad
 800570c:	080057ad 	.word	0x080057ad
 8005710:	080057ad 	.word	0x080057ad
 8005714:	080057ad 	.word	0x080057ad
 8005718:	080057ad 	.word	0x080057ad
 800571c:	08005751 	.word	0x08005751
 8005720:	080057ad 	.word	0x080057ad
 8005724:	080057ad 	.word	0x080057ad
 8005728:	080057ad 	.word	0x080057ad
 800572c:	080057ad 	.word	0x080057ad
 8005730:	080057ad 	.word	0x080057ad
 8005734:	080057ad 	.word	0x080057ad
 8005738:	080057ad 	.word	0x080057ad
 800573c:	0800576b 	.word	0x0800576b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8005740:	f7fd fdec 	bl	800331c <HAL_RCC_GetPCLK3Freq>
 8005744:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005746:	e102      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005748:	f7fd fca4 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 800574c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800574e:	e0fe      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005750:	4b81      	ldr	r3, [pc, #516]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005758:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800575c:	d102      	bne.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 800575e:	4b7f      	ldr	r3, [pc, #508]	@ (800595c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8005760:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005762:	e0f4      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8005764:	2300      	movs	r3, #0
 8005766:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005768:	e0f1      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800576a:	4b7b      	ldr	r3, [pc, #492]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0320 	and.w	r3, r3, #32
 8005772:	2b20      	cmp	r3, #32
 8005774:	d117      	bne.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005776:	4b78      	ldr	r3, [pc, #480]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d005      	beq.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8005782:	4b75      	ldr	r3, [pc, #468]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	0e1b      	lsrs	r3, r3, #24
 8005788:	f003 030f 	and.w	r3, r3, #15
 800578c:	e006      	b.n	800579c <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 800578e:	4b72      	ldr	r3, [pc, #456]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005790:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005794:	041b      	lsls	r3, r3, #16
 8005796:	0e1b      	lsrs	r3, r3, #24
 8005798:	f003 030f 	and.w	r3, r3, #15
 800579c:	4a70      	ldr	r2, [pc, #448]	@ (8005960 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800579e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80057a4:	e0d3      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057aa:	e0d0      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057b0:	e0cd      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80057b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057b6:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80057ba:	430b      	orrs	r3, r1
 80057bc:	d155      	bne.n	800586a <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80057be:	4b66      	ldr	r3, [pc, #408]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80057c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057c4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80057c8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80057ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057d0:	d013      	beq.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 80057d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057d8:	d844      	bhi.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 80057da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057e0:	d013      	beq.n	800580a <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057e8:	d83c      	bhi.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 80057ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d014      	beq.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 80057f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057f6:	d014      	beq.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 80057f8:	e034      	b.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057fa:	f107 0318 	add.w	r3, r7, #24
 80057fe:	4618      	mov	r0, r3
 8005800:	f7fe fcbe 	bl	8004180 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005808:	e0a1      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800580a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800580e:	4618      	mov	r0, r3
 8005810:	f7fe fb5c 	bl	8003ecc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8005814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005816:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005818:	e099      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800581a:	f7fd fc3b 	bl	8003094 <HAL_RCC_GetSysClockFreq>
 800581e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005820:	e095      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005822:	4b4d      	ldr	r3, [pc, #308]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0320 	and.w	r3, r3, #32
 800582a:	2b20      	cmp	r3, #32
 800582c:	d117      	bne.n	800585e <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800582e:	4b4a      	ldr	r3, [pc, #296]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d005      	beq.n	8005846 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 800583a:	4b47      	ldr	r3, [pc, #284]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	0e1b      	lsrs	r3, r3, #24
 8005840:	f003 030f 	and.w	r3, r3, #15
 8005844:	e006      	b.n	8005854 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8005846:	4b44      	ldr	r3, [pc, #272]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005848:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800584c:	041b      	lsls	r3, r3, #16
 800584e:	0e1b      	lsrs	r3, r3, #24
 8005850:	f003 030f 	and.w	r3, r3, #15
 8005854:	4a42      	ldr	r2, [pc, #264]	@ (8005960 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8005856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800585a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800585c:	e077      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005862:	e074      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8005864:	2300      	movs	r3, #0
 8005866:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005868:	e071      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800586a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800586e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8005872:	430b      	orrs	r3, r1
 8005874:	d131      	bne.n	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8005876:	4b38      	ldr	r3, [pc, #224]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005878:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800587c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005880:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8005882:	4b35      	ldr	r3, [pc, #212]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b02      	cmp	r3, #2
 800588e:	d106      	bne.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8005890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005892:	2b00      	cmp	r3, #0
 8005894:	d103      	bne.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8005896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800589a:	637b      	str	r3, [r7, #52]	@ 0x34
 800589c:	e057      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800589e:	4b2e      	ldr	r3, [pc, #184]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80058a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058ac:	d112      	bne.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058b4:	d10e      	bne.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80058b6:	4b28      	ldr	r3, [pc, #160]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80058b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058c4:	d102      	bne.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 80058c6:	23fa      	movs	r3, #250	@ 0xfa
 80058c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80058ca:	e040      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80058cc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80058d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80058d2:	e03c      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 80058d4:	2300      	movs	r3, #0
 80058d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d8:	e039      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 80058da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058de:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80058e2:	430b      	orrs	r3, r1
 80058e4:	d131      	bne.n	800594a <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80058e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80058e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058ec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80058f0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80058f2:	4b19      	ldr	r3, [pc, #100]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058fe:	d105      	bne.n	800590c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8005900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005902:	2b00      	cmp	r3, #0
 8005904:	d102      	bne.n	800590c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8005906:	4b17      	ldr	r3, [pc, #92]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8005908:	637b      	str	r3, [r7, #52]	@ 0x34
 800590a:	e020      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800590c:	4b12      	ldr	r3, [pc, #72]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005918:	d106      	bne.n	8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 800591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005920:	d102      	bne.n	8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 8005922:	4b11      	ldr	r3, [pc, #68]	@ (8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005924:	637b      	str	r3, [r7, #52]	@ 0x34
 8005926:	e012      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8005928:	4b0b      	ldr	r3, [pc, #44]	@ (8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005934:	d106      	bne.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8005936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800593c:	d102      	bne.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 800593e:	4b07      	ldr	r3, [pc, #28]	@ (800595c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8005940:	637b      	str	r3, [r7, #52]	@ 0x34
 8005942:	e004      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8005944:	2300      	movs	r3, #0
 8005946:	637b      	str	r3, [r7, #52]	@ 0x34
 8005948:	e001      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800594e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005950:	4618      	mov	r0, r3
 8005952:	3738      	adds	r7, #56	@ 0x38
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	46020c00 	.word	0x46020c00
 800595c:	00f42400 	.word	0x00f42400
 8005960:	08009034 	.word	0x08009034
 8005964:	02dc6c00 	.word	0x02dc6c00
 8005968:	016e3600 	.word	0x016e3600

0800596c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8005974:	4b47      	ldr	r3, [pc, #284]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a46      	ldr	r2, [pc, #280]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 800597a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800597e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005980:	f7fb fd4c 	bl	800141c <HAL_GetTick>
 8005984:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005986:	e008      	b.n	800599a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005988:	f7fb fd48 	bl	800141c <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	2b02      	cmp	r3, #2
 8005994:	d901      	bls.n	800599a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e077      	b.n	8005a8a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800599a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1f0      	bne.n	8005988 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80059a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 80059a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80059ae:	f023 0303 	bic.w	r3, r3, #3
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	6811      	ldr	r1, [r2, #0]
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	6852      	ldr	r2, [r2, #4]
 80059ba:	3a01      	subs	r2, #1
 80059bc:	0212      	lsls	r2, r2, #8
 80059be:	430a      	orrs	r2, r1
 80059c0:	4934      	ldr	r1, [pc, #208]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80059c6:	4b33      	ldr	r3, [pc, #204]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 80059c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059ca:	4b33      	ldr	r3, [pc, #204]	@ (8005a98 <RCCEx_PLL2_Config+0x12c>)
 80059cc:	4013      	ands	r3, r2
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6892      	ldr	r2, [r2, #8]
 80059d2:	3a01      	subs	r2, #1
 80059d4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	68d2      	ldr	r2, [r2, #12]
 80059dc:	3a01      	subs	r2, #1
 80059de:	0252      	lsls	r2, r2, #9
 80059e0:	b292      	uxth	r2, r2
 80059e2:	4311      	orrs	r1, r2
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	6912      	ldr	r2, [r2, #16]
 80059e8:	3a01      	subs	r2, #1
 80059ea:	0412      	lsls	r2, r2, #16
 80059ec:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80059f0:	4311      	orrs	r1, r2
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	6952      	ldr	r2, [r2, #20]
 80059f6:	3a01      	subs	r2, #1
 80059f8:	0612      	lsls	r2, r2, #24
 80059fa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80059fe:	430a      	orrs	r2, r1
 8005a00:	4924      	ldr	r1, [pc, #144]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005a06:	4b23      	ldr	r3, [pc, #140]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	f023 020c 	bic.w	r2, r3, #12
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	4920      	ldr	r1, [pc, #128]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005a18:	4b1e      	ldr	r3, [pc, #120]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
 8005a20:	491c      	ldr	r1, [pc, #112]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8005a26:	4b1b      	ldr	r3, [pc, #108]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a2c:	f023 0310 	bic.w	r3, r3, #16
 8005a30:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005a32:	4b18      	ldr	r3, [pc, #96]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a3a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	69d2      	ldr	r2, [r2, #28]
 8005a42:	00d2      	lsls	r2, r2, #3
 8005a44:	4913      	ldr	r1, [pc, #76]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8005a4a:	4b12      	ldr	r3, [pc, #72]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4e:	4a11      	ldr	r2, [pc, #68]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a50:	f043 0310 	orr.w	r3, r3, #16
 8005a54:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a60:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005a62:	f7fb fcdb 	bl	800141c <HAL_GetTick>
 8005a66:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a68:	e008      	b.n	8005a7c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a6a:	f7fb fcd7 	bl	800141c <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d901      	bls.n	8005a7c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e006      	b.n	8005a8a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a7c:	4b05      	ldr	r3, [pc, #20]	@ (8005a94 <RCCEx_PLL2_Config+0x128>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0f0      	beq.n	8005a6a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8005a88:	2300      	movs	r3, #0

}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	46020c00 	.word	0x46020c00
 8005a98:	80800000 	.word	0x80800000

08005a9c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8005aa4:	4b47      	ldr	r3, [pc, #284]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a46      	ldr	r2, [pc, #280]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005ab0:	f7fb fcb4 	bl	800141c <HAL_GetTick>
 8005ab4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ab6:	e008      	b.n	8005aca <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005ab8:	f7fb fcb0 	bl	800141c <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e077      	b.n	8005bba <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005aca:	4b3e      	ldr	r3, [pc, #248]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1f0      	bne.n	8005ab8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8005ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ada:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ade:	f023 0303 	bic.w	r3, r3, #3
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6811      	ldr	r1, [r2, #0]
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6852      	ldr	r2, [r2, #4]
 8005aea:	3a01      	subs	r2, #1
 8005aec:	0212      	lsls	r2, r2, #8
 8005aee:	430a      	orrs	r2, r1
 8005af0:	4934      	ldr	r1, [pc, #208]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	630b      	str	r3, [r1, #48]	@ 0x30
 8005af6:	4b33      	ldr	r3, [pc, #204]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005af8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005afa:	4b33      	ldr	r3, [pc, #204]	@ (8005bc8 <RCCEx_PLL3_Config+0x12c>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	6892      	ldr	r2, [r2, #8]
 8005b02:	3a01      	subs	r2, #1
 8005b04:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	68d2      	ldr	r2, [r2, #12]
 8005b0c:	3a01      	subs	r2, #1
 8005b0e:	0252      	lsls	r2, r2, #9
 8005b10:	b292      	uxth	r2, r2
 8005b12:	4311      	orrs	r1, r2
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	6912      	ldr	r2, [r2, #16]
 8005b18:	3a01      	subs	r2, #1
 8005b1a:	0412      	lsls	r2, r2, #16
 8005b1c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005b20:	4311      	orrs	r1, r2
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	6952      	ldr	r2, [r2, #20]
 8005b26:	3a01      	subs	r2, #1
 8005b28:	0612      	lsls	r2, r2, #24
 8005b2a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	4924      	ldr	r1, [pc, #144]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8005b36:	4b23      	ldr	r3, [pc, #140]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b3a:	f023 020c 	bic.w	r2, r3, #12
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	4920      	ldr	r1, [pc, #128]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005b48:	4b1e      	ldr	r3, [pc, #120]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	491c      	ldr	r1, [pc, #112]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8005b56:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5a:	4a1a      	ldr	r2, [pc, #104]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b5c:	f023 0310 	bic.w	r3, r3, #16
 8005b60:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005b62:	4b18      	ldr	r3, [pc, #96]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b6a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	69d2      	ldr	r2, [r2, #28]
 8005b72:	00d2      	lsls	r2, r2, #3
 8005b74:	4913      	ldr	r1, [pc, #76]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8005b7a:	4b12      	ldr	r3, [pc, #72]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b7e:	4a11      	ldr	r2, [pc, #68]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b80:	f043 0310 	orr.w	r3, r3, #16
 8005b84:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8005b86:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b90:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005b92:	f7fb fc43 	bl	800141c <HAL_GetTick>
 8005b96:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b98:	e008      	b.n	8005bac <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b9a:	f7fb fc3f 	bl	800141c <HAL_GetTick>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d901      	bls.n	8005bac <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e006      	b.n	8005bba <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005bac:	4b05      	ldr	r3, [pc, #20]	@ (8005bc4 <RCCEx_PLL3_Config+0x128>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d0f0      	beq.n	8005b9a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	46020c00 	.word	0x46020c00
 8005bc8:	80800000 	.word	0x80800000

08005bcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e049      	b.n	8005c72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d106      	bne.n	8005bf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7fb fa54 	bl	80010a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	3304      	adds	r3, #4
 8005c08:	4619      	mov	r1, r3
 8005c0a:	4610      	mov	r0, r2
 8005c0c:	f000 fb46 	bl	800629c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
	...

08005c7c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d001      	beq.n	8005c94 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e06a      	b.n	8005d6a <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a35      	ldr	r2, [pc, #212]	@ (8005d78 <HAL_TIM_Base_Start+0xfc>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d040      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a34      	ldr	r2, [pc, #208]	@ (8005d7c <HAL_TIM_Base_Start+0x100>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d03b      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cb8:	d036      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cc2:	d031      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8005d80 <HAL_TIM_Base_Start+0x104>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d02c      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a2c      	ldr	r2, [pc, #176]	@ (8005d84 <HAL_TIM_Base_Start+0x108>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d027      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a2a      	ldr	r2, [pc, #168]	@ (8005d88 <HAL_TIM_Base_Start+0x10c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d022      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a29      	ldr	r2, [pc, #164]	@ (8005d8c <HAL_TIM_Base_Start+0x110>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d01d      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a27      	ldr	r2, [pc, #156]	@ (8005d90 <HAL_TIM_Base_Start+0x114>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d018      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a26      	ldr	r2, [pc, #152]	@ (8005d94 <HAL_TIM_Base_Start+0x118>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d013      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a24      	ldr	r2, [pc, #144]	@ (8005d98 <HAL_TIM_Base_Start+0x11c>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00e      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a23      	ldr	r2, [pc, #140]	@ (8005d9c <HAL_TIM_Base_Start+0x120>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d009      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a21      	ldr	r2, [pc, #132]	@ (8005da0 <HAL_TIM_Base_Start+0x124>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d004      	beq.n	8005d28 <HAL_TIM_Base_Start+0xac>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a20      	ldr	r2, [pc, #128]	@ (8005da4 <HAL_TIM_Base_Start+0x128>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d115      	bne.n	8005d54 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005da8 <HAL_TIM_Base_Start+0x12c>)
 8005d30:	4013      	ands	r3, r2
 8005d32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2b06      	cmp	r3, #6
 8005d38:	d015      	beq.n	8005d66 <HAL_TIM_Base_Start+0xea>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d40:	d011      	beq.n	8005d66 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f042 0201 	orr.w	r2, r2, #1
 8005d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d52:	e008      	b.n	8005d66 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0201 	orr.w	r2, r2, #1
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	e000      	b.n	8005d68 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40012c00 	.word	0x40012c00
 8005d7c:	50012c00 	.word	0x50012c00
 8005d80:	40000400 	.word	0x40000400
 8005d84:	50000400 	.word	0x50000400
 8005d88:	40000800 	.word	0x40000800
 8005d8c:	50000800 	.word	0x50000800
 8005d90:	40000c00 	.word	0x40000c00
 8005d94:	50000c00 	.word	0x50000c00
 8005d98:	40013400 	.word	0x40013400
 8005d9c:	50013400 	.word	0x50013400
 8005da0:	40014000 	.word	0x40014000
 8005da4:	50014000 	.word	0x50014000
 8005da8:	00010007 	.word	0x00010007

08005dac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e049      	b.n	8005e52 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d106      	bne.n	8005dd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f841 	bl	8005e5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3304      	adds	r3, #4
 8005de8:	4619      	mov	r1, r3
 8005dea:	4610      	mov	r0, r2
 8005dec:	f000 fa56 	bl	800629c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3708      	adds	r7, #8
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
	...

08005e70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d101      	bne.n	8005e8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e8a:	2302      	movs	r3, #2
 8005e8c:	e0ff      	b.n	800608e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2b14      	cmp	r3, #20
 8005e9a:	f200 80f0 	bhi.w	800607e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea4:	08005ef9 	.word	0x08005ef9
 8005ea8:	0800607f 	.word	0x0800607f
 8005eac:	0800607f 	.word	0x0800607f
 8005eb0:	0800607f 	.word	0x0800607f
 8005eb4:	08005f39 	.word	0x08005f39
 8005eb8:	0800607f 	.word	0x0800607f
 8005ebc:	0800607f 	.word	0x0800607f
 8005ec0:	0800607f 	.word	0x0800607f
 8005ec4:	08005f7b 	.word	0x08005f7b
 8005ec8:	0800607f 	.word	0x0800607f
 8005ecc:	0800607f 	.word	0x0800607f
 8005ed0:	0800607f 	.word	0x0800607f
 8005ed4:	08005fbb 	.word	0x08005fbb
 8005ed8:	0800607f 	.word	0x0800607f
 8005edc:	0800607f 	.word	0x0800607f
 8005ee0:	0800607f 	.word	0x0800607f
 8005ee4:	08005ffd 	.word	0x08005ffd
 8005ee8:	0800607f 	.word	0x0800607f
 8005eec:	0800607f 	.word	0x0800607f
 8005ef0:	0800607f 	.word	0x0800607f
 8005ef4:	0800603d 	.word	0x0800603d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68b9      	ldr	r1, [r7, #8]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 facc 	bl	800649c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	699a      	ldr	r2, [r3, #24]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f042 0208 	orr.w	r2, r2, #8
 8005f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699a      	ldr	r2, [r3, #24]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0204 	bic.w	r2, r2, #4
 8005f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6999      	ldr	r1, [r3, #24]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	691a      	ldr	r2, [r3, #16]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	619a      	str	r2, [r3, #24]
      break;
 8005f36:	e0a5      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68b9      	ldr	r1, [r7, #8]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 fb70 	bl	8006624 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	699a      	ldr	r2, [r3, #24]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	699a      	ldr	r2, [r3, #24]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	6999      	ldr	r1, [r3, #24]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	021a      	lsls	r2, r3, #8
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	619a      	str	r2, [r3, #24]
      break;
 8005f78:	e084      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68b9      	ldr	r1, [r7, #8]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fc01 	bl	8006788 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0208 	orr.w	r2, r2, #8
 8005f94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	69da      	ldr	r2, [r3, #28]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0204 	bic.w	r2, r2, #4
 8005fa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	69d9      	ldr	r1, [r3, #28]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	61da      	str	r2, [r3, #28]
      break;
 8005fb8:	e064      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68b9      	ldr	r1, [r7, #8]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 fc91 	bl	80068e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69da      	ldr	r2, [r3, #28]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fe4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	69d9      	ldr	r1, [r3, #28]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	021a      	lsls	r2, r3, #8
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	61da      	str	r2, [r3, #28]
      break;
 8005ffa:	e043      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68b9      	ldr	r1, [r7, #8]
 8006002:	4618      	mov	r0, r3
 8006004:	f000 fd22 	bl	8006a4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f042 0208 	orr.w	r2, r2, #8
 8006016:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f022 0204 	bic.w	r2, r2, #4
 8006026:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	691a      	ldr	r2, [r3, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	430a      	orrs	r2, r1
 8006038:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800603a:	e023      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68b9      	ldr	r1, [r7, #8]
 8006042:	4618      	mov	r0, r3
 8006044:	f000 fd84 	bl	8006b50 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006056:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006066:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	021a      	lsls	r2, r3, #8
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	430a      	orrs	r2, r1
 800607a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800607c:	e002      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	75fb      	strb	r3, [r7, #23]
      break;
 8006082:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800608c:	7dfb      	ldrb	r3, [r7, #23]
}
 800608e:	4618      	mov	r0, r3
 8006090:	3718      	adds	r7, #24
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop

08006098 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060a2:	2300      	movs	r3, #0
 80060a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_TIM_ConfigClockSource+0x1c>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e0e6      	b.n	8006282 <HAL_TIM_ConfigClockSource+0x1ea>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2202      	movs	r2, #2
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80060d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a67      	ldr	r2, [pc, #412]	@ (800628c <HAL_TIM_ConfigClockSource+0x1f4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	f000 80b1 	beq.w	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 80060f4:	4a65      	ldr	r2, [pc, #404]	@ (800628c <HAL_TIM_ConfigClockSource+0x1f4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	f200 80b6 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 80060fc:	4a64      	ldr	r2, [pc, #400]	@ (8006290 <HAL_TIM_ConfigClockSource+0x1f8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	f000 80a9 	beq.w	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 8006104:	4a62      	ldr	r2, [pc, #392]	@ (8006290 <HAL_TIM_ConfigClockSource+0x1f8>)
 8006106:	4293      	cmp	r3, r2
 8006108:	f200 80ae 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 800610c:	4a61      	ldr	r2, [pc, #388]	@ (8006294 <HAL_TIM_ConfigClockSource+0x1fc>)
 800610e:	4293      	cmp	r3, r2
 8006110:	f000 80a1 	beq.w	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 8006114:	4a5f      	ldr	r2, [pc, #380]	@ (8006294 <HAL_TIM_ConfigClockSource+0x1fc>)
 8006116:	4293      	cmp	r3, r2
 8006118:	f200 80a6 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 800611c:	4a5e      	ldr	r2, [pc, #376]	@ (8006298 <HAL_TIM_ConfigClockSource+0x200>)
 800611e:	4293      	cmp	r3, r2
 8006120:	f000 8099 	beq.w	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 8006124:	4a5c      	ldr	r2, [pc, #368]	@ (8006298 <HAL_TIM_ConfigClockSource+0x200>)
 8006126:	4293      	cmp	r3, r2
 8006128:	f200 809e 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 800612c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006130:	f000 8091 	beq.w	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 8006134:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006138:	f200 8096 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 800613c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006140:	f000 8089 	beq.w	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 8006144:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006148:	f200 808e 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 800614c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006150:	d03e      	beq.n	80061d0 <HAL_TIM_ConfigClockSource+0x138>
 8006152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006156:	f200 8087 	bhi.w	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 800615a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800615e:	f000 8086 	beq.w	800626e <HAL_TIM_ConfigClockSource+0x1d6>
 8006162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006166:	d87f      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006168:	2b70      	cmp	r3, #112	@ 0x70
 800616a:	d01a      	beq.n	80061a2 <HAL_TIM_ConfigClockSource+0x10a>
 800616c:	2b70      	cmp	r3, #112	@ 0x70
 800616e:	d87b      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006170:	2b60      	cmp	r3, #96	@ 0x60
 8006172:	d050      	beq.n	8006216 <HAL_TIM_ConfigClockSource+0x17e>
 8006174:	2b60      	cmp	r3, #96	@ 0x60
 8006176:	d877      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006178:	2b50      	cmp	r3, #80	@ 0x50
 800617a:	d03c      	beq.n	80061f6 <HAL_TIM_ConfigClockSource+0x15e>
 800617c:	2b50      	cmp	r3, #80	@ 0x50
 800617e:	d873      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006180:	2b40      	cmp	r3, #64	@ 0x40
 8006182:	d058      	beq.n	8006236 <HAL_TIM_ConfigClockSource+0x19e>
 8006184:	2b40      	cmp	r3, #64	@ 0x40
 8006186:	d86f      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006188:	2b30      	cmp	r3, #48	@ 0x30
 800618a:	d064      	beq.n	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 800618c:	2b30      	cmp	r3, #48	@ 0x30
 800618e:	d86b      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006190:	2b20      	cmp	r3, #32
 8006192:	d060      	beq.n	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 8006194:	2b20      	cmp	r3, #32
 8006196:	d867      	bhi.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
 8006198:	2b00      	cmp	r3, #0
 800619a:	d05c      	beq.n	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 800619c:	2b10      	cmp	r3, #16
 800619e:	d05a      	beq.n	8006256 <HAL_TIM_ConfigClockSource+0x1be>
 80061a0:	e062      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061b2:	f000 fe2e 	bl	8006e12 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80061c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	609a      	str	r2, [r3, #8]
      break;
 80061ce:	e04f      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061e0:	f000 fe17 	bl	8006e12 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689a      	ldr	r2, [r3, #8]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061f2:	609a      	str	r2, [r3, #8]
      break;
 80061f4:	e03c      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006202:	461a      	mov	r2, r3
 8006204:	f000 fd28 	bl	8006c58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2150      	movs	r1, #80	@ 0x50
 800620e:	4618      	mov	r0, r3
 8006210:	f000 fde2 	bl	8006dd8 <TIM_ITRx_SetConfig>
      break;
 8006214:	e02c      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006222:	461a      	mov	r2, r3
 8006224:	f000 fd8a 	bl	8006d3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2160      	movs	r1, #96	@ 0x60
 800622e:	4618      	mov	r0, r3
 8006230:	f000 fdd2 	bl	8006dd8 <TIM_ITRx_SetConfig>
      break;
 8006234:	e01c      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006242:	461a      	mov	r2, r3
 8006244:	f000 fd08 	bl	8006c58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2140      	movs	r1, #64	@ 0x40
 800624e:	4618      	mov	r0, r3
 8006250:	f000 fdc2 	bl	8006dd8 <TIM_ITRx_SetConfig>
      break;
 8006254:	e00c      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4619      	mov	r1, r3
 8006260:	4610      	mov	r0, r2
 8006262:	f000 fdb9 	bl	8006dd8 <TIM_ITRx_SetConfig>
      break;
 8006266:	e003      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	73fb      	strb	r3, [r7, #15]
      break;
 800626c:	e000      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800626e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006280:	7bfb      	ldrb	r3, [r7, #15]
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	00100070 	.word	0x00100070
 8006290:	00100040 	.word	0x00100040
 8006294:	00100030 	.word	0x00100030
 8006298:	00100020 	.word	0x00100020

0800629c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800629c:	b480      	push	{r7}
 800629e:	b085      	sub	sp, #20
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a6b      	ldr	r2, [pc, #428]	@ (800645c <TIM_Base_SetConfig+0x1c0>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d02b      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a6a      	ldr	r2, [pc, #424]	@ (8006460 <TIM_Base_SetConfig+0x1c4>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d027      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c2:	d023      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062ca:	d01f      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a65      	ldr	r2, [pc, #404]	@ (8006464 <TIM_Base_SetConfig+0x1c8>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d01b      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a64      	ldr	r2, [pc, #400]	@ (8006468 <TIM_Base_SetConfig+0x1cc>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d017      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a63      	ldr	r2, [pc, #396]	@ (800646c <TIM_Base_SetConfig+0x1d0>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d013      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a62      	ldr	r2, [pc, #392]	@ (8006470 <TIM_Base_SetConfig+0x1d4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d00f      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a61      	ldr	r2, [pc, #388]	@ (8006474 <TIM_Base_SetConfig+0x1d8>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d00b      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a60      	ldr	r2, [pc, #384]	@ (8006478 <TIM_Base_SetConfig+0x1dc>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d007      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a5f      	ldr	r2, [pc, #380]	@ (800647c <TIM_Base_SetConfig+0x1e0>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d003      	beq.n	800630c <TIM_Base_SetConfig+0x70>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a5e      	ldr	r2, [pc, #376]	@ (8006480 <TIM_Base_SetConfig+0x1e4>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d108      	bne.n	800631e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	4313      	orrs	r3, r2
 800631c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a4e      	ldr	r2, [pc, #312]	@ (800645c <TIM_Base_SetConfig+0x1c0>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d043      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a4d      	ldr	r2, [pc, #308]	@ (8006460 <TIM_Base_SetConfig+0x1c4>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d03f      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006334:	d03b      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800633c:	d037      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a48      	ldr	r2, [pc, #288]	@ (8006464 <TIM_Base_SetConfig+0x1c8>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d033      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a47      	ldr	r2, [pc, #284]	@ (8006468 <TIM_Base_SetConfig+0x1cc>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d02f      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a46      	ldr	r2, [pc, #280]	@ (800646c <TIM_Base_SetConfig+0x1d0>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d02b      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a45      	ldr	r2, [pc, #276]	@ (8006470 <TIM_Base_SetConfig+0x1d4>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d027      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a44      	ldr	r2, [pc, #272]	@ (8006474 <TIM_Base_SetConfig+0x1d8>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d023      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a43      	ldr	r2, [pc, #268]	@ (8006478 <TIM_Base_SetConfig+0x1dc>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d01f      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a42      	ldr	r2, [pc, #264]	@ (800647c <TIM_Base_SetConfig+0x1e0>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d01b      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a41      	ldr	r2, [pc, #260]	@ (8006480 <TIM_Base_SetConfig+0x1e4>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d017      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a40      	ldr	r2, [pc, #256]	@ (8006484 <TIM_Base_SetConfig+0x1e8>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d013      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a3f      	ldr	r2, [pc, #252]	@ (8006488 <TIM_Base_SetConfig+0x1ec>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00f      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a3e      	ldr	r2, [pc, #248]	@ (800648c <TIM_Base_SetConfig+0x1f0>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00b      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a3d      	ldr	r2, [pc, #244]	@ (8006490 <TIM_Base_SetConfig+0x1f4>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d007      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a3c      	ldr	r2, [pc, #240]	@ (8006494 <TIM_Base_SetConfig+0x1f8>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d003      	beq.n	80063ae <TIM_Base_SetConfig+0x112>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a3b      	ldr	r2, [pc, #236]	@ (8006498 <TIM_Base_SetConfig+0x1fc>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d108      	bne.n	80063c0 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4313      	orrs	r3, r2
 80063be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	689a      	ldr	r2, [r3, #8]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a1e      	ldr	r2, [pc, #120]	@ (800645c <TIM_Base_SetConfig+0x1c0>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d023      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006460 <TIM_Base_SetConfig+0x1c4>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d01f      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a22      	ldr	r2, [pc, #136]	@ (800647c <TIM_Base_SetConfig+0x1e0>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d01b      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a21      	ldr	r2, [pc, #132]	@ (8006480 <TIM_Base_SetConfig+0x1e4>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d017      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a20      	ldr	r2, [pc, #128]	@ (8006484 <TIM_Base_SetConfig+0x1e8>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a1f      	ldr	r2, [pc, #124]	@ (8006488 <TIM_Base_SetConfig+0x1ec>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d00f      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a1e      	ldr	r2, [pc, #120]	@ (800648c <TIM_Base_SetConfig+0x1f0>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d00b      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a1d      	ldr	r2, [pc, #116]	@ (8006490 <TIM_Base_SetConfig+0x1f4>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d007      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a1c      	ldr	r2, [pc, #112]	@ (8006494 <TIM_Base_SetConfig+0x1f8>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d003      	beq.n	800642e <TIM_Base_SetConfig+0x192>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a1b      	ldr	r2, [pc, #108]	@ (8006498 <TIM_Base_SetConfig+0x1fc>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d103      	bne.n	8006436 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	691a      	ldr	r2, [r3, #16]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f043 0204 	orr.w	r2, r3, #4
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	601a      	str	r2, [r3, #0]
}
 800644e:	bf00      	nop
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	40012c00 	.word	0x40012c00
 8006460:	50012c00 	.word	0x50012c00
 8006464:	40000400 	.word	0x40000400
 8006468:	50000400 	.word	0x50000400
 800646c:	40000800 	.word	0x40000800
 8006470:	50000800 	.word	0x50000800
 8006474:	40000c00 	.word	0x40000c00
 8006478:	50000c00 	.word	0x50000c00
 800647c:	40013400 	.word	0x40013400
 8006480:	50013400 	.word	0x50013400
 8006484:	40014000 	.word	0x40014000
 8006488:	50014000 	.word	0x50014000
 800648c:	40014400 	.word	0x40014400
 8006490:	50014400 	.word	0x50014400
 8006494:	40014800 	.word	0x40014800
 8006498:	50014800 	.word	0x50014800

0800649c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800649c:	b480      	push	{r7}
 800649e:	b087      	sub	sp, #28
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a1b      	ldr	r3, [r3, #32]
 80064b0:	f023 0201 	bic.w	r2, r3, #1
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f023 0303 	bic.w	r3, r3, #3
 80064d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	4313      	orrs	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	f023 0302 	bic.w	r3, r3, #2
 80064e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a41      	ldr	r2, [pc, #260]	@ (80065fc <TIM_OC1_SetConfig+0x160>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d023      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a40      	ldr	r2, [pc, #256]	@ (8006600 <TIM_OC1_SetConfig+0x164>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d01f      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a3f      	ldr	r2, [pc, #252]	@ (8006604 <TIM_OC1_SetConfig+0x168>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d01b      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a3e      	ldr	r2, [pc, #248]	@ (8006608 <TIM_OC1_SetConfig+0x16c>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d017      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a3d      	ldr	r2, [pc, #244]	@ (800660c <TIM_OC1_SetConfig+0x170>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d013      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a3c      	ldr	r2, [pc, #240]	@ (8006610 <TIM_OC1_SetConfig+0x174>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d00f      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a3b      	ldr	r2, [pc, #236]	@ (8006614 <TIM_OC1_SetConfig+0x178>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d00b      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a3a      	ldr	r2, [pc, #232]	@ (8006618 <TIM_OC1_SetConfig+0x17c>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d007      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a39      	ldr	r2, [pc, #228]	@ (800661c <TIM_OC1_SetConfig+0x180>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d003      	beq.n	8006544 <TIM_OC1_SetConfig+0xa8>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a38      	ldr	r2, [pc, #224]	@ (8006620 <TIM_OC1_SetConfig+0x184>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d10e      	bne.n	8006562 <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	f023 0204 	bic.w	r2, r3, #4
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f023 0308 	bic.w	r3, r3, #8
 8006556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	697a      	ldr	r2, [r7, #20]
 800655e:	4313      	orrs	r3, r2
 8006560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a25      	ldr	r2, [pc, #148]	@ (80065fc <TIM_OC1_SetConfig+0x160>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d023      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a24      	ldr	r2, [pc, #144]	@ (8006600 <TIM_OC1_SetConfig+0x164>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d01f      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a23      	ldr	r2, [pc, #140]	@ (8006604 <TIM_OC1_SetConfig+0x168>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d01b      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a22      	ldr	r2, [pc, #136]	@ (8006608 <TIM_OC1_SetConfig+0x16c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d017      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a21      	ldr	r2, [pc, #132]	@ (800660c <TIM_OC1_SetConfig+0x170>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d013      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a20      	ldr	r2, [pc, #128]	@ (8006610 <TIM_OC1_SetConfig+0x174>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d00f      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a1f      	ldr	r2, [pc, #124]	@ (8006614 <TIM_OC1_SetConfig+0x178>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d00b      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a1e      	ldr	r2, [pc, #120]	@ (8006618 <TIM_OC1_SetConfig+0x17c>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d007      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a1d      	ldr	r2, [pc, #116]	@ (800661c <TIM_OC1_SetConfig+0x180>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d003      	beq.n	80065b2 <TIM_OC1_SetConfig+0x116>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006620 <TIM_OC1_SetConfig+0x184>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d111      	bne.n	80065d6 <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	693a      	ldr	r2, [r7, #16]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685a      	ldr	r2, [r3, #4]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	621a      	str	r2, [r3, #32]
}
 80065f0:	bf00      	nop
 80065f2:	371c      	adds	r7, #28
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr
 80065fc:	40012c00 	.word	0x40012c00
 8006600:	50012c00 	.word	0x50012c00
 8006604:	40013400 	.word	0x40013400
 8006608:	50013400 	.word	0x50013400
 800660c:	40014000 	.word	0x40014000
 8006610:	50014000 	.word	0x50014000
 8006614:	40014400 	.word	0x40014400
 8006618:	50014400 	.word	0x50014400
 800661c:	40014800 	.word	0x40014800
 8006620:	50014800 	.word	0x50014800

08006624 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006624:	b480      	push	{r7}
 8006626:	b087      	sub	sp, #28
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	f023 0210 	bic.w	r2, r3, #16
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800665e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	021b      	lsls	r3, r3, #8
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	4313      	orrs	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	f023 0320 	bic.w	r3, r3, #32
 8006672:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	4313      	orrs	r3, r2
 800667e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a37      	ldr	r2, [pc, #220]	@ (8006760 <TIM_OC2_SetConfig+0x13c>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d00b      	beq.n	80066a0 <TIM_OC2_SetConfig+0x7c>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a36      	ldr	r2, [pc, #216]	@ (8006764 <TIM_OC2_SetConfig+0x140>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d007      	beq.n	80066a0 <TIM_OC2_SetConfig+0x7c>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a35      	ldr	r2, [pc, #212]	@ (8006768 <TIM_OC2_SetConfig+0x144>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d003      	beq.n	80066a0 <TIM_OC2_SetConfig+0x7c>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a34      	ldr	r2, [pc, #208]	@ (800676c <TIM_OC2_SetConfig+0x148>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d10f      	bne.n	80066c0 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	011b      	lsls	r3, r3, #4
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	4313      	orrs	r3, r2
 80066be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a27      	ldr	r2, [pc, #156]	@ (8006760 <TIM_OC2_SetConfig+0x13c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d023      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a26      	ldr	r2, [pc, #152]	@ (8006764 <TIM_OC2_SetConfig+0x140>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d01f      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a25      	ldr	r2, [pc, #148]	@ (8006768 <TIM_OC2_SetConfig+0x144>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d01b      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a24      	ldr	r2, [pc, #144]	@ (800676c <TIM_OC2_SetConfig+0x148>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d017      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a23      	ldr	r2, [pc, #140]	@ (8006770 <TIM_OC2_SetConfig+0x14c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d013      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a22      	ldr	r2, [pc, #136]	@ (8006774 <TIM_OC2_SetConfig+0x150>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d00f      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a21      	ldr	r2, [pc, #132]	@ (8006778 <TIM_OC2_SetConfig+0x154>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d00b      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a20      	ldr	r2, [pc, #128]	@ (800677c <TIM_OC2_SetConfig+0x158>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d007      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a1f      	ldr	r2, [pc, #124]	@ (8006780 <TIM_OC2_SetConfig+0x15c>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d003      	beq.n	8006710 <TIM_OC2_SetConfig+0xec>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a1e      	ldr	r2, [pc, #120]	@ (8006784 <TIM_OC2_SetConfig+0x160>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d113      	bne.n	8006738 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800671e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	695b      	ldr	r3, [r3, #20]
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	4313      	orrs	r3, r2
 800672a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	699b      	ldr	r3, [r3, #24]
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	621a      	str	r2, [r3, #32]
}
 8006752:	bf00      	nop
 8006754:	371c      	adds	r7, #28
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	40012c00 	.word	0x40012c00
 8006764:	50012c00 	.word	0x50012c00
 8006768:	40013400 	.word	0x40013400
 800676c:	50013400 	.word	0x50013400
 8006770:	40014000 	.word	0x40014000
 8006774:	50014000 	.word	0x50014000
 8006778:	40014400 	.word	0x40014400
 800677c:	50014400 	.word	0x50014400
 8006780:	40014800 	.word	0x40014800
 8006784:	50014800 	.word	0x50014800

08006788 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006788:	b480      	push	{r7}
 800678a:	b087      	sub	sp, #28
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	69db      	ldr	r3, [r3, #28]
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f023 0303 	bic.w	r3, r3, #3
 80067c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	021b      	lsls	r3, r3, #8
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a36      	ldr	r2, [pc, #216]	@ (80068c0 <TIM_OC3_SetConfig+0x138>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00b      	beq.n	8006802 <TIM_OC3_SetConfig+0x7a>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a35      	ldr	r2, [pc, #212]	@ (80068c4 <TIM_OC3_SetConfig+0x13c>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d007      	beq.n	8006802 <TIM_OC3_SetConfig+0x7a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a34      	ldr	r2, [pc, #208]	@ (80068c8 <TIM_OC3_SetConfig+0x140>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d003      	beq.n	8006802 <TIM_OC3_SetConfig+0x7a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a33      	ldr	r2, [pc, #204]	@ (80068cc <TIM_OC3_SetConfig+0x144>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d10f      	bne.n	8006822 <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	021b      	lsls	r3, r3, #8
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	4313      	orrs	r3, r2
 8006820:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a26      	ldr	r2, [pc, #152]	@ (80068c0 <TIM_OC3_SetConfig+0x138>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d023      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a25      	ldr	r2, [pc, #148]	@ (80068c4 <TIM_OC3_SetConfig+0x13c>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d01f      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a24      	ldr	r2, [pc, #144]	@ (80068c8 <TIM_OC3_SetConfig+0x140>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d01b      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a23      	ldr	r2, [pc, #140]	@ (80068cc <TIM_OC3_SetConfig+0x144>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d017      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a22      	ldr	r2, [pc, #136]	@ (80068d0 <TIM_OC3_SetConfig+0x148>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d013      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a21      	ldr	r2, [pc, #132]	@ (80068d4 <TIM_OC3_SetConfig+0x14c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d00f      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a20      	ldr	r2, [pc, #128]	@ (80068d8 <TIM_OC3_SetConfig+0x150>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00b      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a1f      	ldr	r2, [pc, #124]	@ (80068dc <TIM_OC3_SetConfig+0x154>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d007      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a1e      	ldr	r2, [pc, #120]	@ (80068e0 <TIM_OC3_SetConfig+0x158>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d003      	beq.n	8006872 <TIM_OC3_SetConfig+0xea>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a1d      	ldr	r2, [pc, #116]	@ (80068e4 <TIM_OC3_SetConfig+0x15c>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d113      	bne.n	800689a <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	695b      	ldr	r3, [r3, #20]
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	011b      	lsls	r3, r3, #4
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	4313      	orrs	r3, r2
 8006898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	685a      	ldr	r2, [r3, #4]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	621a      	str	r2, [r3, #32]
}
 80068b4:	bf00      	nop
 80068b6:	371c      	adds	r7, #28
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	50012c00 	.word	0x50012c00
 80068c8:	40013400 	.word	0x40013400
 80068cc:	50013400 	.word	0x50013400
 80068d0:	40014000 	.word	0x40014000
 80068d4:	50014000 	.word	0x50014000
 80068d8:	40014400 	.word	0x40014400
 80068dc:	50014400 	.word	0x50014400
 80068e0:	40014800 	.word	0x40014800
 80068e4:	50014800 	.word	0x50014800

080068e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b087      	sub	sp, #28
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a1b      	ldr	r3, [r3, #32]
 80068f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6a1b      	ldr	r3, [r3, #32]
 80068fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	69db      	ldr	r3, [r3, #28]
 800690e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006916:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800691a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006922:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	021b      	lsls	r3, r3, #8
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	4313      	orrs	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006936:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	031b      	lsls	r3, r3, #12
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	4313      	orrs	r3, r2
 8006942:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a37      	ldr	r2, [pc, #220]	@ (8006a24 <TIM_OC4_SetConfig+0x13c>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00b      	beq.n	8006964 <TIM_OC4_SetConfig+0x7c>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a36      	ldr	r2, [pc, #216]	@ (8006a28 <TIM_OC4_SetConfig+0x140>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d007      	beq.n	8006964 <TIM_OC4_SetConfig+0x7c>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a35      	ldr	r2, [pc, #212]	@ (8006a2c <TIM_OC4_SetConfig+0x144>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_OC4_SetConfig+0x7c>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a34      	ldr	r2, [pc, #208]	@ (8006a30 <TIM_OC4_SetConfig+0x148>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d10f      	bne.n	8006984 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a1b      	ldr	r3, [r3, #32]
 8006968:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	031b      	lsls	r3, r3, #12
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a27      	ldr	r2, [pc, #156]	@ (8006a24 <TIM_OC4_SetConfig+0x13c>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d023      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a26      	ldr	r2, [pc, #152]	@ (8006a28 <TIM_OC4_SetConfig+0x140>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d01f      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a25      	ldr	r2, [pc, #148]	@ (8006a2c <TIM_OC4_SetConfig+0x144>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d01b      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a24      	ldr	r2, [pc, #144]	@ (8006a30 <TIM_OC4_SetConfig+0x148>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d017      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a23      	ldr	r2, [pc, #140]	@ (8006a34 <TIM_OC4_SetConfig+0x14c>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d013      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a22      	ldr	r2, [pc, #136]	@ (8006a38 <TIM_OC4_SetConfig+0x150>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d00f      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a21      	ldr	r2, [pc, #132]	@ (8006a3c <TIM_OC4_SetConfig+0x154>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d00b      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a20      	ldr	r2, [pc, #128]	@ (8006a40 <TIM_OC4_SetConfig+0x158>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d007      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006a44 <TIM_OC4_SetConfig+0x15c>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_OC4_SetConfig+0xec>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a1e      	ldr	r2, [pc, #120]	@ (8006a48 <TIM_OC4_SetConfig+0x160>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d113      	bne.n	80069fc <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069da:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80069e2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	019b      	lsls	r3, r3, #6
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	019b      	lsls	r3, r3, #6
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	621a      	str	r2, [r3, #32]
}
 8006a16:	bf00      	nop
 8006a18:	371c      	adds	r7, #28
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop
 8006a24:	40012c00 	.word	0x40012c00
 8006a28:	50012c00 	.word	0x50012c00
 8006a2c:	40013400 	.word	0x40013400
 8006a30:	50013400 	.word	0x50013400
 8006a34:	40014000 	.word	0x40014000
 8006a38:	50014000 	.word	0x50014000
 8006a3c:	40014400 	.word	0x40014400
 8006a40:	50014400 	.word	0x50014400
 8006a44:	40014800 	.word	0x40014800
 8006a48:	50014800 	.word	0x50014800

08006a4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006a90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	041b      	lsls	r3, r3, #16
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a21      	ldr	r2, [pc, #132]	@ (8006b28 <TIM_OC5_SetConfig+0xdc>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d023      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a20      	ldr	r2, [pc, #128]	@ (8006b2c <TIM_OC5_SetConfig+0xe0>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d01f      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8006b30 <TIM_OC5_SetConfig+0xe4>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d01b      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8006b34 <TIM_OC5_SetConfig+0xe8>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d017      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b38 <TIM_OC5_SetConfig+0xec>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d013      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a1c      	ldr	r2, [pc, #112]	@ (8006b3c <TIM_OC5_SetConfig+0xf0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00f      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8006b40 <TIM_OC5_SetConfig+0xf4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d00b      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a1a      	ldr	r2, [pc, #104]	@ (8006b44 <TIM_OC5_SetConfig+0xf8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d007      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a19      	ldr	r2, [pc, #100]	@ (8006b48 <TIM_OC5_SetConfig+0xfc>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d003      	beq.n	8006aee <TIM_OC5_SetConfig+0xa2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a18      	ldr	r2, [pc, #96]	@ (8006b4c <TIM_OC5_SetConfig+0x100>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d109      	bne.n	8006b02 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006af4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	021b      	lsls	r3, r3, #8
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	621a      	str	r2, [r3, #32]
}
 8006b1c:	bf00      	nop
 8006b1e:	371c      	adds	r7, #28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	40012c00 	.word	0x40012c00
 8006b2c:	50012c00 	.word	0x50012c00
 8006b30:	40013400 	.word	0x40013400
 8006b34:	50013400 	.word	0x50013400
 8006b38:	40014000 	.word	0x40014000
 8006b3c:	50014000 	.word	0x50014000
 8006b40:	40014400 	.word	0x40014400
 8006b44:	50014400 	.word	0x50014400
 8006b48:	40014800 	.word	0x40014800
 8006b4c:	50014800 	.word	0x50014800

08006b50 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b087      	sub	sp, #28
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	021b      	lsls	r3, r3, #8
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	051b      	lsls	r3, r3, #20
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a22      	ldr	r2, [pc, #136]	@ (8006c30 <TIM_OC6_SetConfig+0xe0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d023      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a21      	ldr	r2, [pc, #132]	@ (8006c34 <TIM_OC6_SetConfig+0xe4>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d01f      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a20      	ldr	r2, [pc, #128]	@ (8006c38 <TIM_OC6_SetConfig+0xe8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d01b      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8006c3c <TIM_OC6_SetConfig+0xec>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d017      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006c40 <TIM_OC6_SetConfig+0xf0>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d013      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a1d      	ldr	r2, [pc, #116]	@ (8006c44 <TIM_OC6_SetConfig+0xf4>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d00f      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c48 <TIM_OC6_SetConfig+0xf8>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d00b      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a1b      	ldr	r2, [pc, #108]	@ (8006c4c <TIM_OC6_SetConfig+0xfc>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d007      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a1a      	ldr	r2, [pc, #104]	@ (8006c50 <TIM_OC6_SetConfig+0x100>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d003      	beq.n	8006bf4 <TIM_OC6_SetConfig+0xa4>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a19      	ldr	r2, [pc, #100]	@ (8006c54 <TIM_OC6_SetConfig+0x104>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d109      	bne.n	8006c08 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	029b      	lsls	r3, r3, #10
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	685a      	ldr	r2, [r3, #4]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	621a      	str	r2, [r3, #32]
}
 8006c22:	bf00      	nop
 8006c24:	371c      	adds	r7, #28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40012c00 	.word	0x40012c00
 8006c34:	50012c00 	.word	0x50012c00
 8006c38:	40013400 	.word	0x40013400
 8006c3c:	50013400 	.word	0x50013400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	50014000 	.word	0x50014000
 8006c48:	40014400 	.word	0x40014400
 8006c4c:	50014400 	.word	0x50014400
 8006c50:	40014800 	.word	0x40014800
 8006c54:	50014800 	.word	0x50014800

08006c58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6a1b      	ldr	r3, [r3, #32]
 8006c68:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f023 0201 	bic.w	r2, r3, #1
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4a26      	ldr	r2, [pc, #152]	@ (8006d14 <TIM_TI1_ConfigInputStage+0xbc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d023      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	4a25      	ldr	r2, [pc, #148]	@ (8006d18 <TIM_TI1_ConfigInputStage+0xc0>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d01f      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4a24      	ldr	r2, [pc, #144]	@ (8006d1c <TIM_TI1_ConfigInputStage+0xc4>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d01b      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4a23      	ldr	r2, [pc, #140]	@ (8006d20 <TIM_TI1_ConfigInputStage+0xc8>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d017      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	4a22      	ldr	r2, [pc, #136]	@ (8006d24 <TIM_TI1_ConfigInputStage+0xcc>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d013      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	4a21      	ldr	r2, [pc, #132]	@ (8006d28 <TIM_TI1_ConfigInputStage+0xd0>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00f      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4a20      	ldr	r2, [pc, #128]	@ (8006d2c <TIM_TI1_ConfigInputStage+0xd4>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00b      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	4a1f      	ldr	r2, [pc, #124]	@ (8006d30 <TIM_TI1_ConfigInputStage+0xd8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d007      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	4a1e      	ldr	r2, [pc, #120]	@ (8006d34 <TIM_TI1_ConfigInputStage+0xdc>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d003      	beq.n	8006cc6 <TIM_TI1_ConfigInputStage+0x6e>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8006d38 <TIM_TI1_ConfigInputStage+0xe0>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d105      	bne.n	8006cd2 <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	f023 0204 	bic.w	r2, r3, #4
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	699b      	ldr	r3, [r3, #24]
 8006cd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	011b      	lsls	r3, r3, #4
 8006ce4:	693a      	ldr	r2, [r7, #16]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f023 030a 	bic.w	r3, r3, #10
 8006cf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	621a      	str	r2, [r3, #32]
}
 8006d06:	bf00      	nop
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	40012c00 	.word	0x40012c00
 8006d18:	50012c00 	.word	0x50012c00
 8006d1c:	40013400 	.word	0x40013400
 8006d20:	50013400 	.word	0x50013400
 8006d24:	40014000 	.word	0x40014000
 8006d28:	50014000 	.word	0x50014000
 8006d2c:	40014400 	.word	0x40014400
 8006d30:	50014400 	.word	0x50014400
 8006d34:	40014800 	.word	0x40014800
 8006d38:	50014800 	.word	0x50014800

08006d3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a1b      	ldr	r3, [r3, #32]
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f023 0210 	bic.w	r2, r3, #16
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8006dc8 <TIM_TI2_ConfigInputStage+0x8c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d00b      	beq.n	8006d7a <TIM_TI2_ConfigInputStage+0x3e>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	4a19      	ldr	r2, [pc, #100]	@ (8006dcc <TIM_TI2_ConfigInputStage+0x90>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d007      	beq.n	8006d7a <TIM_TI2_ConfigInputStage+0x3e>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	4a18      	ldr	r2, [pc, #96]	@ (8006dd0 <TIM_TI2_ConfigInputStage+0x94>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d003      	beq.n	8006d7a <TIM_TI2_ConfigInputStage+0x3e>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	4a17      	ldr	r2, [pc, #92]	@ (8006dd4 <TIM_TI2_ConfigInputStage+0x98>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d105      	bne.n	8006d86 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	031b      	lsls	r3, r3, #12
 8006d98:	693a      	ldr	r2, [r7, #16]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006da4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	011b      	lsls	r3, r3, #4
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	621a      	str	r2, [r3, #32]
}
 8006dbc:	bf00      	nop
 8006dbe:	371c      	adds	r7, #28
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr
 8006dc8:	40012c00 	.word	0x40012c00
 8006dcc:	50012c00 	.word	0x50012c00
 8006dd0:	40013400 	.word	0x40013400
 8006dd4:	50013400 	.word	0x50013400

08006dd8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006dee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006df2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	f043 0307 	orr.w	r3, r3, #7
 8006dfe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	68fa      	ldr	r2, [r7, #12]
 8006e04:	609a      	str	r2, [r3, #8]
}
 8006e06:	bf00      	nop
 8006e08:	3714      	adds	r7, #20
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b087      	sub	sp, #28
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	60f8      	str	r0, [r7, #12]
 8006e1a:	60b9      	str	r1, [r7, #8]
 8006e1c:	607a      	str	r2, [r7, #4]
 8006e1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	021a      	lsls	r2, r3, #8
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	431a      	orrs	r2, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	697a      	ldr	r2, [r7, #20]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	609a      	str	r2, [r3, #8]
}
 8006e46:	bf00      	nop
 8006e48:	371c      	adds	r7, #28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
	...

08006e54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d101      	bne.n	8006e6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e68:	2302      	movs	r3, #2
 8006e6a:	e097      	b.n	8006f9c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a45      	ldr	r2, [pc, #276]	@ (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d00e      	beq.n	8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a44      	ldr	r2, [pc, #272]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d009      	beq.n	8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a42      	ldr	r2, [pc, #264]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d004      	beq.n	8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a41      	ldr	r2, [pc, #260]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d108      	bne.n	8006ec6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006eba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d040      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a2e      	ldr	r2, [pc, #184]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d03b      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f00:	d036      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f0a:	d031      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a29      	ldr	r2, [pc, #164]	@ (8006fb8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d02c      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a28      	ldr	r2, [pc, #160]	@ (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d027      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a26      	ldr	r2, [pc, #152]	@ (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d022      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a25      	ldr	r2, [pc, #148]	@ (8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d01d      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a23      	ldr	r2, [pc, #140]	@ (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d018      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a22      	ldr	r2, [pc, #136]	@ (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d013      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a18      	ldr	r2, [pc, #96]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d00e      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a17      	ldr	r2, [pc, #92]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d009      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a1b      	ldr	r2, [pc, #108]	@ (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d004      	beq.n	8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a1a      	ldr	r2, [pc, #104]	@ (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d10c      	bne.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr
 8006fa8:	40012c00 	.word	0x40012c00
 8006fac:	50012c00 	.word	0x50012c00
 8006fb0:	40013400 	.word	0x40013400
 8006fb4:	50013400 	.word	0x50013400
 8006fb8:	40000400 	.word	0x40000400
 8006fbc:	50000400 	.word	0x50000400
 8006fc0:	40000800 	.word	0x40000800
 8006fc4:	50000800 	.word	0x50000800
 8006fc8:	40000c00 	.word	0x40000c00
 8006fcc:	50000c00 	.word	0x50000c00
 8006fd0:	40014000 	.word	0x40014000
 8006fd4:	50014000 	.word	0x50014000

08006fd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d101      	bne.n	8006ff4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	e07d      	b.n	80070f0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	4313      	orrs	r3, r2
 8007016:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	4313      	orrs	r3, r2
 8007024:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4313      	orrs	r3, r2
 8007032:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	4313      	orrs	r3, r2
 8007040:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	4313      	orrs	r3, r2
 800704e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800705a:	4313      	orrs	r3, r2
 800705c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	041b      	lsls	r3, r3, #16
 800706a:	4313      	orrs	r3, r2
 800706c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	69db      	ldr	r3, [r3, #28]
 8007078:	4313      	orrs	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a1e      	ldr	r2, [pc, #120]	@ (80070fc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d00e      	beq.n	80070a4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a1d      	ldr	r2, [pc, #116]	@ (8007100 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d009      	beq.n	80070a4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a1b      	ldr	r2, [pc, #108]	@ (8007104 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d004      	beq.n	80070a4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a1a      	ldr	r2, [pc, #104]	@ (8007108 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d11c      	bne.n	80070de <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ae:	051b      	lsls	r3, r3, #20
 80070b0:	4313      	orrs	r3, r2
 80070b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	4313      	orrs	r3, r2
 80070c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070cc:	4313      	orrs	r3, r2
 80070ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr
 80070fc:	40012c00 	.word	0x40012c00
 8007100:	50012c00 	.word	0x50012c00
 8007104:	40013400 	.word	0x40013400
 8007108:	50013400 	.word	0x50013400

0800710c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d101      	bne.n	800711e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e042      	b.n	80071a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007124:	2b00      	cmp	r3, #0
 8007126:	d106      	bne.n	8007136 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f7f9 feed 	bl	8000f10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2224      	movs	r2, #36	@ 0x24
 800713a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 0201 	bic.w	r2, r2, #1
 800714c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007152:	2b00      	cmp	r3, #0
 8007154:	d002      	beq.n	800715c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 fd58 	bl	8007c0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 fbbd 	bl	80078dc <UART_SetConfig>
 8007162:	4603      	mov	r3, r0
 8007164:	2b01      	cmp	r3, #1
 8007166:	d101      	bne.n	800716c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e01b      	b.n	80071a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685a      	ldr	r2, [r3, #4]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800717a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689a      	ldr	r2, [r3, #8]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800718a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f042 0201 	orr.w	r2, r2, #1
 800719a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fdd7 	bl	8007d50 <UART_CheckIdleState>
 80071a2:	4603      	mov	r3, r0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3708      	adds	r7, #8
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08a      	sub	sp, #40	@ 0x28
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	4613      	mov	r3, r2
 80071b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071c0:	2b20      	cmp	r3, #32
 80071c2:	d13c      	bne.n	800723e <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <HAL_UART_Receive_IT+0x24>
 80071ca:	88fb      	ldrh	r3, [r7, #6]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d101      	bne.n	80071d4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e035      	b.n	8007240 <HAL_UART_Receive_IT+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	66da      	str	r2, [r3, #108]	@ 0x6c
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a1a      	ldr	r2, [pc, #104]	@ (8007248 <HAL_UART_Receive_IT+0x9c>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d024      	beq.n	800722e <HAL_UART_Receive_IT+0x82>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a18      	ldr	r2, [pc, #96]	@ (800724c <HAL_UART_Receive_IT+0xa0>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d01f      	beq.n	800722e <HAL_UART_Receive_IT+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d018      	beq.n	800722e <HAL_UART_Receive_IT+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	e853 3f00 	ldrex	r3, [r3]
 8007208:	613b      	str	r3, [r7, #16]
   return(result);
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007210:	627b      	str	r3, [r7, #36]	@ 0x24
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	461a      	mov	r2, r3
 8007218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721a:	623b      	str	r3, [r7, #32]
 800721c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721e:	69f9      	ldr	r1, [r7, #28]
 8007220:	6a3a      	ldr	r2, [r7, #32]
 8007222:	e841 2300 	strex	r3, r2, [r1]
 8007226:	61bb      	str	r3, [r7, #24]
   return(result);
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1e6      	bne.n	80071fc <HAL_UART_Receive_IT+0x50>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800722e:	88fb      	ldrh	r3, [r7, #6]
 8007230:	461a      	mov	r2, r3
 8007232:	68b9      	ldr	r1, [r7, #8]
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 fea3 	bl	8007f80 <UART_Start_Receive_IT>
 800723a:	4603      	mov	r3, r0
 800723c:	e000      	b.n	8007240 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800723e:	2302      	movs	r3, #2
  }
}
 8007240:	4618      	mov	r0, r3
 8007242:	3728      	adds	r7, #40	@ 0x28
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	46002400 	.word	0x46002400
 800724c:	56002400 	.word	0x56002400

08007250 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b0ba      	sub	sp, #232	@ 0xe8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69db      	ldr	r3, [r3, #28]
 800725e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007276:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800727a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800727e:	4013      	ands	r3, r2
 8007280:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007284:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007288:	2b00      	cmp	r3, #0
 800728a:	d11b      	bne.n	80072c4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800728c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007290:	f003 0320 	and.w	r3, r3, #32
 8007294:	2b00      	cmp	r3, #0
 8007296:	d015      	beq.n	80072c4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729c:	f003 0320 	and.w	r3, r3, #32
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d105      	bne.n	80072b0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80072a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d009      	beq.n	80072c4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 82e5 	beq.w	8007884 <HAL_UART_IRQHandler+0x634>
      {
        huart->RxISR(huart);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	4798      	blx	r3
      }
      return;
 80072c2:	e2df      	b.n	8007884 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 8123 	beq.w	8007514 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80072ce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80072d2:	4b8d      	ldr	r3, [pc, #564]	@ (8007508 <HAL_UART_IRQHandler+0x2b8>)
 80072d4:	4013      	ands	r3, r2
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d106      	bne.n	80072e8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80072da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80072de:	4b8b      	ldr	r3, [pc, #556]	@ (800750c <HAL_UART_IRQHandler+0x2bc>)
 80072e0:	4013      	ands	r3, r2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 8116 	beq.w	8007514 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d011      	beq.n	8007318 <HAL_UART_IRQHandler+0xc8>
 80072f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00b      	beq.n	8007318 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2201      	movs	r2, #1
 8007306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800730e:	f043 0201 	orr.w	r2, r3, #1
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800731c:	f003 0302 	and.w	r3, r3, #2
 8007320:	2b00      	cmp	r3, #0
 8007322:	d011      	beq.n	8007348 <HAL_UART_IRQHandler+0xf8>
 8007324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007328:	f003 0301 	and.w	r3, r3, #1
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00b      	beq.n	8007348 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2202      	movs	r2, #2
 8007336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733e:	f043 0204 	orr.w	r2, r3, #4
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734c:	f003 0304 	and.w	r3, r3, #4
 8007350:	2b00      	cmp	r3, #0
 8007352:	d011      	beq.n	8007378 <HAL_UART_IRQHandler+0x128>
 8007354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00b      	beq.n	8007378 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2204      	movs	r2, #4
 8007366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736e:	f043 0202 	orr.w	r2, r3, #2
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737c:	f003 0308 	and.w	r3, r3, #8
 8007380:	2b00      	cmp	r3, #0
 8007382:	d017      	beq.n	80073b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007388:	f003 0320 	and.w	r3, r3, #32
 800738c:	2b00      	cmp	r3, #0
 800738e:	d105      	bne.n	800739c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007390:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007394:	4b5c      	ldr	r3, [pc, #368]	@ (8007508 <HAL_UART_IRQHandler+0x2b8>)
 8007396:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00b      	beq.n	80073b4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2208      	movs	r2, #8
 80073a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073aa:	f043 0208 	orr.w	r2, r3, #8
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d012      	beq.n	80073e6 <HAL_UART_IRQHandler+0x196>
 80073c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00c      	beq.n	80073e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073dc:	f043 0220 	orr.w	r2, r3, #32
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 824b 	beq.w	8007888 <HAL_UART_IRQHandler+0x638>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80073f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073f6:	f003 0320 	and.w	r3, r3, #32
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d013      	beq.n	8007426 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80073fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007402:	f003 0320 	and.w	r3, r3, #32
 8007406:	2b00      	cmp	r3, #0
 8007408:	d105      	bne.n	8007416 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800740a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800740e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007412:	2b00      	cmp	r3, #0
 8007414:	d007      	beq.n	8007426 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800742c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800743a:	2b40      	cmp	r3, #64	@ 0x40
 800743c:	d005      	beq.n	800744a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800743e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007442:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007446:	2b00      	cmp	r3, #0
 8007448:	d054      	beq.n	80074f4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 feba 	bl	80081c4 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745a:	2b40      	cmp	r3, #64	@ 0x40
 800745c:	d146      	bne.n	80074ec <HAL_UART_IRQHandler+0x29c>
        {
#if !defined(USART_DMAREQUESTS_SW_WA)
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	3308      	adds	r3, #8
 8007464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800746c:	e853 3f00 	ldrex	r3, [r3]
 8007470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007474:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800747c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3308      	adds	r3, #8
 8007486:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800748a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800748e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007492:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007496:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80074a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1d9      	bne.n	800745e <HAL_UART_IRQHandler+0x20e>

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d017      	beq.n	80074e4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074ba:	4a15      	ldr	r2, [pc, #84]	@ (8007510 <HAL_UART_IRQHandler+0x2c0>)
 80074bc:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fa f9e9 	bl	800189c <HAL_DMA_Abort_IT>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d019      	beq.n	8007504 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80074de:	4610      	mov	r0, r2
 80074e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e2:	e00f      	b.n	8007504 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f9e3 	bl	80078b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ea:	e00b      	b.n	8007504 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f9df 	bl	80078b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f2:	e007      	b.n	8007504 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f9db 	bl	80078b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007502:	e1c1      	b.n	8007888 <HAL_UART_IRQHandler+0x638>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007504:	bf00      	nop
    return;
 8007506:	e1bf      	b.n	8007888 <HAL_UART_IRQHandler+0x638>
 8007508:	10000001 	.word	0x10000001
 800750c:	04000120 	.word	0x04000120
 8007510:	08008291 	.word	0x08008291

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007518:	2b01      	cmp	r3, #1
 800751a:	f040 816a 	bne.w	80077f2 <HAL_UART_IRQHandler+0x5a2>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800751e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007522:	f003 0310 	and.w	r3, r3, #16
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 8163 	beq.w	80077f2 <HAL_UART_IRQHandler+0x5a2>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800752c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007530:	f003 0310 	and.w	r3, r3, #16
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 815c 	beq.w	80077f2 <HAL_UART_IRQHandler+0x5a2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2210      	movs	r2, #16
 8007540:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800754c:	2b40      	cmp	r3, #64	@ 0x40
 800754e:	f040 80d2 	bne.w	80076f6 <HAL_UART_IRQHandler+0x4a6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800755c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007560:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 80ac 	beq.w	80076c2 <HAL_UART_IRQHandler+0x472>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007570:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007574:	429a      	cmp	r2, r3
 8007576:	f080 80a4 	bcs.w	80076c2 <HAL_UART_IRQHandler+0x472>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007580:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800758a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800758c:	2b81      	cmp	r3, #129	@ 0x81
 800758e:	f000 8087 	beq.w	80076a0 <HAL_UART_IRQHandler+0x450>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800759e:	e853 3f00 	ldrex	r3, [r3]
 80075a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80075a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80075aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	461a      	mov	r2, r3
 80075b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80075bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80075c0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80075c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80075cc:	e841 2300 	strex	r3, r2, [r1]
 80075d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80075d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1da      	bne.n	8007592 <HAL_UART_IRQHandler+0x342>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3308      	adds	r3, #8
 80075e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075e6:	e853 3f00 	ldrex	r3, [r3]
 80075ea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075ee:	f023 0301 	bic.w	r3, r3, #1
 80075f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3308      	adds	r3, #8
 80075fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007600:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007604:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007606:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007608:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800760c:	e841 2300 	strex	r3, r2, [r1]
 8007610:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007612:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007614:	2b00      	cmp	r3, #0
 8007616:	d1e1      	bne.n	80075dc <HAL_UART_IRQHandler+0x38c>

#if !defined(USART_DMAREQUESTS_SW_WA)
          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	3308      	adds	r3, #8
 800761e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007620:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007622:	e853 3f00 	ldrex	r3, [r3]
 8007626:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007628:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800762a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800762e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	3308      	adds	r3, #8
 8007638:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800763c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800763e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007640:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007642:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007644:	e841 2300 	strex	r3, r2, [r1]
 8007648:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800764a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800764c:	2b00      	cmp	r3, #0
 800764e:	d1e3      	bne.n	8007618 <HAL_UART_IRQHandler+0x3c8>

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2220      	movs	r2, #32
 8007654:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007666:	e853 3f00 	ldrex	r3, [r3]
 800766a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800766c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800766e:	f023 0310 	bic.w	r3, r3, #16
 8007672:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007680:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007682:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007686:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800768e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e4      	bne.n	800765e <HAL_UART_IRQHandler+0x40e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800769a:	4618      	mov	r0, r3
 800769c:	f7fa f882 	bl	80017a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	4619      	mov	r1, r3
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f902 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80076c0:	e0e4      	b.n	800788c <HAL_UART_IRQHandler+0x63c>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076cc:	429a      	cmp	r2, r3
 80076ce:	f040 80dd 	bne.w	800788c <HAL_UART_IRQHandler+0x63c>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076da:	2b81      	cmp	r3, #129	@ 0x81
 80076dc:	f040 80d6 	bne.w	800788c <HAL_UART_IRQHandler+0x63c>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2202      	movs	r2, #2
 80076e4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076ec:	4619      	mov	r1, r3
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f8e8 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
      return;
 80076f4:	e0ca      	b.n	800788c <HAL_UART_IRQHandler+0x63c>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007702:	b29b      	uxth	r3, r3
 8007704:	1ad3      	subs	r3, r2, r3
 8007706:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007710:	b29b      	uxth	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	f000 80bc 	beq.w	8007890 <HAL_UART_IRQHandler+0x640>
          && (nb_rx_data > 0U))
 8007718:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800771c:	2b00      	cmp	r3, #0
 800771e:	f000 80b7 	beq.w	8007890 <HAL_UART_IRQHandler+0x640>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772a:	e853 3f00 	ldrex	r3, [r3]
 800772e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007732:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007736:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	461a      	mov	r2, r3
 8007740:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007744:	647b      	str	r3, [r7, #68]	@ 0x44
 8007746:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007748:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800774a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800774c:	e841 2300 	strex	r3, r2, [r1]
 8007750:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1e4      	bne.n	8007722 <HAL_UART_IRQHandler+0x4d2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	3308      	adds	r3, #8
 800775e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007762:	e853 3f00 	ldrex	r3, [r3]
 8007766:	623b      	str	r3, [r7, #32]
   return(result);
 8007768:	6a3b      	ldr	r3, [r7, #32]
 800776a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800776e:	f023 0301 	bic.w	r3, r3, #1
 8007772:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3308      	adds	r3, #8
 800777c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007780:	633a      	str	r2, [r7, #48]	@ 0x30
 8007782:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800778e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e1      	bne.n	8007758 <HAL_UART_IRQHandler+0x508>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2220      	movs	r2, #32
 8007798:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	e853 3f00 	ldrex	r3, [r3]
 80077b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f023 0310 	bic.w	r3, r3, #16
 80077bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	461a      	mov	r2, r3
 80077c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80077ca:	61fb      	str	r3, [r7, #28]
 80077cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	69b9      	ldr	r1, [r7, #24]
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	617b      	str	r3, [r7, #20]
   return(result);
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e4      	bne.n	80077a8 <HAL_UART_IRQHandler+0x558>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2202      	movs	r2, #2
 80077e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077e8:	4619      	mov	r1, r3
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 f86a 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077f0:	e04e      	b.n	8007890 <HAL_UART_IRQHandler+0x640>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80077f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d014      	beq.n	8007828 <HAL_UART_IRQHandler+0x5d8>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80077fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b00      	cmp	r3, #0
 8007808:	d105      	bne.n	8007816 <HAL_UART_IRQHandler+0x5c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800780a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800780e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d008      	beq.n	8007828 <HAL_UART_IRQHandler+0x5d8>
  {
    if (huart->TxISR != NULL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800781a:	2b00      	cmp	r3, #0
 800781c:	d03a      	beq.n	8007894 <HAL_UART_IRQHandler+0x644>
    {
      huart->TxISR(huart);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	4798      	blx	r3
    }
    return;
 8007826:	e035      	b.n	8007894 <HAL_UART_IRQHandler+0x644>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800782c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007830:	2b00      	cmp	r3, #0
 8007832:	d009      	beq.n	8007848 <HAL_UART_IRQHandler+0x5f8>
 8007834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783c:	2b00      	cmp	r3, #0
 800783e:	d003      	beq.n	8007848 <HAL_UART_IRQHandler+0x5f8>
  {
    UART_EndTransmit_IT(huart);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 fd37 	bl	80082b4 <UART_EndTransmit_IT>
    return;
 8007846:	e026      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800784c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007850:	2b00      	cmp	r3, #0
 8007852:	d009      	beq.n	8007868 <HAL_UART_IRQHandler+0x618>
 8007854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007858:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800785c:	2b00      	cmp	r3, #0
 800785e:	d003      	beq.n	8007868 <HAL_UART_IRQHandler+0x618>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f001 fa95 	bl	8008d90 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007866:	e016      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800786c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007870:	2b00      	cmp	r3, #0
 8007872:	d010      	beq.n	8007896 <HAL_UART_IRQHandler+0x646>
 8007874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007878:	2b00      	cmp	r3, #0
 800787a:	da0c      	bge.n	8007896 <HAL_UART_IRQHandler+0x646>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f001 fa7d 	bl	8008d7c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007882:	e008      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
      return;
 8007884:	bf00      	nop
 8007886:	e006      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
    return;
 8007888:	bf00      	nop
 800788a:	e004      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
      return;
 800788c:	bf00      	nop
 800788e:	e002      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
      return;
 8007890:	bf00      	nop
 8007892:	e000      	b.n	8007896 <HAL_UART_IRQHandler+0x646>
    return;
 8007894:	bf00      	nop
  }
}
 8007896:	37e8      	adds	r7, #232	@ 0xe8
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}

0800789c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80078b8:	bf00      	nop
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	460b      	mov	r3, r1
 80078ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078e0:	b094      	sub	sp, #80	@ 0x50
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80078ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	4b9b      	ldr	r3, [pc, #620]	@ (8007b60 <UART_SetConfig+0x284>)
 80078f2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078f6:	689a      	ldr	r2, [r3, #8]
 80078f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	431a      	orrs	r2, r3
 80078fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	431a      	orrs	r2, r3
 8007904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007906:	69db      	ldr	r3, [r3, #28]
 8007908:	4313      	orrs	r3, r2
 800790a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800790c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4994      	ldr	r1, [pc, #592]	@ (8007b64 <UART_SetConfig+0x288>)
 8007914:	4019      	ands	r1, r3
 8007916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800791c:	430b      	orrs	r3, r1
 800791e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800792a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800792c:	68d9      	ldr	r1, [r3, #12]
 800792e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	ea40 0301 	orr.w	r3, r0, r1
 8007936:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800793e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	4b87      	ldr	r3, [pc, #540]	@ (8007b60 <UART_SetConfig+0x284>)
 8007944:	429a      	cmp	r2, r3
 8007946:	d009      	beq.n	800795c <UART_SetConfig+0x80>
 8007948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	4b86      	ldr	r3, [pc, #536]	@ (8007b68 <UART_SetConfig+0x28c>)
 800794e:	429a      	cmp	r2, r3
 8007950:	d004      	beq.n	800795c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007954:	6a1a      	ldr	r2, [r3, #32]
 8007956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007958:	4313      	orrs	r3, r2
 800795a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800795c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007966:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800796a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007970:	430b      	orrs	r3, r1
 8007972:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797a:	f023 000f 	bic.w	r0, r3, #15
 800797e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007980:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	ea40 0301 	orr.w	r3, r0, r1
 800798a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800798c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	4b76      	ldr	r3, [pc, #472]	@ (8007b6c <UART_SetConfig+0x290>)
 8007992:	429a      	cmp	r2, r3
 8007994:	d102      	bne.n	800799c <UART_SetConfig+0xc0>
 8007996:	2301      	movs	r3, #1
 8007998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800799a:	e021      	b.n	80079e0 <UART_SetConfig+0x104>
 800799c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	4b73      	ldr	r3, [pc, #460]	@ (8007b70 <UART_SetConfig+0x294>)
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d102      	bne.n	80079ac <UART_SetConfig+0xd0>
 80079a6:	2304      	movs	r3, #4
 80079a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079aa:	e019      	b.n	80079e0 <UART_SetConfig+0x104>
 80079ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	4b70      	ldr	r3, [pc, #448]	@ (8007b74 <UART_SetConfig+0x298>)
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d102      	bne.n	80079bc <UART_SetConfig+0xe0>
 80079b6:	2308      	movs	r3, #8
 80079b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079ba:	e011      	b.n	80079e0 <UART_SetConfig+0x104>
 80079bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	4b6d      	ldr	r3, [pc, #436]	@ (8007b78 <UART_SetConfig+0x29c>)
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d102      	bne.n	80079cc <UART_SetConfig+0xf0>
 80079c6:	2310      	movs	r3, #16
 80079c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079ca:	e009      	b.n	80079e0 <UART_SetConfig+0x104>
 80079cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	4b63      	ldr	r3, [pc, #396]	@ (8007b60 <UART_SetConfig+0x284>)
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d102      	bne.n	80079dc <UART_SetConfig+0x100>
 80079d6:	2320      	movs	r3, #32
 80079d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079da:	e001      	b.n	80079e0 <UART_SetConfig+0x104>
 80079dc:	2300      	movs	r3, #0
 80079de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	4b5e      	ldr	r3, [pc, #376]	@ (8007b60 <UART_SetConfig+0x284>)
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d004      	beq.n	80079f4 <UART_SetConfig+0x118>
 80079ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	4b5e      	ldr	r3, [pc, #376]	@ (8007b68 <UART_SetConfig+0x28c>)
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d172      	bne.n	8007ada <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80079f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079f6:	2200      	movs	r2, #0
 80079f8:	623b      	str	r3, [r7, #32]
 80079fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80079fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007a00:	f7fc fe72 	bl	80046e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a04:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 80e7 	beq.w	8007bdc <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a12:	4a5a      	ldr	r2, [pc, #360]	@ (8007b7c <UART_SetConfig+0x2a0>)
 8007a14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a20:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a24:	685a      	ldr	r2, [r3, #4]
 8007a26:	4613      	mov	r3, r2
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	4413      	add	r3, r2
 8007a2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d305      	bcc.n	8007a3e <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d903      	bls.n	8007a46 <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007a44:	e048      	b.n	8007ad8 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a48:	2200      	movs	r2, #0
 8007a4a:	61bb      	str	r3, [r7, #24]
 8007a4c:	61fa      	str	r2, [r7, #28]
 8007a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a52:	4a4a      	ldr	r2, [pc, #296]	@ (8007b7c <UART_SetConfig+0x2a0>)
 8007a54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	613b      	str	r3, [r7, #16]
 8007a5e:	617a      	str	r2, [r7, #20]
 8007a60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007a64:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007a68:	f7f8 fc06 	bl	8000278 <__aeabi_uldivmod>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	4610      	mov	r0, r2
 8007a72:	4619      	mov	r1, r3
 8007a74:	f04f 0200 	mov.w	r2, #0
 8007a78:	f04f 0300 	mov.w	r3, #0
 8007a7c:	020b      	lsls	r3, r1, #8
 8007a7e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007a82:	0202      	lsls	r2, r0, #8
 8007a84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a86:	6849      	ldr	r1, [r1, #4]
 8007a88:	0849      	lsrs	r1, r1, #1
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	4605      	mov	r5, r0
 8007a90:	eb12 0804 	adds.w	r8, r2, r4
 8007a94:	eb43 0905 	adc.w	r9, r3, r5
 8007a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	60bb      	str	r3, [r7, #8]
 8007aa0:	60fa      	str	r2, [r7, #12]
 8007aa2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007aa6:	4640      	mov	r0, r8
 8007aa8:	4649      	mov	r1, r9
 8007aaa:	f7f8 fbe5 	bl	8000278 <__aeabi_uldivmod>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ab8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007abc:	d308      	bcc.n	8007ad0 <UART_SetConfig+0x1f4>
 8007abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ac0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ac4:	d204      	bcs.n	8007ad0 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 8007ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007acc:	60da      	str	r2, [r3, #12]
 8007ace:	e003      	b.n	8007ad8 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007ad6:	e081      	b.n	8007bdc <UART_SetConfig+0x300>
 8007ad8:	e080      	b.n	8007bdc <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ae2:	d14d      	bne.n	8007b80 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007ae4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	603b      	str	r3, [r7, #0]
 8007aea:	607a      	str	r2, [r7, #4]
 8007aec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007af0:	f7fc fdfa 	bl	80046e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007af4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d06f      	beq.n	8007bdc <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b00:	4a1e      	ldr	r2, [pc, #120]	@ (8007b7c <UART_SetConfig+0x2a0>)
 8007b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b06:	461a      	mov	r2, r3
 8007b08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b0e:	005a      	lsls	r2, r3, #1
 8007b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	085b      	lsrs	r3, r3, #1
 8007b16:	441a      	add	r2, r3
 8007b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b24:	2b0f      	cmp	r3, #15
 8007b26:	d916      	bls.n	8007b56 <UART_SetConfig+0x27a>
 8007b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b2e:	d212      	bcs.n	8007b56 <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	f023 030f 	bic.w	r3, r3, #15
 8007b38:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b3c:	085b      	lsrs	r3, r3, #1
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	f003 0307 	and.w	r3, r3, #7
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007b52:	60da      	str	r2, [r3, #12]
 8007b54:	e042      	b.n	8007bdc <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007b5c:	e03e      	b.n	8007bdc <UART_SetConfig+0x300>
 8007b5e:	bf00      	nop
 8007b60:	46002400 	.word	0x46002400
 8007b64:	cfff69f3 	.word	0xcfff69f3
 8007b68:	56002400 	.word	0x56002400
 8007b6c:	40013800 	.word	0x40013800
 8007b70:	40004800 	.word	0x40004800
 8007b74:	40004c00 	.word	0x40004c00
 8007b78:	40005000 	.word	0x40005000
 8007b7c:	080090f4 	.word	0x080090f4
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007b80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b82:	2200      	movs	r2, #0
 8007b84:	469a      	mov	sl, r3
 8007b86:	4693      	mov	fp, r2
 8007b88:	4650      	mov	r0, sl
 8007b8a:	4659      	mov	r1, fp
 8007b8c:	f7fc fdac 	bl	80046e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b90:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8007b92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d021      	beq.n	8007bdc <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8007c08 <UART_SetConfig+0x32c>)
 8007b9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ba6:	fbb3 f2f2 	udiv	r2, r3, r2
 8007baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	085b      	lsrs	r3, r3, #1
 8007bb0:	441a      	add	r2, r3
 8007bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bbe:	2b0f      	cmp	r3, #15
 8007bc0:	d909      	bls.n	8007bd6 <UART_SetConfig+0x2fa>
 8007bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bc8:	d205      	bcs.n	8007bd6 <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	60da      	str	r2, [r3, #12]
 8007bd4:	e002      	b.n	8007bdc <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bde:	2201      	movs	r2, #1
 8007be0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007be6:	2201      	movs	r2, #1
 8007be8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bee:	2200      	movs	r2, #0
 8007bf0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007bf8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3750      	adds	r7, #80	@ 0x50
 8007c00:	46bd      	mov	sp, r7
 8007c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c06:	bf00      	nop
 8007c08:	080090f4 	.word	0x080090f4

08007c0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b083      	sub	sp, #12
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c18:	f003 0308 	and.w	r3, r3, #8
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00a      	beq.n	8007c36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d00a      	beq.n	8007c58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	430a      	orrs	r2, r1
 8007c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c5c:	f003 0302 	and.w	r3, r3, #2
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00a      	beq.n	8007c7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	430a      	orrs	r2, r1
 8007c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7e:	f003 0304 	and.w	r3, r3, #4
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ca0:	f003 0310 	and.w	r3, r3, #16
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d00a      	beq.n	8007cbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc2:	f003 0320 	and.w	r3, r3, #32
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00a      	beq.n	8007ce0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	430a      	orrs	r2, r1
 8007cde:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d01a      	beq.n	8007d22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d0a:	d10a      	bne.n	8007d22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00a      	beq.n	8007d44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	430a      	orrs	r2, r1
 8007d42:	605a      	str	r2, [r3, #4]
  }
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b098      	sub	sp, #96	@ 0x60
 8007d54:	af02      	add	r7, sp, #8
 8007d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d60:	f7f9 fb5c 	bl	800141c <HAL_GetTick>
 8007d64:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f003 0308 	and.w	r3, r3, #8
 8007d70:	2b08      	cmp	r3, #8
 8007d72:	d12f      	bne.n	8007dd4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 f88e 	bl	8007ea4 <UART_WaitOnFlagUntilTimeout>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d022      	beq.n	8007dd4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d96:	e853 3f00 	ldrex	r3, [r3]
 8007d9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007da2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007db2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007db4:	e841 2300 	strex	r3, r2, [r1]
 8007db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1e6      	bne.n	8007d8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	e063      	b.n	8007e9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f003 0304 	and.w	r3, r3, #4
 8007dde:	2b04      	cmp	r3, #4
 8007de0:	d149      	bne.n	8007e76 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007de6:	9300      	str	r3, [sp, #0]
 8007de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dea:	2200      	movs	r2, #0
 8007dec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 f857 	bl	8007ea4 <UART_WaitOnFlagUntilTimeout>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d03c      	beq.n	8007e76 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e04:	e853 3f00 	ldrex	r3, [r3]
 8007e08:	623b      	str	r3, [r7, #32]
   return(result);
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	461a      	mov	r2, r3
 8007e18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e22:	e841 2300 	strex	r3, r2, [r1]
 8007e26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1e6      	bne.n	8007dfc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3308      	adds	r3, #8
 8007e34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f023 0301 	bic.w	r3, r3, #1
 8007e44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3308      	adds	r3, #8
 8007e4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e4e:	61fa      	str	r2, [r7, #28]
 8007e50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	69b9      	ldr	r1, [r7, #24]
 8007e54:	69fa      	ldr	r2, [r7, #28]
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	617b      	str	r3, [r7, #20]
   return(result);
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e5      	bne.n	8007e2e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2220      	movs	r2, #32
 8007e66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	e012      	b.n	8007e9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2220      	movs	r2, #32
 8007e7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2220      	movs	r2, #32
 8007e82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3758      	adds	r7, #88	@ 0x58
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	603b      	str	r3, [r7, #0]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eb4:	e04f      	b.n	8007f56 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ebc:	d04b      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ebe:	f7f9 faad 	bl	800141c <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	69ba      	ldr	r2, [r7, #24]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d302      	bcc.n	8007ed4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d101      	bne.n	8007ed8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e04e      	b.n	8007f76 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 0304 	and.w	r3, r3, #4
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d037      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	2b80      	cmp	r3, #128	@ 0x80
 8007eea:	d034      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	2b40      	cmp	r3, #64	@ 0x40
 8007ef0:	d031      	beq.n	8007f56 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	69db      	ldr	r3, [r3, #28]
 8007ef8:	f003 0308 	and.w	r3, r3, #8
 8007efc:	2b08      	cmp	r3, #8
 8007efe:	d110      	bne.n	8007f22 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2208      	movs	r2, #8
 8007f06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f08:	68f8      	ldr	r0, [r7, #12]
 8007f0a:	f000 f95b 	bl	80081c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2208      	movs	r2, #8
 8007f12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e029      	b.n	8007f76 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	69db      	ldr	r3, [r3, #28]
 8007f28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f30:	d111      	bne.n	8007f56 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f000 f941 	bl	80081c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f52:	2303      	movs	r3, #3
 8007f54:	e00f      	b.n	8007f76 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	69da      	ldr	r2, [r3, #28]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	4013      	ands	r3, r2
 8007f60:	68ba      	ldr	r2, [r7, #8]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	bf0c      	ite	eq
 8007f66:	2301      	moveq	r3, #1
 8007f68:	2300      	movne	r3, #0
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d0a0      	beq.n	8007eb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3710      	adds	r7, #16
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}
	...

08007f80 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b0a3      	sub	sp, #140	@ 0x8c
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	4613      	mov	r3, r2
 8007f8c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	68ba      	ldr	r2, [r7, #8]
 8007f92:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	88fa      	ldrh	r2, [r7, #6]
 8007f98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	88fa      	ldrh	r2, [r7, #6]
 8007fa0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fb2:	d10e      	bne.n	8007fd2 <UART_Start_Receive_IT+0x52>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d105      	bne.n	8007fc8 <UART_Start_Receive_IT+0x48>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007fc2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fc6:	e02d      	b.n	8008024 <UART_Start_Receive_IT+0xa4>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	22ff      	movs	r2, #255	@ 0xff
 8007fcc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fd0:	e028      	b.n	8008024 <UART_Start_Receive_IT+0xa4>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10d      	bne.n	8007ff6 <UART_Start_Receive_IT+0x76>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d104      	bne.n	8007fec <UART_Start_Receive_IT+0x6c>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	22ff      	movs	r2, #255	@ 0xff
 8007fe6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fea:	e01b      	b.n	8008024 <UART_Start_Receive_IT+0xa4>
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	227f      	movs	r2, #127	@ 0x7f
 8007ff0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ff4:	e016      	b.n	8008024 <UART_Start_Receive_IT+0xa4>
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ffe:	d10d      	bne.n	800801c <UART_Start_Receive_IT+0x9c>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d104      	bne.n	8008012 <UART_Start_Receive_IT+0x92>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	227f      	movs	r2, #127	@ 0x7f
 800800c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008010:	e008      	b.n	8008024 <UART_Start_Receive_IT+0xa4>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	223f      	movs	r2, #63	@ 0x3f
 8008016:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800801a:	e003      	b.n	8008024 <UART_Start_Receive_IT+0xa4>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2200      	movs	r2, #0
 8008028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2222      	movs	r2, #34	@ 0x22
 8008030:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3308      	adds	r3, #8
 800803a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800803e:	e853 3f00 	ldrex	r3, [r3]
 8008042:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008044:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008046:	f043 0301 	orr.w	r3, r3, #1
 800804a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3308      	adds	r3, #8
 8008054:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008058:	673a      	str	r2, [r7, #112]	@ 0x70
 800805a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800805e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008060:	e841 2300 	strex	r3, r2, [r1]
 8008064:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008066:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1e3      	bne.n	8008034 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008070:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008074:	d14f      	bne.n	8008116 <UART_Start_Receive_IT+0x196>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800807c:	88fa      	ldrh	r2, [r7, #6]
 800807e:	429a      	cmp	r2, r3
 8008080:	d349      	bcc.n	8008116 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800808a:	d107      	bne.n	800809c <UART_Start_Receive_IT+0x11c>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	691b      	ldr	r3, [r3, #16]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d103      	bne.n	800809c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	4a47      	ldr	r2, [pc, #284]	@ (80081b4 <UART_Start_Receive_IT+0x234>)
 8008098:	675a      	str	r2, [r3, #116]	@ 0x74
 800809a:	e002      	b.n	80080a2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	4a46      	ldr	r2, [pc, #280]	@ (80081b8 <UART_Start_Receive_IT+0x238>)
 80080a0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d01a      	beq.n	80080e0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080b2:	e853 3f00 	ldrex	r3, [r3]
 80080b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80080b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080ce:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80080d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80080d4:	e841 2300 	strex	r3, r2, [r1]
 80080d8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80080da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d1e4      	bne.n	80080aa <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	3308      	adds	r3, #8
 80080e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080ea:	e853 3f00 	ldrex	r3, [r3]
 80080ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	3308      	adds	r3, #8
 80080fe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008100:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008102:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008104:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008106:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008108:	e841 2300 	strex	r3, r2, [r1]
 800810c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800810e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1e5      	bne.n	80080e0 <UART_Start_Receive_IT+0x160>
 8008114:	e046      	b.n	80081a4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800811e:	d107      	bne.n	8008130 <UART_Start_Receive_IT+0x1b0>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d103      	bne.n	8008130 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4a24      	ldr	r2, [pc, #144]	@ (80081bc <UART_Start_Receive_IT+0x23c>)
 800812c:	675a      	str	r2, [r3, #116]	@ 0x74
 800812e:	e002      	b.n	8008136 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4a23      	ldr	r2, [pc, #140]	@ (80081c0 <UART_Start_Receive_IT+0x240>)
 8008134:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d019      	beq.n	8008172 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800814c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008152:	677b      	str	r3, [r7, #116]	@ 0x74
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	461a      	mov	r2, r3
 800815a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800815c:	637b      	str	r3, [r7, #52]	@ 0x34
 800815e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008160:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008162:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008164:	e841 2300 	strex	r3, r2, [r1]
 8008168:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800816a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e6      	bne.n	800813e <UART_Start_Receive_IT+0x1be>
 8008170:	e018      	b.n	80081a4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	e853 3f00 	ldrex	r3, [r3]
 800817e:	613b      	str	r3, [r7, #16]
   return(result);
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	f043 0320 	orr.w	r3, r3, #32
 8008186:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	461a      	mov	r2, r3
 800818e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008190:	623b      	str	r3, [r7, #32]
 8008192:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008194:	69f9      	ldr	r1, [r7, #28]
 8008196:	6a3a      	ldr	r2, [r7, #32]
 8008198:	e841 2300 	strex	r3, r2, [r1]
 800819c:	61bb      	str	r3, [r7, #24]
   return(result);
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1e6      	bne.n	8008172 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	378c      	adds	r7, #140	@ 0x8c
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	08008a05 	.word	0x08008a05
 80081b8:	08008695 	.word	0x08008695
 80081bc:	080084d1 	.word	0x080084d1
 80081c0:	0800830d 	.word	0x0800830d

080081c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b095      	sub	sp, #84	@ 0x54
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081d4:	e853 3f00 	ldrex	r3, [r3]
 80081d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80081ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081f2:	e841 2300 	strex	r3, r2, [r1]
 80081f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1e6      	bne.n	80081cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	3308      	adds	r3, #8
 8008204:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	e853 3f00 	ldrex	r3, [r3]
 800820c:	61fb      	str	r3, [r7, #28]
   return(result);
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008214:	f023 0301 	bic.w	r3, r3, #1
 8008218:	64bb      	str	r3, [r7, #72]	@ 0x48
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	3308      	adds	r3, #8
 8008220:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008222:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008224:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008226:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008228:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800822a:	e841 2300 	strex	r3, r2, [r1]
 800822e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008232:	2b00      	cmp	r3, #0
 8008234:	d1e3      	bne.n	80081fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800823a:	2b01      	cmp	r3, #1
 800823c:	d118      	bne.n	8008270 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	e853 3f00 	ldrex	r3, [r3]
 800824a:	60bb      	str	r3, [r7, #8]
   return(result);
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	f023 0310 	bic.w	r3, r3, #16
 8008252:	647b      	str	r3, [r7, #68]	@ 0x44
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	461a      	mov	r2, r3
 800825a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800825c:	61bb      	str	r3, [r7, #24]
 800825e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008260:	6979      	ldr	r1, [r7, #20]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	e841 2300 	strex	r3, r2, [r1]
 8008268:	613b      	str	r3, [r7, #16]
   return(result);
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1e6      	bne.n	800823e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2220      	movs	r2, #32
 8008274:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008284:	bf00      	nop
 8008286:	3754      	adds	r7, #84	@ 0x54
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800829c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f7ff fb02 	bl	80078b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ac:	bf00      	nop
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b088      	sub	sp, #32
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	e853 3f00 	ldrex	r3, [r3]
 80082c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082d0:	61fb      	str	r3, [r7, #28]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	461a      	mov	r2, r3
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	61bb      	str	r3, [r7, #24]
 80082dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082de:	6979      	ldr	r1, [r7, #20]
 80082e0:	69ba      	ldr	r2, [r7, #24]
 80082e2:	e841 2300 	strex	r3, r2, [r1]
 80082e6:	613b      	str	r3, [r7, #16]
   return(result);
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1e6      	bne.n	80082bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2220      	movs	r2, #32
 80082f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f7ff facd 	bl	800789c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008302:	bf00      	nop
 8008304:	3720      	adds	r7, #32
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
	...

0800830c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b09c      	sub	sp, #112	@ 0x70
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800831a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008324:	2b22      	cmp	r3, #34	@ 0x22
 8008326:	f040 80c3 	bne.w	80084b0 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008330:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008334:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008338:	b2d9      	uxtb	r1, r3
 800833a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800833e:	b2da      	uxtb	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008344:	400a      	ands	r2, r1
 8008346:	b2d2      	uxtb	r2, r2
 8008348:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800834e:	1c5a      	adds	r2, r3, #1
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800835a:	b29b      	uxth	r3, r3
 800835c:	3b01      	subs	r3, #1
 800835e:	b29a      	uxth	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	f040 80a6 	bne.w	80084c0 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800837a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800837c:	e853 3f00 	ldrex	r3, [r3]
 8008380:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	461a      	mov	r2, r3
 8008390:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008392:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008394:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008396:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008398:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800839a:	e841 2300 	strex	r3, r2, [r1]
 800839e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d1e6      	bne.n	8008374 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	3308      	adds	r3, #8
 80083ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b0:	e853 3f00 	ldrex	r3, [r3]
 80083b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b8:	f023 0301 	bic.w	r3, r3, #1
 80083bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	3308      	adds	r3, #8
 80083c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80083c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80083c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ce:	e841 2300 	strex	r3, r2, [r1]
 80083d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1e5      	bne.n	80083a6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2220      	movs	r2, #32
 80083de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a35      	ldr	r2, [pc, #212]	@ (80084c8 <UART_RxISR_8BIT+0x1bc>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d024      	beq.n	8008442 <UART_RxISR_8BIT+0x136>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a33      	ldr	r2, [pc, #204]	@ (80084cc <UART_RxISR_8BIT+0x1c0>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d01f      	beq.n	8008442 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d018      	beq.n	8008442 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008418:	e853 3f00 	ldrex	r3, [r3]
 800841c:	623b      	str	r3, [r7, #32]
   return(result);
 800841e:	6a3b      	ldr	r3, [r7, #32]
 8008420:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008424:	663b      	str	r3, [r7, #96]	@ 0x60
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	461a      	mov	r2, r3
 800842c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800842e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008430:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008432:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008434:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008436:	e841 2300 	strex	r3, r2, [r1]
 800843a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800843c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1e6      	bne.n	8008410 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008446:	2b01      	cmp	r3, #1
 8008448:	d12e      	bne.n	80084a8 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	e853 3f00 	ldrex	r3, [r3]
 800845c:	60fb      	str	r3, [r7, #12]
   return(result);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f023 0310 	bic.w	r3, r3, #16
 8008464:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	461a      	mov	r2, r3
 800846c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800846e:	61fb      	str	r3, [r7, #28]
 8008470:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008472:	69b9      	ldr	r1, [r7, #24]
 8008474:	69fa      	ldr	r2, [r7, #28]
 8008476:	e841 2300 	strex	r3, r2, [r1]
 800847a:	617b      	str	r3, [r7, #20]
   return(result);
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1e6      	bne.n	8008450 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	69db      	ldr	r3, [r3, #28]
 8008488:	f003 0310 	and.w	r3, r3, #16
 800848c:	2b10      	cmp	r3, #16
 800848e:	d103      	bne.n	8008498 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2210      	movs	r2, #16
 8008496:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800849e:	4619      	mov	r1, r3
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f7ff fa0f 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80084a6:	e00b      	b.n	80084c0 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f7f8 fc7b 	bl	8000da4 <HAL_UART_RxCpltCallback>
}
 80084ae:	e007      	b.n	80084c0 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	699a      	ldr	r2, [r3, #24]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f042 0208 	orr.w	r2, r2, #8
 80084be:	619a      	str	r2, [r3, #24]
}
 80084c0:	bf00      	nop
 80084c2:	3770      	adds	r7, #112	@ 0x70
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	46002400 	.word	0x46002400
 80084cc:	56002400 	.word	0x56002400

080084d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b09c      	sub	sp, #112	@ 0x70
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084e8:	2b22      	cmp	r3, #34	@ 0x22
 80084ea:	f040 80c3 	bne.w	8008674 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084fc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80084fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008502:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008506:	4013      	ands	r3, r2
 8008508:	b29a      	uxth	r2, r3
 800850a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800850c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008512:	1c9a      	adds	r2, r3, #2
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800851e:	b29b      	uxth	r3, r3
 8008520:	3b01      	subs	r3, #1
 8008522:	b29a      	uxth	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008530:	b29b      	uxth	r3, r3
 8008532:	2b00      	cmp	r3, #0
 8008534:	f040 80a6 	bne.w	8008684 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008540:	e853 3f00 	ldrex	r3, [r3]
 8008544:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008548:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800854c:	667b      	str	r3, [r7, #100]	@ 0x64
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008556:	657b      	str	r3, [r7, #84]	@ 0x54
 8008558:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800855c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800855e:	e841 2300 	strex	r3, r2, [r1]
 8008562:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1e6      	bne.n	8008538 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	3308      	adds	r3, #8
 8008570:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800857a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800857c:	f023 0301 	bic.w	r3, r3, #1
 8008580:	663b      	str	r3, [r7, #96]	@ 0x60
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	3308      	adds	r3, #8
 8008588:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800858a:	643a      	str	r2, [r7, #64]	@ 0x40
 800858c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008590:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e5      	bne.n	800856a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2220      	movs	r2, #32
 80085a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a35      	ldr	r2, [pc, #212]	@ (800868c <UART_RxISR_16BIT+0x1bc>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d024      	beq.n	8008606 <UART_RxISR_16BIT+0x136>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a33      	ldr	r2, [pc, #204]	@ (8008690 <UART_RxISR_16BIT+0x1c0>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d01f      	beq.n	8008606 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d018      	beq.n	8008606 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085da:	6a3b      	ldr	r3, [r7, #32]
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80085e2:	69fb      	ldr	r3, [r7, #28]
 80085e4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	461a      	mov	r2, r3
 80085f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085f4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e6      	bne.n	80085d4 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800860a:	2b01      	cmp	r3, #1
 800860c:	d12e      	bne.n	800866c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2200      	movs	r2, #0
 8008612:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	e853 3f00 	ldrex	r3, [r3]
 8008620:	60bb      	str	r3, [r7, #8]
   return(result);
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	f023 0310 	bic.w	r3, r3, #16
 8008628:	65bb      	str	r3, [r7, #88]	@ 0x58
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008632:	61bb      	str	r3, [r7, #24]
 8008634:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	6979      	ldr	r1, [r7, #20]
 8008638:	69ba      	ldr	r2, [r7, #24]
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	613b      	str	r3, [r7, #16]
   return(result);
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e6      	bne.n	8008614 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	69db      	ldr	r3, [r3, #28]
 800864c:	f003 0310 	and.w	r3, r3, #16
 8008650:	2b10      	cmp	r3, #16
 8008652:	d103      	bne.n	800865c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2210      	movs	r2, #16
 800865a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008662:	4619      	mov	r1, r3
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f7ff f92d 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800866a:	e00b      	b.n	8008684 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f7f8 fb99 	bl	8000da4 <HAL_UART_RxCpltCallback>
}
 8008672:	e007      	b.n	8008684 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	699a      	ldr	r2, [r3, #24]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f042 0208 	orr.w	r2, r2, #8
 8008682:	619a      	str	r2, [r3, #24]
}
 8008684:	bf00      	nop
 8008686:	3770      	adds	r7, #112	@ 0x70
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}
 800868c:	46002400 	.word	0x46002400
 8008690:	56002400 	.word	0x56002400

08008694 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b0ac      	sub	sp, #176	@ 0xb0
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086a2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	69db      	ldr	r3, [r3, #28]
 80086ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086ca:	2b22      	cmp	r3, #34	@ 0x22
 80086cc:	f040 8188 	bne.w	80089e0 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086d6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086da:	e12b      	b.n	8008934 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80086e6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80086ea:	b2d9      	uxtb	r1, r3
 80086ec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086f6:	400a      	ands	r2, r1
 80086f8:	b2d2      	uxtb	r2, r2
 80086fa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008700:	1c5a      	adds	r2, r3, #1
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800870c:	b29b      	uxth	r3, r3
 800870e:	3b01      	subs	r3, #1
 8008710:	b29a      	uxth	r2, r3
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	69db      	ldr	r3, [r3, #28]
 800871e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	2b00      	cmp	r3, #0
 800872c:	d053      	beq.n	80087d6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800872e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	d011      	beq.n	800875e <UART_RxISR_8BIT_FIFOEN+0xca>
 800873a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800873e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008742:	2b00      	cmp	r3, #0
 8008744:	d00b      	beq.n	800875e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	2201      	movs	r2, #1
 800874c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008754:	f043 0201 	orr.w	r2, r3, #1
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800875e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008762:	f003 0302 	and.w	r3, r3, #2
 8008766:	2b00      	cmp	r3, #0
 8008768:	d011      	beq.n	800878e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800876a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800876e:	f003 0301 	and.w	r3, r3, #1
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00b      	beq.n	800878e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2202      	movs	r2, #2
 800877c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008784:	f043 0204 	orr.w	r2, r3, #4
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800878e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008792:	f003 0304 	and.w	r3, r3, #4
 8008796:	2b00      	cmp	r3, #0
 8008798:	d011      	beq.n	80087be <UART_RxISR_8BIT_FIFOEN+0x12a>
 800879a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800879e:	f003 0301 	and.w	r3, r3, #1
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00b      	beq.n	80087be <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2204      	movs	r2, #4
 80087ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b4:	f043 0202 	orr.w	r2, r3, #2
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d006      	beq.n	80087d6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f7ff f871 	bl	80078b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087dc:	b29b      	uxth	r3, r3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f040 80a8 	bne.w	8008934 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087ec:	e853 3f00 	ldrex	r3, [r3]
 80087f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80087f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	461a      	mov	r2, r3
 8008802:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008806:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008808:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800880c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800880e:	e841 2300 	strex	r3, r2, [r1]
 8008812:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008814:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008816:	2b00      	cmp	r3, #0
 8008818:	d1e4      	bne.n	80087e4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	3308      	adds	r3, #8
 8008820:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008824:	e853 3f00 	ldrex	r3, [r3]
 8008828:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800882a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800882c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008830:	f023 0301 	bic.w	r3, r3, #1
 8008834:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3308      	adds	r3, #8
 800883e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008842:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008844:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008846:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008848:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800884a:	e841 2300 	strex	r3, r2, [r1]
 800884e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008850:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1e1      	bne.n	800881a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2220      	movs	r2, #32
 800885a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a62      	ldr	r2, [pc, #392]	@ (80089f8 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d026      	beq.n	80088c2 <UART_RxISR_8BIT_FIFOEN+0x22e>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a60      	ldr	r2, [pc, #384]	@ (80089fc <UART_RxISR_8BIT_FIFOEN+0x368>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d021      	beq.n	80088c2 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008888:	2b00      	cmp	r3, #0
 800888a:	d01a      	beq.n	80088c2 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008894:	e853 3f00 	ldrex	r3, [r3]
 8008898:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800889a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800889c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	461a      	mov	r2, r3
 80088aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80088b0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80088b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80088b6:	e841 2300 	strex	r3, r2, [r1]
 80088ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80088bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1e4      	bne.n	800888c <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d130      	bne.n	800892c <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d8:	e853 3f00 	ldrex	r3, [r3]
 80088dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e0:	f023 0310 	bic.w	r3, r3, #16
 80088e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	461a      	mov	r2, r3
 80088ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80088f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088fa:	e841 2300 	strex	r3, r2, [r1]
 80088fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1e4      	bne.n	80088d0 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	69db      	ldr	r3, [r3, #28]
 800890c:	f003 0310 	and.w	r3, r3, #16
 8008910:	2b10      	cmp	r3, #16
 8008912:	d103      	bne.n	800891c <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2210      	movs	r2, #16
 800891a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008922:	4619      	mov	r1, r3
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f7fe ffcd 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800892a:	e00e      	b.n	800894a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7f8 fa39 	bl	8000da4 <HAL_UART_RxCpltCallback>
        break;
 8008932:	e00a      	b.n	800894a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008934:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008938:	2b00      	cmp	r3, #0
 800893a:	d006      	beq.n	800894a <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800893c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008940:	f003 0320 	and.w	r3, r3, #32
 8008944:	2b00      	cmp	r3, #0
 8008946:	f47f aec9 	bne.w	80086dc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008950:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008954:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008958:	2b00      	cmp	r3, #0
 800895a:	d049      	beq.n	80089f0 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008962:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008966:	429a      	cmp	r2, r3
 8008968:	d242      	bcs.n	80089f0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	3308      	adds	r3, #8
 8008970:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008972:	6a3b      	ldr	r3, [r7, #32]
 8008974:	e853 3f00 	ldrex	r3, [r3]
 8008978:	61fb      	str	r3, [r7, #28]
   return(result);
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008980:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	3308      	adds	r3, #8
 800898a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800898e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008990:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008992:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008996:	e841 2300 	strex	r3, r2, [r1]
 800899a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800899c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1e3      	bne.n	800896a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a16      	ldr	r2, [pc, #88]	@ (8008a00 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 80089a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	e853 3f00 	ldrex	r3, [r3]
 80089b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	f043 0320 	orr.w	r3, r3, #32
 80089bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	461a      	mov	r2, r3
 80089c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089ca:	61bb      	str	r3, [r7, #24]
 80089cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ce:	6979      	ldr	r1, [r7, #20]
 80089d0:	69ba      	ldr	r2, [r7, #24]
 80089d2:	e841 2300 	strex	r3, r2, [r1]
 80089d6:	613b      	str	r3, [r7, #16]
   return(result);
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1e4      	bne.n	80089a8 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089de:	e007      	b.n	80089f0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	699a      	ldr	r2, [r3, #24]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f042 0208 	orr.w	r2, r2, #8
 80089ee:	619a      	str	r2, [r3, #24]
}
 80089f0:	bf00      	nop
 80089f2:	37b0      	adds	r7, #176	@ 0xb0
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	46002400 	.word	0x46002400
 80089fc:	56002400 	.word	0x56002400
 8008a00:	0800830d 	.word	0x0800830d

08008a04 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b0ae      	sub	sp, #184	@ 0xb8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a12:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	69db      	ldr	r3, [r3, #28]
 8008a1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a3a:	2b22      	cmp	r3, #34	@ 0x22
 8008a3c:	f040 818c 	bne.w	8008d58 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a46:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a4a:	e12f      	b.n	8008cac <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a52:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a5e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008a62:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008a66:	4013      	ands	r3, r2
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a6e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a74:	1c9a      	adds	r2, r3, #2
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	3b01      	subs	r3, #1
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a9a:	f003 0307 	and.w	r3, r3, #7
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d053      	beq.n	8008b4a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008aa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d011      	beq.n	8008ad2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008aae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d00b      	beq.n	8008ad2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ac8:	f043 0201 	orr.w	r2, r3, #1
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ad2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ad6:	f003 0302 	and.w	r3, r3, #2
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d011      	beq.n	8008b02 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008ade:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00b      	beq.n	8008b02 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2202      	movs	r2, #2
 8008af0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af8:	f043 0204 	orr.w	r2, r3, #4
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b06:	f003 0304 	and.w	r3, r3, #4
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d011      	beq.n	8008b32 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008b0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00b      	beq.n	8008b32 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2204      	movs	r2, #4
 8008b20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b28:	f043 0202 	orr.w	r2, r3, #2
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d006      	beq.n	8008b4a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f7fe feb7 	bl	80078b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f040 80aa 	bne.w	8008cac <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	461a      	mov	r2, r3
 8008b76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e2      	bne.n	8008b58 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	3308      	adds	r3, #8
 8008b98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ba8:	f023 0301 	bic.w	r3, r3, #1
 8008bac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3308      	adds	r3, #8
 8008bb6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008bba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bbc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bc0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bc2:	e841 2300 	strex	r3, r2, [r1]
 8008bc6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d1e1      	bne.n	8008b92 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2220      	movs	r2, #32
 8008bd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4a62      	ldr	r2, [pc, #392]	@ (8008d70 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d026      	beq.n	8008c3a <UART_RxISR_16BIT_FIFOEN+0x236>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a60      	ldr	r2, [pc, #384]	@ (8008d74 <UART_RxISR_16BIT_FIFOEN+0x370>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d021      	beq.n	8008c3a <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d01a      	beq.n	8008c3a <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c14:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	461a      	mov	r2, r3
 8008c22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008c26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c28:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c2e:	e841 2300 	strex	r3, r2, [r1]
 8008c32:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1e4      	bne.n	8008c04 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d130      	bne.n	8008ca4 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c58:	f023 0310 	bic.w	r3, r3, #16
 8008c5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	461a      	mov	r2, r3
 8008c66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c72:	e841 2300 	strex	r3, r2, [r1]
 8008c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1e4      	bne.n	8008c48 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	69db      	ldr	r3, [r3, #28]
 8008c84:	f003 0310 	and.w	r3, r3, #16
 8008c88:	2b10      	cmp	r3, #16
 8008c8a:	d103      	bne.n	8008c94 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2210      	movs	r2, #16
 8008c92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f7fe fe11 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008ca2:	e00e      	b.n	8008cc2 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7f8 f87d 	bl	8000da4 <HAL_UART_RxCpltCallback>
        break;
 8008caa:	e00a      	b.n	8008cc2 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008cac:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d006      	beq.n	8008cc2 <UART_RxISR_16BIT_FIFOEN+0x2be>
 8008cb4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008cb8:	f003 0320 	and.w	r3, r3, #32
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f47f aec5 	bne.w	8008a4c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cc8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ccc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d049      	beq.n	8008d68 <UART_RxISR_16BIT_FIFOEN+0x364>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008cda:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d242      	bcs.n	8008d68 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3308      	adds	r3, #8
 8008ce8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	623b      	str	r3, [r7, #32]
   return(result);
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008cf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	3308      	adds	r3, #8
 8008d02:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008d06:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d0e:	e841 2300 	strex	r3, r2, [r1]
 8008d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d1e3      	bne.n	8008ce2 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a16      	ldr	r2, [pc, #88]	@ (8008d78 <UART_RxISR_16BIT_FIFOEN+0x374>)
 8008d1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f043 0320 	orr.w	r3, r3, #32
 8008d34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d42:	61fb      	str	r3, [r7, #28]
 8008d44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d46:	69b9      	ldr	r1, [r7, #24]
 8008d48:	69fa      	ldr	r2, [r7, #28]
 8008d4a:	e841 2300 	strex	r3, r2, [r1]
 8008d4e:	617b      	str	r3, [r7, #20]
   return(result);
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1e4      	bne.n	8008d20 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d56:	e007      	b.n	8008d68 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	699a      	ldr	r2, [r3, #24]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f042 0208 	orr.w	r2, r2, #8
 8008d66:	619a      	str	r2, [r3, #24]
}
 8008d68:	bf00      	nop
 8008d6a:	37b8      	adds	r7, #184	@ 0xb8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	46002400 	.word	0x46002400
 8008d74:	56002400 	.word	0x56002400
 8008d78:	080084d1 	.word	0x080084d1

08008d7c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008d98:	bf00      	nop
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d101      	bne.n	8008dba <HAL_UARTEx_DisableFifoMode+0x16>
 8008db6:	2302      	movs	r3, #2
 8008db8:	e027      	b.n	8008e0a <HAL_UARTEx_DisableFifoMode+0x66>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2224      	movs	r2, #36	@ 0x24
 8008dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f022 0201 	bic.w	r2, r2, #1
 8008de0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008de8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e08:	2300      	movs	r3, #0
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3714      	adds	r7, #20
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr

08008e16 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e16:	b580      	push	{r7, lr}
 8008e18:	b084      	sub	sp, #16
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	6078      	str	r0, [r7, #4]
 8008e1e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d101      	bne.n	8008e2e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e2a:	2302      	movs	r3, #2
 8008e2c:	e02d      	b.n	8008e8a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2201      	movs	r2, #1
 8008e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2224      	movs	r2, #36	@ 0x24
 8008e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f022 0201 	bic.w	r2, r2, #1
 8008e54:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	683a      	ldr	r2, [r7, #0]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 f850 	bl	8008f10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	68fa      	ldr	r2, [r7, #12]
 8008e76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b084      	sub	sp, #16
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
 8008e9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d101      	bne.n	8008eaa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	e02d      	b.n	8008f06 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2224      	movs	r2, #36	@ 0x24
 8008eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f022 0201 	bic.w	r2, r2, #1
 8008ed0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	683a      	ldr	r2, [r7, #0]
 8008ee2:	430a      	orrs	r2, r1
 8008ee4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f812 	bl	8008f10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2220      	movs	r2, #32
 8008ef8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
	...

08008f10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b085      	sub	sp, #20
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d108      	bne.n	8008f32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f30:	e031      	b.n	8008f96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f32:	2308      	movs	r3, #8
 8008f34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f36:	2308      	movs	r3, #8
 8008f38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	0e5b      	lsrs	r3, r3, #25
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	f003 0307 	and.w	r3, r3, #7
 8008f48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	0f5b      	lsrs	r3, r3, #29
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	f003 0307 	and.w	r3, r3, #7
 8008f58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f5a:	7bbb      	ldrb	r3, [r7, #14]
 8008f5c:	7b3a      	ldrb	r2, [r7, #12]
 8008f5e:	4911      	ldr	r1, [pc, #68]	@ (8008fa4 <UARTEx_SetNbDataToProcess+0x94>)
 8008f60:	5c8a      	ldrb	r2, [r1, r2]
 8008f62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008f66:	7b3a      	ldrb	r2, [r7, #12]
 8008f68:	490f      	ldr	r1, [pc, #60]	@ (8008fa8 <UARTEx_SetNbDataToProcess+0x98>)
 8008f6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f78:	7bfb      	ldrb	r3, [r7, #15]
 8008f7a:	7b7a      	ldrb	r2, [r7, #13]
 8008f7c:	4909      	ldr	r1, [pc, #36]	@ (8008fa4 <UARTEx_SetNbDataToProcess+0x94>)
 8008f7e:	5c8a      	ldrb	r2, [r1, r2]
 8008f80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008f84:	7b7a      	ldrb	r2, [r7, #13]
 8008f86:	4908      	ldr	r1, [pc, #32]	@ (8008fa8 <UARTEx_SetNbDataToProcess+0x98>)
 8008f88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f8e:	b29a      	uxth	r2, r3
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008f96:	bf00      	nop
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	0800910c 	.word	0x0800910c
 8008fa8:	08009114 	.word	0x08009114

08008fac <memset>:
 8008fac:	4402      	add	r2, r0
 8008fae:	4603      	mov	r3, r0
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d100      	bne.n	8008fb6 <memset+0xa>
 8008fb4:	4770      	bx	lr
 8008fb6:	f803 1b01 	strb.w	r1, [r3], #1
 8008fba:	e7f9      	b.n	8008fb0 <memset+0x4>

08008fbc <__libc_init_array>:
 8008fbc:	b570      	push	{r4, r5, r6, lr}
 8008fbe:	4d0d      	ldr	r5, [pc, #52]	@ (8008ff4 <__libc_init_array+0x38>)
 8008fc0:	2600      	movs	r6, #0
 8008fc2:	4c0d      	ldr	r4, [pc, #52]	@ (8008ff8 <__libc_init_array+0x3c>)
 8008fc4:	1b64      	subs	r4, r4, r5
 8008fc6:	10a4      	asrs	r4, r4, #2
 8008fc8:	42a6      	cmp	r6, r4
 8008fca:	d109      	bne.n	8008fe0 <__libc_init_array+0x24>
 8008fcc:	4d0b      	ldr	r5, [pc, #44]	@ (8008ffc <__libc_init_array+0x40>)
 8008fce:	2600      	movs	r6, #0
 8008fd0:	4c0b      	ldr	r4, [pc, #44]	@ (8009000 <__libc_init_array+0x44>)
 8008fd2:	f000 f817 	bl	8009004 <_init>
 8008fd6:	1b64      	subs	r4, r4, r5
 8008fd8:	10a4      	asrs	r4, r4, #2
 8008fda:	42a6      	cmp	r6, r4
 8008fdc:	d105      	bne.n	8008fea <__libc_init_array+0x2e>
 8008fde:	bd70      	pop	{r4, r5, r6, pc}
 8008fe0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fe4:	3601      	adds	r6, #1
 8008fe6:	4798      	blx	r3
 8008fe8:	e7ee      	b.n	8008fc8 <__libc_init_array+0xc>
 8008fea:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fee:	3601      	adds	r6, #1
 8008ff0:	4798      	blx	r3
 8008ff2:	e7f2      	b.n	8008fda <__libc_init_array+0x1e>
 8008ff4:	08009124 	.word	0x08009124
 8008ff8:	08009124 	.word	0x08009124
 8008ffc:	08009124 	.word	0x08009124
 8009000:	08009128 	.word	0x08009128

08009004 <_init>:
 8009004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009006:	bf00      	nop
 8009008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800900a:	bc08      	pop	{r3}
 800900c:	469e      	mov	lr, r3
 800900e:	4770      	bx	lr

08009010 <_fini>:
 8009010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009012:	bf00      	nop
 8009014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009016:	bc08      	pop	{r3}
 8009018:	469e      	mov	lr, r3
 800901a:	4770      	bx	lr
