// Seed: 2595465766
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    output wor id_6,
    input wor id_7
);
  assign id_0 = id_4;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri1 id_5
    , id_26,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wire id_12,
    output wire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wor id_16,
    output uwire id_17,
    output tri1 id_18,
    input tri id_19,
    input wor id_20,
    output tri1 id_21,
    input uwire id_22,
    input tri id_23,
    output tri id_24
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_9,
      id_8,
      id_18,
      id_24,
      id_8
  );
  logic id_27;
  ;
  assign id_4 = {id_23 - -1'b0, 'd0, id_8 == id_8};
endmodule
