// Seed: 490857521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_27;
  assign id_27 = id_1;
  wire id_28;
  tri1 id_29;
  assign id_4  = id_19;
  assign id_11 = id_7;
  assign id_4  = id_1;
  wire id_30, id_31, id_32;
  assign id_4 = 1'b0;
  logic [7:0][1] id_33;
  wire id_34, id_35;
  assign id_28 = id_32;
  wire id_36 = 1'h0;
  id_37(
      id_29, 1 - id_20
  );
endmodule
module module_1;
  assign id_1 = id_1 ? id_1 ? 1 : ~1 : 1;
  wire id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_19 = 0;
  wire id_4, id_5;
endmodule
