
FreeRTOS_LC5110_Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028dc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080029ec  080029ec  000129ec  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002a80  08002a80  00012a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002a84  08002a84  00012a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002a88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000011bc  2000000c  08002a94  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200011c8  08002a94  000211c8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001c20f  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003d8e  00000000  00000000  0003c244  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000096af  00000000  00000000  0003ffd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000da0  00000000  00000000  00049688  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010e8  00000000  00000000  0004a428  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007c13  00000000  00000000  0004b510  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000050c8  00000000  00000000  00053123  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000581eb  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000026ac  00000000  00000000  00058268  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	080029d4 	.word	0x080029d4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	080029d4 	.word	0x080029d4

08000150 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a07      	ldr	r2, [pc, #28]	; (8000170 <HAL_Init+0x20>)
{
 8000152:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000156:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000158:	f043 0310 	orr.w	r3, r3, #16
 800015c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015e:	f000 fb33 	bl	80007c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f002 fb70 	bl	8002848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fade 	bl	8002728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800016c:	2000      	movs	r0, #0
 800016e:	bd08      	pop	{r3, pc}
 8000170:	40022000 	.word	0x40022000

08000174 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000174:	4a03      	ldr	r2, [pc, #12]	; (8000184 <HAL_IncTick+0x10>)
 8000176:	4b04      	ldr	r3, [pc, #16]	; (8000188 <HAL_IncTick+0x14>)
 8000178:	6811      	ldr	r1, [r2, #0]
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	440b      	add	r3, r1
 800017e:	6013      	str	r3, [r2, #0]
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	20001100 	.word	0x20001100
 8000188:	20000000 	.word	0x20000000

0800018c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800018c:	4b01      	ldr	r3, [pc, #4]	; (8000194 <HAL_GetTick+0x8>)
 800018e:	6818      	ldr	r0, [r3, #0]
}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	20001100 	.word	0x20001100

08000198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000198:	b538      	push	{r3, r4, r5, lr}
 800019a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800019c:	f7ff fff6 	bl	800018c <HAL_GetTick>
 80001a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001a2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001a4:	bf1e      	ittt	ne
 80001a6:	4b04      	ldrne	r3, [pc, #16]	; (80001b8 <HAL_Delay+0x20>)
 80001a8:	781b      	ldrbne	r3, [r3, #0]
 80001aa:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001ac:	f7ff ffee 	bl	800018c <HAL_GetTick>
 80001b0:	1b40      	subs	r0, r0, r5
 80001b2:	4284      	cmp	r4, r0
 80001b4:	d8fa      	bhi.n	80001ac <HAL_Delay+0x14>
  {
  }
}
 80001b6:	bd38      	pop	{r3, r4, r5, pc}
 80001b8:	20000000 	.word	0x20000000

080001bc <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80001bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80001be:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80001c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001c2:	f012 0f50 	tst.w	r2, #80	; 0x50
 80001c6:	d11b      	bne.n	8000200 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80001c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80001ce:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80001d0:	681a      	ldr	r2, [r3, #0]
 80001d2:	6892      	ldr	r2, [r2, #8]
 80001d4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80001d8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80001dc:	d10c      	bne.n	80001f8 <ADC_DMAConvCplt+0x3c>
 80001de:	68da      	ldr	r2, [r3, #12]
 80001e0:	b952      	cbnz	r2, 80001f8 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80001e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80001e8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80001ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001ec:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80001ee:	bf5e      	ittt	pl
 80001f0:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80001f2:	f042 0201 	orrpl.w	r2, r2, #1
 80001f6:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80001f8:	4618      	mov	r0, r3
 80001fa:	f002 f963 	bl	80024c4 <HAL_ADC_ConvCpltCallback>
 80001fe:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000200:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000208:	4718      	bx	r3

0800020a <HAL_ADC_ConvHalfCpltCallback>:
 800020a:	4770      	bx	lr

0800020c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800020c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800020e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000210:	f7ff fffb 	bl	800020a <HAL_ADC_ConvHalfCpltCallback>
 8000214:	bd08      	pop	{r3, pc}

08000216 <HAL_ADC_LevelOutOfWindowCallback>:
 8000216:	4770      	bx	lr

08000218 <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000218:	6803      	ldr	r3, [r0, #0]
{
 800021a:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800021c:	685a      	ldr	r2, [r3, #4]
{
 800021e:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000220:	0690      	lsls	r0, r2, #26
 8000222:	d527      	bpl.n	8000274 <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000224:	681a      	ldr	r2, [r3, #0]
 8000226:	0791      	lsls	r1, r2, #30
 8000228:	d524      	bpl.n	8000274 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800022a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800022c:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800022e:	bf5e      	ittt	pl
 8000230:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000232:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000236:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000238:	689a      	ldr	r2, [r3, #8]
 800023a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800023e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000242:	d110      	bne.n	8000266 <HAL_ADC_IRQHandler+0x4e>
 8000244:	68e2      	ldr	r2, [r4, #12]
 8000246:	b972      	cbnz	r2, 8000266 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000248:	685a      	ldr	r2, [r3, #4]
 800024a:	f022 0220 	bic.w	r2, r2, #32
 800024e:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000250:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000252:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000256:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000258:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800025a:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800025c:	bf5e      	ittt	pl
 800025e:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000260:	f043 0301 	orrpl.w	r3, r3, #1
 8000264:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8000266:	4620      	mov	r0, r4
 8000268:	f002 f92c 	bl	80024c4 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800026c:	f06f 0212 	mvn.w	r2, #18
 8000270:	6823      	ldr	r3, [r4, #0]
 8000272:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000274:	6823      	ldr	r3, [r4, #0]
 8000276:	685a      	ldr	r2, [r3, #4]
 8000278:	0610      	lsls	r0, r2, #24
 800027a:	d530      	bpl.n	80002de <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	0751      	lsls	r1, r2, #29
 8000280:	d52d      	bpl.n	80002de <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000282:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000284:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000286:	bf5e      	ittt	pl
 8000288:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800028a:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800028e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000290:	689a      	ldr	r2, [r3, #8]
 8000292:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000296:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 800029a:	d00a      	beq.n	80002b2 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800029c:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800029e:	0550      	lsls	r0, r2, #21
 80002a0:	d416      	bmi.n	80002d0 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80002a2:	689a      	ldr	r2, [r3, #8]
 80002a4:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80002a8:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80002ac:	d110      	bne.n	80002d0 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80002ae:	68e2      	ldr	r2, [r4, #12]
 80002b0:	b972      	cbnz	r2, 80002d0 <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80002b2:	685a      	ldr	r2, [r3, #4]
 80002b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80002b8:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80002ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002c0:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80002c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002c4:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80002c6:	bf5e      	ittt	pl
 80002c8:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80002ca:	f043 0301 	orrpl.w	r3, r3, #1
 80002ce:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80002d0:	4620      	mov	r0, r4
 80002d2:	f000 fa77 	bl	80007c4 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80002d6:	f06f 020c 	mvn.w	r2, #12
 80002da:	6823      	ldr	r3, [r4, #0]
 80002dc:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80002de:	6823      	ldr	r3, [r4, #0]
 80002e0:	685a      	ldr	r2, [r3, #4]
 80002e2:	0652      	lsls	r2, r2, #25
 80002e4:	d50d      	bpl.n	8000302 <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	07db      	lsls	r3, r3, #31
 80002ea:	d50a      	bpl.n	8000302 <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002ee:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002f4:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002f6:	f7ff ff8e 	bl	8000216 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80002fa:	f06f 0201 	mvn.w	r2, #1
 80002fe:	6823      	ldr	r3, [r4, #0]
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	bd10      	pop	{r4, pc}

08000304 <HAL_ADC_ErrorCallback>:
{
 8000304:	4770      	bx	lr

08000306 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000306:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000308:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800030a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800030c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000310:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000312:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800031a:	f7ff fff3 	bl	8000304 <HAL_ADC_ErrorCallback>
 800031e:	bd08      	pop	{r3, pc}

08000320 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000320:	2300      	movs	r3, #0
{ 
 8000322:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000324:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000326:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800032a:	2b01      	cmp	r3, #1
 800032c:	d074      	beq.n	8000418 <HAL_ADC_ConfigChannel+0xf8>
 800032e:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000330:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000332:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000336:	2d06      	cmp	r5, #6
 8000338:	6802      	ldr	r2, [r0, #0]
 800033a:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800033e:	680c      	ldr	r4, [r1, #0]
 8000340:	d825      	bhi.n	800038e <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000342:	442b      	add	r3, r5
 8000344:	251f      	movs	r5, #31
 8000346:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000348:	3b05      	subs	r3, #5
 800034a:	409d      	lsls	r5, r3
 800034c:	ea26 0505 	bic.w	r5, r6, r5
 8000350:	fa04 f303 	lsl.w	r3, r4, r3
 8000354:	432b      	orrs	r3, r5
 8000356:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000358:	2c09      	cmp	r4, #9
 800035a:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800035e:	688d      	ldr	r5, [r1, #8]
 8000360:	d92f      	bls.n	80003c2 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000362:	2607      	movs	r6, #7
 8000364:	4423      	add	r3, r4
 8000366:	68d1      	ldr	r1, [r2, #12]
 8000368:	3b1e      	subs	r3, #30
 800036a:	409e      	lsls	r6, r3
 800036c:	ea21 0106 	bic.w	r1, r1, r6
 8000370:	fa05 f303 	lsl.w	r3, r5, r3
 8000374:	430b      	orrs	r3, r1
 8000376:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000378:	f1a4 0310 	sub.w	r3, r4, #16
 800037c:	2b01      	cmp	r3, #1
 800037e:	d92b      	bls.n	80003d8 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000380:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000382:	2200      	movs	r2, #0
 8000384:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000388:	4618      	mov	r0, r3
 800038a:	b002      	add	sp, #8
 800038c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800038e:	2d0c      	cmp	r5, #12
 8000390:	d80b      	bhi.n	80003aa <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000392:	442b      	add	r3, r5
 8000394:	251f      	movs	r5, #31
 8000396:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000398:	3b23      	subs	r3, #35	; 0x23
 800039a:	409d      	lsls	r5, r3
 800039c:	ea26 0505 	bic.w	r5, r6, r5
 80003a0:	fa04 f303 	lsl.w	r3, r4, r3
 80003a4:	432b      	orrs	r3, r5
 80003a6:	6313      	str	r3, [r2, #48]	; 0x30
 80003a8:	e7d6      	b.n	8000358 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80003aa:	442b      	add	r3, r5
 80003ac:	251f      	movs	r5, #31
 80003ae:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80003b0:	3b41      	subs	r3, #65	; 0x41
 80003b2:	409d      	lsls	r5, r3
 80003b4:	ea26 0505 	bic.w	r5, r6, r5
 80003b8:	fa04 f303 	lsl.w	r3, r4, r3
 80003bc:	432b      	orrs	r3, r5
 80003be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003c0:	e7ca      	b.n	8000358 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80003c2:	2607      	movs	r6, #7
 80003c4:	6911      	ldr	r1, [r2, #16]
 80003c6:	4423      	add	r3, r4
 80003c8:	409e      	lsls	r6, r3
 80003ca:	ea21 0106 	bic.w	r1, r1, r6
 80003ce:	fa05 f303 	lsl.w	r3, r5, r3
 80003d2:	430b      	orrs	r3, r1
 80003d4:	6113      	str	r3, [r2, #16]
 80003d6:	e7cf      	b.n	8000378 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80003d8:	4b10      	ldr	r3, [pc, #64]	; (800041c <HAL_ADC_ConfigChannel+0xfc>)
 80003da:	429a      	cmp	r2, r3
 80003dc:	d116      	bne.n	800040c <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80003de:	6893      	ldr	r3, [r2, #8]
 80003e0:	021b      	lsls	r3, r3, #8
 80003e2:	d4cd      	bmi.n	8000380 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003e4:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003e6:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80003ec:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003ee:	d1c7      	bne.n	8000380 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80003f0:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <HAL_ADC_ConfigChannel+0x100>)
 80003f2:	4a0c      	ldr	r2, [pc, #48]	; (8000424 <HAL_ADC_ConfigChannel+0x104>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80003fa:	230a      	movs	r3, #10
 80003fc:	4353      	muls	r3, r2
            wait_loop_index--;
 80003fe:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000400:	9b01      	ldr	r3, [sp, #4]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d0bc      	beq.n	8000380 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000406:	9b01      	ldr	r3, [sp, #4]
 8000408:	3b01      	subs	r3, #1
 800040a:	e7f8      	b.n	80003fe <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800040c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000414:	2301      	movs	r3, #1
 8000416:	e7b4      	b.n	8000382 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000418:	2302      	movs	r3, #2
 800041a:	e7b5      	b.n	8000388 <HAL_ADC_ConfigChannel+0x68>
 800041c:	40012400 	.word	0x40012400
 8000420:	20000008 	.word	0x20000008
 8000424:	000f4240 	.word	0x000f4240

08000428 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000428:	2300      	movs	r3, #0
{
 800042a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800042c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800042e:	6803      	ldr	r3, [r0, #0]
{
 8000430:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000432:	689a      	ldr	r2, [r3, #8]
 8000434:	07d2      	lsls	r2, r2, #31
 8000436:	d502      	bpl.n	800043e <ADC_Enable+0x16>
  return HAL_OK;
 8000438:	2000      	movs	r0, #0
}
 800043a:	b002      	add	sp, #8
 800043c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800043e:	689a      	ldr	r2, [r3, #8]
 8000440:	f042 0201 	orr.w	r2, r2, #1
 8000444:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000446:	4b12      	ldr	r3, [pc, #72]	; (8000490 <ADC_Enable+0x68>)
 8000448:	4a12      	ldr	r2, [pc, #72]	; (8000494 <ADC_Enable+0x6c>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000450:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000452:	9b01      	ldr	r3, [sp, #4]
 8000454:	b9c3      	cbnz	r3, 8000488 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000456:	f7ff fe99 	bl	800018c <HAL_GetTick>
 800045a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800045c:	6823      	ldr	r3, [r4, #0]
 800045e:	689d      	ldr	r5, [r3, #8]
 8000460:	f015 0501 	ands.w	r5, r5, #1
 8000464:	d1e8      	bne.n	8000438 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000466:	f7ff fe91 	bl	800018c <HAL_GetTick>
 800046a:	1b80      	subs	r0, r0, r6
 800046c:	2802      	cmp	r0, #2
 800046e:	d9f5      	bls.n	800045c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000470:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000472:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000476:	f043 0310 	orr.w	r3, r3, #16
 800047a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800047c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800047e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000480:	f043 0301 	orr.w	r3, r3, #1
 8000484:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000486:	e7d8      	b.n	800043a <ADC_Enable+0x12>
      wait_loop_index--;
 8000488:	9b01      	ldr	r3, [sp, #4]
 800048a:	3b01      	subs	r3, #1
 800048c:	e7e0      	b.n	8000450 <ADC_Enable+0x28>
 800048e:	bf00      	nop
 8000490:	20000008 	.word	0x20000008
 8000494:	000f4240 	.word	0x000f4240

08000498 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000498:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 800049c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800049e:	2b01      	cmp	r3, #1
{
 80004a0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80004a2:	d058      	beq.n	8000556 <HAL_ADC_Start_IT+0xbe>
 80004a4:	2301      	movs	r3, #1
 80004a6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80004aa:	f7ff ffbd 	bl	8000428 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d14d      	bne.n	800054e <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 80004b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004b4:	4a29      	ldr	r2, [pc, #164]	; (800055c <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 80004b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80004ba:	f023 0301 	bic.w	r3, r3, #1
 80004be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004c2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004c4:	6823      	ldr	r3, [r4, #0]
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d104      	bne.n	80004d4 <HAL_ADC_Start_IT+0x3c>
 80004ca:	4925      	ldr	r1, [pc, #148]	; (8000560 <HAL_ADC_Start_IT+0xc8>)
 80004cc:	684a      	ldr	r2, [r1, #4]
 80004ce:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80004d2:	d132      	bne.n	800053a <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004d4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004d6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80004da:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004dc:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004de:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004e0:	bf41      	itttt	mi
 80004e2:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80004e4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80004e8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80004ec:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004f4:	bf1c      	itt	ne
 80004f6:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80004f8:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80004fc:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80004fe:	2200      	movs	r2, #0
 8000500:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000504:	f06f 0202 	mvn.w	r2, #2
 8000508:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800050a:	685a      	ldr	r2, [r3, #4]
 800050c:	f042 0220 	orr.w	r2, r2, #32
 8000510:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000512:	689a      	ldr	r2, [r3, #8]
 8000514:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000518:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800051c:	d113      	bne.n	8000546 <HAL_ADC_Start_IT+0xae>
 800051e:	4a0f      	ldr	r2, [pc, #60]	; (800055c <HAL_ADC_Start_IT+0xc4>)
 8000520:	4293      	cmp	r3, r2
 8000522:	d105      	bne.n	8000530 <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000524:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000528:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800052a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800052e:	d10a      	bne.n	8000546 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000530:	689a      	ldr	r2, [r3, #8]
 8000532:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800053a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800053c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000540:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000542:	684a      	ldr	r2, [r1, #4]
 8000544:	e7cb      	b.n	80004de <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000546:	689a      	ldr	r2, [r3, #8]
 8000548:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800054c:	e7f3      	b.n	8000536 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 800054e:	2300      	movs	r3, #0
 8000550:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000554:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000556:	2002      	movs	r0, #2
}
 8000558:	bd10      	pop	{r4, pc}
 800055a:	bf00      	nop
 800055c:	40012800 	.word	0x40012800
 8000560:	40012400 	.word	0x40012400

08000564 <HAL_ADC_Start_DMA>:
{
 8000564:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000568:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800056a:	4b40      	ldr	r3, [pc, #256]	; (800066c <HAL_ADC_Start_DMA+0x108>)
 800056c:	6802      	ldr	r2, [r0, #0]
{
 800056e:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000570:	429a      	cmp	r2, r3
{
 8000572:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000574:	d002      	beq.n	800057c <HAL_ADC_Start_DMA+0x18>
 8000576:	493e      	ldr	r1, [pc, #248]	; (8000670 <HAL_ADC_Start_DMA+0x10c>)
 8000578:	428a      	cmp	r2, r1
 800057a:	d103      	bne.n	8000584 <HAL_ADC_Start_DMA+0x20>
 800057c:	685b      	ldr	r3, [r3, #4]
 800057e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000582:	d16e      	bne.n	8000662 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000584:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000588:	2b01      	cmp	r3, #1
 800058a:	d06c      	beq.n	8000666 <HAL_ADC_Start_DMA+0x102>
 800058c:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800058e:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8000590:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000594:	f7ff ff48 	bl	8000428 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000598:	4606      	mov	r6, r0
 800059a:	2800      	cmp	r0, #0
 800059c:	d15d      	bne.n	800065a <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800059e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005a0:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80005a2:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005a6:	4b32      	ldr	r3, [pc, #200]	; (8000670 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80005a8:	f020 0001 	bic.w	r0, r0, #1
 80005ac:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005b0:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80005b2:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005b4:	d104      	bne.n	80005c0 <HAL_ADC_Start_DMA+0x5c>
 80005b6:	4a2d      	ldr	r2, [pc, #180]	; (800066c <HAL_ADC_Start_DMA+0x108>)
 80005b8:	6853      	ldr	r3, [r2, #4]
 80005ba:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80005be:	d13e      	bne.n	800063e <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80005c6:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005c8:	684b      	ldr	r3, [r1, #4]
 80005ca:	055a      	lsls	r2, r3, #21
 80005cc:	d505      	bpl.n	80005da <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005d8:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005dc:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005de:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005e2:	bf18      	it	ne
 80005e4:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005e6:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005e8:	bf18      	it	ne
 80005ea:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80005ee:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80005f0:	2300      	movs	r3, #0
 80005f2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005f6:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005f8:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005fa:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80005fc:	4b1e      	ldr	r3, [pc, #120]	; (8000678 <HAL_ADC_Start_DMA+0x114>)
 80005fe:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000600:	4b1e      	ldr	r3, [pc, #120]	; (800067c <HAL_ADC_Start_DMA+0x118>)
 8000602:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000604:	f06f 0302 	mvn.w	r3, #2
 8000608:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800060c:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000614:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000618:	4643      	mov	r3, r8
 800061a:	f000 f97d 	bl	8000918 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800061e:	6823      	ldr	r3, [r4, #0]
 8000620:	689a      	ldr	r2, [r3, #8]
 8000622:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000626:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800062a:	689a      	ldr	r2, [r3, #8]
 800062c:	bf0c      	ite	eq
 800062e:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000632:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8000636:	609a      	str	r2, [r3, #8]
}
 8000638:	4630      	mov	r0, r6
 800063a:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800063e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000640:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000644:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000646:	6853      	ldr	r3, [r2, #4]
 8000648:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800064a:	bf41      	itttt	mi
 800064c:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800064e:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8000652:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000656:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8000658:	e7bf      	b.n	80005da <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 800065a:	2300      	movs	r3, #0
 800065c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000660:	e7ea      	b.n	8000638 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8000662:	2601      	movs	r6, #1
 8000664:	e7e8      	b.n	8000638 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8000666:	2602      	movs	r6, #2
 8000668:	e7e6      	b.n	8000638 <HAL_ADC_Start_DMA+0xd4>
 800066a:	bf00      	nop
 800066c:	40012400 	.word	0x40012400
 8000670:	40012800 	.word	0x40012800
 8000674:	080001bd 	.word	0x080001bd
 8000678:	0800020d 	.word	0x0800020d
 800067c:	08000307 	.word	0x08000307

08000680 <ADC_ConversionStop_Disable>:
{
 8000680:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000682:	6803      	ldr	r3, [r0, #0]
{
 8000684:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	07d2      	lsls	r2, r2, #31
 800068a:	d401      	bmi.n	8000690 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 800068c:	2000      	movs	r0, #0
 800068e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000690:	689a      	ldr	r2, [r3, #8]
 8000692:	f022 0201 	bic.w	r2, r2, #1
 8000696:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000698:	f7ff fd78 	bl	800018c <HAL_GetTick>
 800069c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800069e:	6823      	ldr	r3, [r4, #0]
 80006a0:	689b      	ldr	r3, [r3, #8]
 80006a2:	07db      	lsls	r3, r3, #31
 80006a4:	d5f2      	bpl.n	800068c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80006a6:	f7ff fd71 	bl	800018c <HAL_GetTick>
 80006aa:	1b40      	subs	r0, r0, r5
 80006ac:	2802      	cmp	r0, #2
 80006ae:	d9f6      	bls.n	800069e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80006b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006b2:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80006b4:	f043 0310 	orr.w	r3, r3, #16
 80006b8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80006c2:	bd38      	pop	{r3, r4, r5, pc}

080006c4 <HAL_ADC_Init>:
{
 80006c4:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80006c6:	4604      	mov	r4, r0
 80006c8:	2800      	cmp	r0, #0
 80006ca:	d071      	beq.n	80007b0 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80006cc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80006ce:	b923      	cbnz	r3, 80006da <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80006d0:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80006d2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80006d6:	f002 f86d 	bl	80027b4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80006da:	4620      	mov	r0, r4
 80006dc:	f7ff ffd0 	bl	8000680 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006e2:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80006e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006e8:	d164      	bne.n	80007b4 <HAL_ADC_Init+0xf0>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	d162      	bne.n	80007b4 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006ee:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80006f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006f4:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80006f6:	f023 0302 	bic.w	r3, r3, #2
 80006fa:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006fe:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000700:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000702:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000704:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000706:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800070a:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800070e:	d038      	beq.n	8000782 <HAL_ADC_Init+0xbe>
 8000710:	2901      	cmp	r1, #1
 8000712:	bf14      	ite	ne
 8000714:	4606      	movne	r6, r0
 8000716:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800071a:	6965      	ldr	r5, [r4, #20]
 800071c:	2d01      	cmp	r5, #1
 800071e:	d107      	bne.n	8000730 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000720:	2b00      	cmp	r3, #0
 8000722:	d130      	bne.n	8000786 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000724:	69a3      	ldr	r3, [r4, #24]
 8000726:	3b01      	subs	r3, #1
 8000728:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 800072c:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000730:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000732:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000736:	685d      	ldr	r5, [r3, #4]
 8000738:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 800073c:	ea45 0506 	orr.w	r5, r5, r6
 8000740:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000742:	689e      	ldr	r6, [r3, #8]
 8000744:	4d1d      	ldr	r5, [pc, #116]	; (80007bc <HAL_ADC_Init+0xf8>)
 8000746:	ea05 0506 	and.w	r5, r5, r6
 800074a:	ea45 0502 	orr.w	r5, r5, r2
 800074e:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000750:	d001      	beq.n	8000756 <HAL_ADC_Init+0x92>
 8000752:	2901      	cmp	r1, #1
 8000754:	d120      	bne.n	8000798 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000756:	6921      	ldr	r1, [r4, #16]
 8000758:	3901      	subs	r1, #1
 800075a:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 800075c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800075e:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000762:	4329      	orrs	r1, r5
 8000764:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000766:	6899      	ldr	r1, [r3, #8]
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <HAL_ADC_Init+0xfc>)
 800076a:	400b      	ands	r3, r1
 800076c:	429a      	cmp	r2, r3
 800076e:	d115      	bne.n	800079c <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000770:	2300      	movs	r3, #0
 8000772:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000774:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000776:	f023 0303 	bic.w	r3, r3, #3
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000780:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000782:	460e      	mov	r6, r1
 8000784:	e7c9      	b.n	800071a <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000786:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000788:	f043 0320 	orr.w	r3, r3, #32
 800078c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800078e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000796:	e7cb      	b.n	8000730 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000798:	2100      	movs	r1, #0
 800079a:	e7df      	b.n	800075c <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 800079c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800079e:	f023 0312 	bic.w	r3, r3, #18
 80007a2:	f043 0310 	orr.w	r3, r3, #16
 80007a6:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007aa:	f043 0301 	orr.w	r3, r3, #1
 80007ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80007b0:	2001      	movs	r0, #1
}
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007b4:	f043 0310 	orr.w	r3, r3, #16
 80007b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80007ba:	e7f9      	b.n	80007b0 <HAL_ADC_Init+0xec>
 80007bc:	ffe1f7fd 	.word	0xffe1f7fd
 80007c0:	ff1f0efe 	.word	0xff1f0efe

080007c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80007c4:	4770      	bx	lr
	...

080007c8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c8:	4a07      	ldr	r2, [pc, #28]	; (80007e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007ca:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007cc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007ce:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007d6:	041b      	lsls	r3, r3, #16
 80007d8:	0c1b      	lsrs	r3, r3, #16
 80007da:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80007e2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80007e4:	60d3      	str	r3, [r2, #12]
 80007e6:	4770      	bx	lr
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007ec:	4b17      	ldr	r3, [pc, #92]	; (800084c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007ee:	b530      	push	{r4, r5, lr}
 80007f0:	68dc      	ldr	r4, [r3, #12]
 80007f2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fa:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	bf28      	it	cs
 8000800:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000802:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000808:	bf98      	it	ls
 800080a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	fa05 f303 	lsl.w	r3, r5, r3
 8000810:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000814:	bf88      	it	hi
 8000816:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	4019      	ands	r1, r3
 800081a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800081c:	fa05 f404 	lsl.w	r4, r5, r4
 8000820:	3c01      	subs	r4, #1
 8000822:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000824:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000826:	ea42 0201 	orr.w	r2, r2, r1
 800082a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082e:	bfaf      	iteee	ge
 8000830:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000834:	4b06      	ldrlt	r3, [pc, #24]	; (8000850 <HAL_NVIC_SetPriority+0x64>)
 8000836:	f000 000f 	andlt.w	r0, r0, #15
 800083a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083c:	bfa5      	ittet	ge
 800083e:	b2d2      	uxtbge	r2, r2
 8000840:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000844:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000846:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800084a:	bd30      	pop	{r4, r5, pc}
 800084c:	e000ed00 	.word	0xe000ed00
 8000850:	e000ed14 	.word	0xe000ed14

08000854 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000854:	2301      	movs	r3, #1
 8000856:	0942      	lsrs	r2, r0, #5
 8000858:	f000 001f 	and.w	r0, r0, #31
 800085c:	fa03 f000 	lsl.w	r0, r3, r0
 8000860:	4b01      	ldr	r3, [pc, #4]	; (8000868 <HAL_NVIC_EnableIRQ+0x14>)
 8000862:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000866:	4770      	bx	lr
 8000868:	e000e100 	.word	0xe000e100

0800086c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800086c:	3801      	subs	r0, #1
 800086e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000872:	d20a      	bcs.n	800088a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000874:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000878:	4a06      	ldr	r2, [pc, #24]	; (8000894 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800087a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000880:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000882:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000884:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800088a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	e000e010 	.word	0xe000e010
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800089a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	bf0c      	ite	eq
 80008a0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80008a4:	f022 0204 	bicne.w	r2, r2, #4
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	4770      	bx	lr
 80008ac:	e000e010 	.word	0xe000e010

080008b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008b0:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80008b2:	b350      	cbz	r0, 800090a <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80008b4:	2214      	movs	r2, #20
 80008b6:	6801      	ldr	r1, [r0, #0]
 80008b8:	4b15      	ldr	r3, [pc, #84]	; (8000910 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80008ba:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80008bc:	440b      	add	r3, r1
 80008be:	fbb3 f3f2 	udiv	r3, r3, r2
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80008c6:	4b13      	ldr	r3, [pc, #76]	; (8000914 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 80008c8:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80008ca:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80008cc:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80008ce:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80008d2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80008d4:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80008d6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80008da:	4323      	orrs	r3, r4
 80008dc:	6904      	ldr	r4, [r0, #16]
 80008de:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80008e0:	6944      	ldr	r4, [r0, #20]
 80008e2:	4323      	orrs	r3, r4
 80008e4:	6984      	ldr	r4, [r0, #24]
 80008e6:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80008e8:	69c4      	ldr	r4, [r0, #28]
 80008ea:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80008ec:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80008ee:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80008f0:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 80008f2:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80008f4:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 80008f8:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80008fa:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80008fc:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80008fe:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000900:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000902:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8000906:	4618      	mov	r0, r3
 8000908:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800090a:	2001      	movs	r0, #1
}
 800090c:	bd10      	pop	{r4, pc}
 800090e:	bf00      	nop
 8000910:	bffdfff8 	.word	0xbffdfff8
 8000914:	40020000 	.word	0x40020000

08000918 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000918:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800091a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800091e:	2c01      	cmp	r4, #1
 8000920:	d035      	beq.n	800098e <HAL_DMA_Start_IT+0x76>
 8000922:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000924:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000928:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800092c:	42a5      	cmp	r5, r4
 800092e:	f04f 0600 	mov.w	r6, #0
 8000932:	f04f 0402 	mov.w	r4, #2
 8000936:	d128      	bne.n	800098a <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000938:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800093c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800093e:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000940:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000942:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000944:	f026 0601 	bic.w	r6, r6, #1
 8000948:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800094a:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 800094c:	40bd      	lsls	r5, r7
 800094e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000950:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000952:	6843      	ldr	r3, [r0, #4]
 8000954:	6805      	ldr	r5, [r0, #0]
 8000956:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000958:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800095a:	bf0b      	itete	eq
 800095c:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800095e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000960:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000962:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000964:	b14b      	cbz	r3, 800097a <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000966:	6823      	ldr	r3, [r4, #0]
 8000968:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800096c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800096e:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000970:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000972:	f043 0301 	orr.w	r3, r3, #1
 8000976:	602b      	str	r3, [r5, #0]
 8000978:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800097a:	6823      	ldr	r3, [r4, #0]
 800097c:	f023 0304 	bic.w	r3, r3, #4
 8000980:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000982:	6823      	ldr	r3, [r4, #0]
 8000984:	f043 030a 	orr.w	r3, r3, #10
 8000988:	e7f0      	b.n	800096c <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800098a:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800098e:	2002      	movs	r0, #2
}
 8000990:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000994 <HAL_DMA_IRQHandler>:
{
 8000994:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000996:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000998:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800099a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800099c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800099e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80009a0:	4095      	lsls	r5, r2
 80009a2:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80009a4:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80009a6:	d032      	beq.n	8000a0e <HAL_DMA_IRQHandler+0x7a>
 80009a8:	074d      	lsls	r5, r1, #29
 80009aa:	d530      	bpl.n	8000a0e <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80009b0:	bf5e      	ittt	pl
 80009b2:	681a      	ldrpl	r2, [r3, #0]
 80009b4:	f022 0204 	bicpl.w	r2, r2, #4
 80009b8:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80009ba:	4a3e      	ldr	r2, [pc, #248]	; (8000ab4 <HAL_DMA_IRQHandler+0x120>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d019      	beq.n	80009f4 <HAL_DMA_IRQHandler+0x60>
 80009c0:	3214      	adds	r2, #20
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d018      	beq.n	80009f8 <HAL_DMA_IRQHandler+0x64>
 80009c6:	3214      	adds	r2, #20
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d017      	beq.n	80009fc <HAL_DMA_IRQHandler+0x68>
 80009cc:	3214      	adds	r2, #20
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d017      	beq.n	8000a02 <HAL_DMA_IRQHandler+0x6e>
 80009d2:	3214      	adds	r2, #20
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d017      	beq.n	8000a08 <HAL_DMA_IRQHandler+0x74>
 80009d8:	3214      	adds	r2, #20
 80009da:	4293      	cmp	r3, r2
 80009dc:	bf0c      	ite	eq
 80009de:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80009e2:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80009e6:	4a34      	ldr	r2, [pc, #208]	; (8000ab8 <HAL_DMA_IRQHandler+0x124>)
 80009e8:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80009ea:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d05e      	beq.n	8000aae <HAL_DMA_IRQHandler+0x11a>
}
 80009f0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80009f2:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80009f4:	2304      	movs	r3, #4
 80009f6:	e7f6      	b.n	80009e6 <HAL_DMA_IRQHandler+0x52>
 80009f8:	2340      	movs	r3, #64	; 0x40
 80009fa:	e7f4      	b.n	80009e6 <HAL_DMA_IRQHandler+0x52>
 80009fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a00:	e7f1      	b.n	80009e6 <HAL_DMA_IRQHandler+0x52>
 8000a02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a06:	e7ee      	b.n	80009e6 <HAL_DMA_IRQHandler+0x52>
 8000a08:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000a0c:	e7eb      	b.n	80009e6 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000a0e:	2502      	movs	r5, #2
 8000a10:	4095      	lsls	r5, r2
 8000a12:	4225      	tst	r5, r4
 8000a14:	d035      	beq.n	8000a82 <HAL_DMA_IRQHandler+0xee>
 8000a16:	078d      	lsls	r5, r1, #30
 8000a18:	d533      	bpl.n	8000a82 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	0694      	lsls	r4, r2, #26
 8000a1e:	d406      	bmi.n	8000a2e <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	f022 020a 	bic.w	r2, r2, #10
 8000a26:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000a2e:	4a21      	ldr	r2, [pc, #132]	; (8000ab4 <HAL_DMA_IRQHandler+0x120>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d019      	beq.n	8000a68 <HAL_DMA_IRQHandler+0xd4>
 8000a34:	3214      	adds	r2, #20
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d018      	beq.n	8000a6c <HAL_DMA_IRQHandler+0xd8>
 8000a3a:	3214      	adds	r2, #20
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d017      	beq.n	8000a70 <HAL_DMA_IRQHandler+0xdc>
 8000a40:	3214      	adds	r2, #20
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d017      	beq.n	8000a76 <HAL_DMA_IRQHandler+0xe2>
 8000a46:	3214      	adds	r2, #20
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d017      	beq.n	8000a7c <HAL_DMA_IRQHandler+0xe8>
 8000a4c:	3214      	adds	r2, #20
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	bf0c      	ite	eq
 8000a52:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000a56:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000a5a:	4a17      	ldr	r2, [pc, #92]	; (8000ab8 <HAL_DMA_IRQHandler+0x124>)
 8000a5c:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000a5e:	2300      	movs	r3, #0
 8000a60:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000a64:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000a66:	e7c1      	b.n	80009ec <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000a68:	2302      	movs	r3, #2
 8000a6a:	e7f6      	b.n	8000a5a <HAL_DMA_IRQHandler+0xc6>
 8000a6c:	2320      	movs	r3, #32
 8000a6e:	e7f4      	b.n	8000a5a <HAL_DMA_IRQHandler+0xc6>
 8000a70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a74:	e7f1      	b.n	8000a5a <HAL_DMA_IRQHandler+0xc6>
 8000a76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a7a:	e7ee      	b.n	8000a5a <HAL_DMA_IRQHandler+0xc6>
 8000a7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a80:	e7eb      	b.n	8000a5a <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000a82:	2508      	movs	r5, #8
 8000a84:	4095      	lsls	r5, r2
 8000a86:	4225      	tst	r5, r4
 8000a88:	d011      	beq.n	8000aae <HAL_DMA_IRQHandler+0x11a>
 8000a8a:	0709      	lsls	r1, r1, #28
 8000a8c:	d50f      	bpl.n	8000aae <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a8e:	6819      	ldr	r1, [r3, #0]
 8000a90:	f021 010e 	bic.w	r1, r1, #14
 8000a94:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a96:	2301      	movs	r3, #1
 8000a98:	fa03 f202 	lsl.w	r2, r3, r2
 8000a9c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000a9e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000aa0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000aaa:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000aac:	e79e      	b.n	80009ec <HAL_DMA_IRQHandler+0x58>
}
 8000aae:	bc70      	pop	{r4, r5, r6}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40020008 	.word	0x40020008
 8000ab8:	40020000 	.word	0x40020000

08000abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000ac0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000ac2:	4616      	mov	r6, r2
 8000ac4:	4b65      	ldr	r3, [pc, #404]	; (8000c5c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ac6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000c6c <HAL_GPIO_Init+0x1b0>
 8000aca:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000c70 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000ace:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ad2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000ad4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ad8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000adc:	45a0      	cmp	r8, r4
 8000ade:	d17f      	bne.n	8000be0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000ae0:	684d      	ldr	r5, [r1, #4]
 8000ae2:	2d12      	cmp	r5, #18
 8000ae4:	f000 80af 	beq.w	8000c46 <HAL_GPIO_Init+0x18a>
 8000ae8:	f200 8088 	bhi.w	8000bfc <HAL_GPIO_Init+0x140>
 8000aec:	2d02      	cmp	r5, #2
 8000aee:	f000 80a7 	beq.w	8000c40 <HAL_GPIO_Init+0x184>
 8000af2:	d87c      	bhi.n	8000bee <HAL_GPIO_Init+0x132>
 8000af4:	2d00      	cmp	r5, #0
 8000af6:	f000 808e 	beq.w	8000c16 <HAL_GPIO_Init+0x15a>
 8000afa:	2d01      	cmp	r5, #1
 8000afc:	f000 809e 	beq.w	8000c3c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b00:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b04:	2cff      	cmp	r4, #255	; 0xff
 8000b06:	bf93      	iteet	ls
 8000b08:	4682      	movls	sl, r0
 8000b0a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000b0e:	3d08      	subhi	r5, #8
 8000b10:	f8d0 b000 	ldrls.w	fp, [r0]
 8000b14:	bf92      	itee	ls
 8000b16:	00b5      	lslls	r5, r6, #2
 8000b18:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000b1c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b1e:	fa09 f805 	lsl.w	r8, r9, r5
 8000b22:	ea2b 0808 	bic.w	r8, fp, r8
 8000b26:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b2a:	bf88      	it	hi
 8000b2c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b30:	ea48 0505 	orr.w	r5, r8, r5
 8000b34:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b38:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000b3c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000b40:	d04e      	beq.n	8000be0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b42:	4d47      	ldr	r5, [pc, #284]	; (8000c60 <HAL_GPIO_Init+0x1a4>)
 8000b44:	4f46      	ldr	r7, [pc, #280]	; (8000c60 <HAL_GPIO_Init+0x1a4>)
 8000b46:	69ad      	ldr	r5, [r5, #24]
 8000b48:	f026 0803 	bic.w	r8, r6, #3
 8000b4c:	f045 0501 	orr.w	r5, r5, #1
 8000b50:	61bd      	str	r5, [r7, #24]
 8000b52:	69bd      	ldr	r5, [r7, #24]
 8000b54:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000b58:	f005 0501 	and.w	r5, r5, #1
 8000b5c:	9501      	str	r5, [sp, #4]
 8000b5e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000b62:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b66:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000b68:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000b6c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000b70:	fa09 f90b 	lsl.w	r9, r9, fp
 8000b74:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b78:	4d3a      	ldr	r5, [pc, #232]	; (8000c64 <HAL_GPIO_Init+0x1a8>)
 8000b7a:	42a8      	cmp	r0, r5
 8000b7c:	d068      	beq.n	8000c50 <HAL_GPIO_Init+0x194>
 8000b7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b82:	42a8      	cmp	r0, r5
 8000b84:	d066      	beq.n	8000c54 <HAL_GPIO_Init+0x198>
 8000b86:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b8a:	42a8      	cmp	r0, r5
 8000b8c:	d064      	beq.n	8000c58 <HAL_GPIO_Init+0x19c>
 8000b8e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b92:	42a8      	cmp	r0, r5
 8000b94:	bf0c      	ite	eq
 8000b96:	2503      	moveq	r5, #3
 8000b98:	2504      	movne	r5, #4
 8000b9a:	fa05 f50b 	lsl.w	r5, r5, fp
 8000b9e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000ba2:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ba6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ba8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000bac:	bf14      	ite	ne
 8000bae:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bb0:	43a5      	biceq	r5, r4
 8000bb2:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bb4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bb6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000bba:	bf14      	ite	ne
 8000bbc:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bbe:	43a5      	biceq	r5, r4
 8000bc0:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bc2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bc4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bc8:	bf14      	ite	ne
 8000bca:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bcc:	43a5      	biceq	r5, r4
 8000bce:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bd0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bd2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bd6:	bf14      	ite	ne
 8000bd8:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bda:	ea25 0404 	biceq.w	r4, r5, r4
 8000bde:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000be0:	3601      	adds	r6, #1
 8000be2:	2e10      	cmp	r6, #16
 8000be4:	f47f af73 	bne.w	8000ace <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000be8:	b003      	add	sp, #12
 8000bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000bee:	2d03      	cmp	r5, #3
 8000bf0:	d022      	beq.n	8000c38 <HAL_GPIO_Init+0x17c>
 8000bf2:	2d11      	cmp	r5, #17
 8000bf4:	d184      	bne.n	8000b00 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bf6:	68ca      	ldr	r2, [r1, #12]
 8000bf8:	3204      	adds	r2, #4
          break;
 8000bfa:	e781      	b.n	8000b00 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000bfc:	4f1a      	ldr	r7, [pc, #104]	; (8000c68 <HAL_GPIO_Init+0x1ac>)
 8000bfe:	42bd      	cmp	r5, r7
 8000c00:	d009      	beq.n	8000c16 <HAL_GPIO_Init+0x15a>
 8000c02:	d812      	bhi.n	8000c2a <HAL_GPIO_Init+0x16e>
 8000c04:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000c74 <HAL_GPIO_Init+0x1b8>
 8000c08:	454d      	cmp	r5, r9
 8000c0a:	d004      	beq.n	8000c16 <HAL_GPIO_Init+0x15a>
 8000c0c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000c10:	454d      	cmp	r5, r9
 8000c12:	f47f af75 	bne.w	8000b00 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c16:	688a      	ldr	r2, [r1, #8]
 8000c18:	b1c2      	cbz	r2, 8000c4c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c1a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000c1c:	bf0c      	ite	eq
 8000c1e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000c22:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c26:	2208      	movs	r2, #8
 8000c28:	e76a      	b.n	8000b00 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000c2a:	4575      	cmp	r5, lr
 8000c2c:	d0f3      	beq.n	8000c16 <HAL_GPIO_Init+0x15a>
 8000c2e:	4565      	cmp	r5, ip
 8000c30:	d0f1      	beq.n	8000c16 <HAL_GPIO_Init+0x15a>
 8000c32:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000c78 <HAL_GPIO_Init+0x1bc>
 8000c36:	e7eb      	b.n	8000c10 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c38:	2200      	movs	r2, #0
 8000c3a:	e761      	b.n	8000b00 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c3c:	68ca      	ldr	r2, [r1, #12]
          break;
 8000c3e:	e75f      	b.n	8000b00 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c40:	68ca      	ldr	r2, [r1, #12]
 8000c42:	3208      	adds	r2, #8
          break;
 8000c44:	e75c      	b.n	8000b00 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c46:	68ca      	ldr	r2, [r1, #12]
 8000c48:	320c      	adds	r2, #12
          break;
 8000c4a:	e759      	b.n	8000b00 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c4c:	2204      	movs	r2, #4
 8000c4e:	e757      	b.n	8000b00 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c50:	2500      	movs	r5, #0
 8000c52:	e7a2      	b.n	8000b9a <HAL_GPIO_Init+0xde>
 8000c54:	2501      	movs	r5, #1
 8000c56:	e7a0      	b.n	8000b9a <HAL_GPIO_Init+0xde>
 8000c58:	2502      	movs	r5, #2
 8000c5a:	e79e      	b.n	8000b9a <HAL_GPIO_Init+0xde>
 8000c5c:	40010400 	.word	0x40010400
 8000c60:	40021000 	.word	0x40021000
 8000c64:	40010800 	.word	0x40010800
 8000c68:	10210000 	.word	0x10210000
 8000c6c:	10310000 	.word	0x10310000
 8000c70:	10320000 	.word	0x10320000
 8000c74:	10110000 	.word	0x10110000
 8000c78:	10220000 	.word	0x10220000

08000c7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c7c:	b10a      	cbz	r2, 8000c82 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c7e:	6101      	str	r1, [r0, #16]
 8000c80:	4770      	bx	lr
 8000c82:	0409      	lsls	r1, r1, #16
 8000c84:	e7fb      	b.n	8000c7e <HAL_GPIO_WritePin+0x2>
	...

08000c88 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c88:	6803      	ldr	r3, [r0, #0]
{
 8000c8a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c8e:	07db      	lsls	r3, r3, #31
{
 8000c90:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c92:	d410      	bmi.n	8000cb6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c94:	682b      	ldr	r3, [r5, #0]
 8000c96:	079f      	lsls	r7, r3, #30
 8000c98:	d45e      	bmi.n	8000d58 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c9a:	682b      	ldr	r3, [r5, #0]
 8000c9c:	0719      	lsls	r1, r3, #28
 8000c9e:	f100 8095 	bmi.w	8000dcc <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ca2:	682b      	ldr	r3, [r5, #0]
 8000ca4:	075a      	lsls	r2, r3, #29
 8000ca6:	f100 80bf 	bmi.w	8000e28 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000caa:	69ea      	ldr	r2, [r5, #28]
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	f040 812d 	bne.w	8000f0c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	e014      	b.n	8000ce0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cb6:	4c90      	ldr	r4, [pc, #576]	; (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000cb8:	6863      	ldr	r3, [r4, #4]
 8000cba:	f003 030c 	and.w	r3, r3, #12
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	d007      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cc2:	6863      	ldr	r3, [r4, #4]
 8000cc4:	f003 030c 	and.w	r3, r3, #12
 8000cc8:	2b08      	cmp	r3, #8
 8000cca:	d10c      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x5e>
 8000ccc:	6863      	ldr	r3, [r4, #4]
 8000cce:	03de      	lsls	r6, r3, #15
 8000cd0:	d509      	bpl.n	8000ce6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd2:	6823      	ldr	r3, [r4, #0]
 8000cd4:	039c      	lsls	r4, r3, #14
 8000cd6:	d5dd      	bpl.n	8000c94 <HAL_RCC_OscConfig+0xc>
 8000cd8:	686b      	ldr	r3, [r5, #4]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1da      	bne.n	8000c94 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000cde:	2001      	movs	r0, #1
}
 8000ce0:	b002      	add	sp, #8
 8000ce2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ce6:	686b      	ldr	r3, [r5, #4]
 8000ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cec:	d110      	bne.n	8000d10 <HAL_RCC_OscConfig+0x88>
 8000cee:	6823      	ldr	r3, [r4, #0]
 8000cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cf4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000cf6:	f7ff fa49 	bl	800018c <HAL_GetTick>
 8000cfa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfc:	6823      	ldr	r3, [r4, #0]
 8000cfe:	0398      	lsls	r0, r3, #14
 8000d00:	d4c8      	bmi.n	8000c94 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d02:	f7ff fa43 	bl	800018c <HAL_GetTick>
 8000d06:	1b80      	subs	r0, r0, r6
 8000d08:	2864      	cmp	r0, #100	; 0x64
 8000d0a:	d9f7      	bls.n	8000cfc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000d0c:	2003      	movs	r0, #3
 8000d0e:	e7e7      	b.n	8000ce0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d10:	b99b      	cbnz	r3, 8000d3a <HAL_RCC_OscConfig+0xb2>
 8000d12:	6823      	ldr	r3, [r4, #0]
 8000d14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d18:	6023      	str	r3, [r4, #0]
 8000d1a:	6823      	ldr	r3, [r4, #0]
 8000d1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d20:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d22:	f7ff fa33 	bl	800018c <HAL_GetTick>
 8000d26:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	0399      	lsls	r1, r3, #14
 8000d2c:	d5b2      	bpl.n	8000c94 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d2e:	f7ff fa2d 	bl	800018c <HAL_GetTick>
 8000d32:	1b80      	subs	r0, r0, r6
 8000d34:	2864      	cmp	r0, #100	; 0x64
 8000d36:	d9f7      	bls.n	8000d28 <HAL_RCC_OscConfig+0xa0>
 8000d38:	e7e8      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	d103      	bne.n	8000d4a <HAL_RCC_OscConfig+0xc2>
 8000d42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d46:	6023      	str	r3, [r4, #0]
 8000d48:	e7d1      	b.n	8000cee <HAL_RCC_OscConfig+0x66>
 8000d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d4e:	6023      	str	r3, [r4, #0]
 8000d50:	6823      	ldr	r3, [r4, #0]
 8000d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d56:	e7cd      	b.n	8000cf4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d58:	4c67      	ldr	r4, [pc, #412]	; (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000d5a:	6863      	ldr	r3, [r4, #4]
 8000d5c:	f013 0f0c 	tst.w	r3, #12
 8000d60:	d007      	beq.n	8000d72 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d62:	6863      	ldr	r3, [r4, #4]
 8000d64:	f003 030c 	and.w	r3, r3, #12
 8000d68:	2b08      	cmp	r3, #8
 8000d6a:	d110      	bne.n	8000d8e <HAL_RCC_OscConfig+0x106>
 8000d6c:	6863      	ldr	r3, [r4, #4]
 8000d6e:	03da      	lsls	r2, r3, #15
 8000d70:	d40d      	bmi.n	8000d8e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d72:	6823      	ldr	r3, [r4, #0]
 8000d74:	079b      	lsls	r3, r3, #30
 8000d76:	d502      	bpl.n	8000d7e <HAL_RCC_OscConfig+0xf6>
 8000d78:	692b      	ldr	r3, [r5, #16]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d1af      	bne.n	8000cde <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d7e:	6823      	ldr	r3, [r4, #0]
 8000d80:	696a      	ldr	r2, [r5, #20]
 8000d82:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000d86:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000d8a:	6023      	str	r3, [r4, #0]
 8000d8c:	e785      	b.n	8000c9a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d8e:	692a      	ldr	r2, [r5, #16]
 8000d90:	4b5a      	ldr	r3, [pc, #360]	; (8000efc <HAL_RCC_OscConfig+0x274>)
 8000d92:	b16a      	cbz	r2, 8000db0 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000d94:	2201      	movs	r2, #1
 8000d96:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d98:	f7ff f9f8 	bl	800018c <HAL_GetTick>
 8000d9c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9e:	6823      	ldr	r3, [r4, #0]
 8000da0:	079f      	lsls	r7, r3, #30
 8000da2:	d4ec      	bmi.n	8000d7e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000da4:	f7ff f9f2 	bl	800018c <HAL_GetTick>
 8000da8:	1b80      	subs	r0, r0, r6
 8000daa:	2802      	cmp	r0, #2
 8000dac:	d9f7      	bls.n	8000d9e <HAL_RCC_OscConfig+0x116>
 8000dae:	e7ad      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000db0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000db2:	f7ff f9eb 	bl	800018c <HAL_GetTick>
 8000db6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000db8:	6823      	ldr	r3, [r4, #0]
 8000dba:	0798      	lsls	r0, r3, #30
 8000dbc:	f57f af6d 	bpl.w	8000c9a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dc0:	f7ff f9e4 	bl	800018c <HAL_GetTick>
 8000dc4:	1b80      	subs	r0, r0, r6
 8000dc6:	2802      	cmp	r0, #2
 8000dc8:	d9f6      	bls.n	8000db8 <HAL_RCC_OscConfig+0x130>
 8000dca:	e79f      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dcc:	69aa      	ldr	r2, [r5, #24]
 8000dce:	4c4a      	ldr	r4, [pc, #296]	; (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000dd0:	4b4b      	ldr	r3, [pc, #300]	; (8000f00 <HAL_RCC_OscConfig+0x278>)
 8000dd2:	b1da      	cbz	r2, 8000e0c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000dd8:	f7ff f9d8 	bl	800018c <HAL_GetTick>
 8000ddc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000de0:	079b      	lsls	r3, r3, #30
 8000de2:	d50d      	bpl.n	8000e00 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000de4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000de8:	4b46      	ldr	r3, [pc, #280]	; (8000f04 <HAL_RCC_OscConfig+0x27c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	fbb3 f3f2 	udiv	r3, r3, r2
 8000df0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000df2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000df4:	9b01      	ldr	r3, [sp, #4]
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	9201      	str	r2, [sp, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1f9      	bne.n	8000df2 <HAL_RCC_OscConfig+0x16a>
 8000dfe:	e750      	b.n	8000ca2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e00:	f7ff f9c4 	bl	800018c <HAL_GetTick>
 8000e04:	1b80      	subs	r0, r0, r6
 8000e06:	2802      	cmp	r0, #2
 8000e08:	d9e9      	bls.n	8000dde <HAL_RCC_OscConfig+0x156>
 8000e0a:	e77f      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000e0c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e0e:	f7ff f9bd 	bl	800018c <HAL_GetTick>
 8000e12:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e16:	079f      	lsls	r7, r3, #30
 8000e18:	f57f af43 	bpl.w	8000ca2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e1c:	f7ff f9b6 	bl	800018c <HAL_GetTick>
 8000e20:	1b80      	subs	r0, r0, r6
 8000e22:	2802      	cmp	r0, #2
 8000e24:	d9f6      	bls.n	8000e14 <HAL_RCC_OscConfig+0x18c>
 8000e26:	e771      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e28:	4c33      	ldr	r4, [pc, #204]	; (8000ef8 <HAL_RCC_OscConfig+0x270>)
 8000e2a:	69e3      	ldr	r3, [r4, #28]
 8000e2c:	00d8      	lsls	r0, r3, #3
 8000e2e:	d424      	bmi.n	8000e7a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000e30:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e32:	69e3      	ldr	r3, [r4, #28]
 8000e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e38:	61e3      	str	r3, [r4, #28]
 8000e3a:	69e3      	ldr	r3, [r4, #28]
 8000e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e40:	9300      	str	r3, [sp, #0]
 8000e42:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e44:	4e30      	ldr	r6, [pc, #192]	; (8000f08 <HAL_RCC_OscConfig+0x280>)
 8000e46:	6833      	ldr	r3, [r6, #0]
 8000e48:	05d9      	lsls	r1, r3, #23
 8000e4a:	d518      	bpl.n	8000e7e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e4c:	68eb      	ldr	r3, [r5, #12]
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d126      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x218>
 8000e52:	6a23      	ldr	r3, [r4, #32]
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000e5a:	f7ff f997 	bl	800018c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e5e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000e62:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e64:	6a23      	ldr	r3, [r4, #32]
 8000e66:	079b      	lsls	r3, r3, #30
 8000e68:	d53f      	bpl.n	8000eea <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000e6a:	2f00      	cmp	r7, #0
 8000e6c:	f43f af1d 	beq.w	8000caa <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e70:	69e3      	ldr	r3, [r4, #28]
 8000e72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e76:	61e3      	str	r3, [r4, #28]
 8000e78:	e717      	b.n	8000caa <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000e7a:	2700      	movs	r7, #0
 8000e7c:	e7e2      	b.n	8000e44 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e7e:	6833      	ldr	r3, [r6, #0]
 8000e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e84:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000e86:	f7ff f981 	bl	800018c <HAL_GetTick>
 8000e8a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e8c:	6833      	ldr	r3, [r6, #0]
 8000e8e:	05da      	lsls	r2, r3, #23
 8000e90:	d4dc      	bmi.n	8000e4c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e92:	f7ff f97b 	bl	800018c <HAL_GetTick>
 8000e96:	eba0 0008 	sub.w	r0, r0, r8
 8000e9a:	2864      	cmp	r0, #100	; 0x64
 8000e9c:	d9f6      	bls.n	8000e8c <HAL_RCC_OscConfig+0x204>
 8000e9e:	e735      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea0:	b9ab      	cbnz	r3, 8000ece <HAL_RCC_OscConfig+0x246>
 8000ea2:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ea4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea8:	f023 0301 	bic.w	r3, r3, #1
 8000eac:	6223      	str	r3, [r4, #32]
 8000eae:	6a23      	ldr	r3, [r4, #32]
 8000eb0:	f023 0304 	bic.w	r3, r3, #4
 8000eb4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000eb6:	f7ff f969 	bl	800018c <HAL_GetTick>
 8000eba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ebc:	6a23      	ldr	r3, [r4, #32]
 8000ebe:	0798      	lsls	r0, r3, #30
 8000ec0:	d5d3      	bpl.n	8000e6a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ec2:	f7ff f963 	bl	800018c <HAL_GetTick>
 8000ec6:	1b80      	subs	r0, r0, r6
 8000ec8:	4540      	cmp	r0, r8
 8000eca:	d9f7      	bls.n	8000ebc <HAL_RCC_OscConfig+0x234>
 8000ecc:	e71e      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ece:	2b05      	cmp	r3, #5
 8000ed0:	6a23      	ldr	r3, [r4, #32]
 8000ed2:	d103      	bne.n	8000edc <HAL_RCC_OscConfig+0x254>
 8000ed4:	f043 0304 	orr.w	r3, r3, #4
 8000ed8:	6223      	str	r3, [r4, #32]
 8000eda:	e7ba      	b.n	8000e52 <HAL_RCC_OscConfig+0x1ca>
 8000edc:	f023 0301 	bic.w	r3, r3, #1
 8000ee0:	6223      	str	r3, [r4, #32]
 8000ee2:	6a23      	ldr	r3, [r4, #32]
 8000ee4:	f023 0304 	bic.w	r3, r3, #4
 8000ee8:	e7b6      	b.n	8000e58 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eea:	f7ff f94f 	bl	800018c <HAL_GetTick>
 8000eee:	eba0 0008 	sub.w	r0, r0, r8
 8000ef2:	42b0      	cmp	r0, r6
 8000ef4:	d9b6      	bls.n	8000e64 <HAL_RCC_OscConfig+0x1dc>
 8000ef6:	e709      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	42420000 	.word	0x42420000
 8000f00:	42420480 	.word	0x42420480
 8000f04:	20000008 	.word	0x20000008
 8000f08:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f0c:	4c22      	ldr	r4, [pc, #136]	; (8000f98 <HAL_RCC_OscConfig+0x310>)
 8000f0e:	6863      	ldr	r3, [r4, #4]
 8000f10:	f003 030c 	and.w	r3, r3, #12
 8000f14:	2b08      	cmp	r3, #8
 8000f16:	f43f aee2 	beq.w	8000cde <HAL_RCC_OscConfig+0x56>
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	4e1f      	ldr	r6, [pc, #124]	; (8000f9c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f1e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000f20:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f22:	d12b      	bne.n	8000f7c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000f24:	f7ff f932 	bl	800018c <HAL_GetTick>
 8000f28:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f2a:	6823      	ldr	r3, [r4, #0]
 8000f2c:	0199      	lsls	r1, r3, #6
 8000f2e:	d41f      	bmi.n	8000f70 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f30:	6a2b      	ldr	r3, [r5, #32]
 8000f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f36:	d105      	bne.n	8000f44 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f38:	6862      	ldr	r2, [r4, #4]
 8000f3a:	68a9      	ldr	r1, [r5, #8]
 8000f3c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000f40:	430a      	orrs	r2, r1
 8000f42:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f44:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000f46:	6862      	ldr	r2, [r4, #4]
 8000f48:	430b      	orrs	r3, r1
 8000f4a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000f52:	2301      	movs	r3, #1
 8000f54:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000f56:	f7ff f919 	bl	800018c <HAL_GetTick>
 8000f5a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f5c:	6823      	ldr	r3, [r4, #0]
 8000f5e:	019a      	lsls	r2, r3, #6
 8000f60:	f53f aea7 	bmi.w	8000cb2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f64:	f7ff f912 	bl	800018c <HAL_GetTick>
 8000f68:	1b40      	subs	r0, r0, r5
 8000f6a:	2802      	cmp	r0, #2
 8000f6c:	d9f6      	bls.n	8000f5c <HAL_RCC_OscConfig+0x2d4>
 8000f6e:	e6cd      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f70:	f7ff f90c 	bl	800018c <HAL_GetTick>
 8000f74:	1bc0      	subs	r0, r0, r7
 8000f76:	2802      	cmp	r0, #2
 8000f78:	d9d7      	bls.n	8000f2a <HAL_RCC_OscConfig+0x2a2>
 8000f7a:	e6c7      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000f7c:	f7ff f906 	bl	800018c <HAL_GetTick>
 8000f80:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f82:	6823      	ldr	r3, [r4, #0]
 8000f84:	019b      	lsls	r3, r3, #6
 8000f86:	f57f ae94 	bpl.w	8000cb2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f8a:	f7ff f8ff 	bl	800018c <HAL_GetTick>
 8000f8e:	1b40      	subs	r0, r0, r5
 8000f90:	2802      	cmp	r0, #2
 8000f92:	d9f6      	bls.n	8000f82 <HAL_RCC_OscConfig+0x2fa>
 8000f94:	e6ba      	b.n	8000d0c <HAL_RCC_OscConfig+0x84>
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	42420060 	.word	0x42420060

08000fa0 <HAL_RCC_GetSysClockFreq>:
{
 8000fa0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000fa2:	4b19      	ldr	r3, [pc, #100]	; (8001008 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000fa4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000fa6:	ac02      	add	r4, sp, #8
 8000fa8:	f103 0510 	add.w	r5, r3, #16
 8000fac:	4622      	mov	r2, r4
 8000fae:	6818      	ldr	r0, [r3, #0]
 8000fb0:	6859      	ldr	r1, [r3, #4]
 8000fb2:	3308      	adds	r3, #8
 8000fb4:	c203      	stmia	r2!, {r0, r1}
 8000fb6:	42ab      	cmp	r3, r5
 8000fb8:	4614      	mov	r4, r2
 8000fba:	d1f7      	bne.n	8000fac <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	f88d 3004 	strb.w	r3, [sp, #4]
 8000fc2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000fc4:	4911      	ldr	r1, [pc, #68]	; (800100c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000fc6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000fca:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000fcc:	f003 020c 	and.w	r2, r3, #12
 8000fd0:	2a08      	cmp	r2, #8
 8000fd2:	d117      	bne.n	8001004 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000fd4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000fd8:	a806      	add	r0, sp, #24
 8000fda:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000fdc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000fde:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000fe2:	d50c      	bpl.n	8000ffe <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000fe4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000fe6:	480a      	ldr	r0, [pc, #40]	; (8001010 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000fe8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000fec:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000fee:	aa06      	add	r2, sp, #24
 8000ff0:	4413      	add	r3, r2
 8000ff2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ff6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000ffa:	b007      	add	sp, #28
 8000ffc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ffe:	4805      	ldr	r0, [pc, #20]	; (8001014 <HAL_RCC_GetSysClockFreq+0x74>)
 8001000:	4350      	muls	r0, r2
 8001002:	e7fa      	b.n	8000ffa <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001006:	e7f8      	b.n	8000ffa <HAL_RCC_GetSysClockFreq+0x5a>
 8001008:	080029ec 	.word	0x080029ec
 800100c:	40021000 	.word	0x40021000
 8001010:	007a1200 	.word	0x007a1200
 8001014:	003d0900 	.word	0x003d0900

08001018 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001018:	4a4d      	ldr	r2, [pc, #308]	; (8001150 <HAL_RCC_ClockConfig+0x138>)
{
 800101a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800101e:	6813      	ldr	r3, [r2, #0]
{
 8001020:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	428b      	cmp	r3, r1
{
 8001028:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800102a:	d328      	bcc.n	800107e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800102c:	682a      	ldr	r2, [r5, #0]
 800102e:	0791      	lsls	r1, r2, #30
 8001030:	d432      	bmi.n	8001098 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001032:	07d2      	lsls	r2, r2, #31
 8001034:	d438      	bmi.n	80010a8 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001036:	4a46      	ldr	r2, [pc, #280]	; (8001150 <HAL_RCC_ClockConfig+0x138>)
 8001038:	6813      	ldr	r3, [r2, #0]
 800103a:	f003 0307 	and.w	r3, r3, #7
 800103e:	429e      	cmp	r6, r3
 8001040:	d373      	bcc.n	800112a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001042:	682a      	ldr	r2, [r5, #0]
 8001044:	4c43      	ldr	r4, [pc, #268]	; (8001154 <HAL_RCC_ClockConfig+0x13c>)
 8001046:	f012 0f04 	tst.w	r2, #4
 800104a:	d179      	bne.n	8001140 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800104c:	0713      	lsls	r3, r2, #28
 800104e:	d506      	bpl.n	800105e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001050:	6863      	ldr	r3, [r4, #4]
 8001052:	692a      	ldr	r2, [r5, #16]
 8001054:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001058:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800105c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800105e:	f7ff ff9f 	bl	8000fa0 <HAL_RCC_GetSysClockFreq>
 8001062:	6863      	ldr	r3, [r4, #4]
 8001064:	4a3c      	ldr	r2, [pc, #240]	; (8001158 <HAL_RCC_ClockConfig+0x140>)
 8001066:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800106a:	5cd3      	ldrb	r3, [r2, r3]
 800106c:	40d8      	lsrs	r0, r3
 800106e:	4b3b      	ldr	r3, [pc, #236]	; (800115c <HAL_RCC_ClockConfig+0x144>)
 8001070:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001072:	2000      	movs	r0, #0
 8001074:	f001 fbe8 	bl	8002848 <HAL_InitTick>
  return HAL_OK;
 8001078:	2000      	movs	r0, #0
}
 800107a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107e:	6813      	ldr	r3, [r2, #0]
 8001080:	f023 0307 	bic.w	r3, r3, #7
 8001084:	430b      	orrs	r3, r1
 8001086:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001088:	6813      	ldr	r3, [r2, #0]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	4299      	cmp	r1, r3
 8001090:	d0cc      	beq.n	800102c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001092:	2001      	movs	r0, #1
 8001094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001098:	492e      	ldr	r1, [pc, #184]	; (8001154 <HAL_RCC_ClockConfig+0x13c>)
 800109a:	68a8      	ldr	r0, [r5, #8]
 800109c:	684b      	ldr	r3, [r1, #4]
 800109e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80010a2:	4303      	orrs	r3, r0
 80010a4:	604b      	str	r3, [r1, #4]
 80010a6:	e7c4      	b.n	8001032 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010a8:	686a      	ldr	r2, [r5, #4]
 80010aa:	4c2a      	ldr	r4, [pc, #168]	; (8001154 <HAL_RCC_ClockConfig+0x13c>)
 80010ac:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ae:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010b0:	d11c      	bne.n	80010ec <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b6:	d0ec      	beq.n	8001092 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010b8:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010ba:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010be:	f023 0303 	bic.w	r3, r3, #3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80010c6:	f7ff f861 	bl	800018c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ca:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80010cc:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d114      	bne.n	80010fc <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80010d2:	6863      	ldr	r3, [r4, #4]
 80010d4:	f003 030c 	and.w	r3, r3, #12
 80010d8:	2b04      	cmp	r3, #4
 80010da:	d0ac      	beq.n	8001036 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010dc:	f7ff f856 	bl	800018c <HAL_GetTick>
 80010e0:	1bc0      	subs	r0, r0, r7
 80010e2:	4540      	cmp	r0, r8
 80010e4:	d9f5      	bls.n	80010d2 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80010e6:	2003      	movs	r0, #3
 80010e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010ec:	2a02      	cmp	r2, #2
 80010ee:	d102      	bne.n	80010f6 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80010f4:	e7df      	b.n	80010b6 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f6:	f013 0f02 	tst.w	r3, #2
 80010fa:	e7dc      	b.n	80010b6 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d10f      	bne.n	8001120 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001100:	6863      	ldr	r3, [r4, #4]
 8001102:	f003 030c 	and.w	r3, r3, #12
 8001106:	2b08      	cmp	r3, #8
 8001108:	d095      	beq.n	8001036 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800110a:	f7ff f83f 	bl	800018c <HAL_GetTick>
 800110e:	1bc0      	subs	r0, r0, r7
 8001110:	4540      	cmp	r0, r8
 8001112:	d9f5      	bls.n	8001100 <HAL_RCC_ClockConfig+0xe8>
 8001114:	e7e7      	b.n	80010e6 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001116:	f7ff f839 	bl	800018c <HAL_GetTick>
 800111a:	1bc0      	subs	r0, r0, r7
 800111c:	4540      	cmp	r0, r8
 800111e:	d8e2      	bhi.n	80010e6 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001120:	6863      	ldr	r3, [r4, #4]
 8001122:	f013 0f0c 	tst.w	r3, #12
 8001126:	d1f6      	bne.n	8001116 <HAL_RCC_ClockConfig+0xfe>
 8001128:	e785      	b.n	8001036 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800112a:	6813      	ldr	r3, [r2, #0]
 800112c:	f023 0307 	bic.w	r3, r3, #7
 8001130:	4333      	orrs	r3, r6
 8001132:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001134:	6813      	ldr	r3, [r2, #0]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	429e      	cmp	r6, r3
 800113c:	d1a9      	bne.n	8001092 <HAL_RCC_ClockConfig+0x7a>
 800113e:	e780      	b.n	8001042 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001140:	6863      	ldr	r3, [r4, #4]
 8001142:	68e9      	ldr	r1, [r5, #12]
 8001144:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001148:	430b      	orrs	r3, r1
 800114a:	6063      	str	r3, [r4, #4]
 800114c:	e77e      	b.n	800104c <HAL_RCC_ClockConfig+0x34>
 800114e:	bf00      	nop
 8001150:	40022000 	.word	0x40022000
 8001154:	40021000 	.word	0x40021000
 8001158:	08002a66 	.word	0x08002a66
 800115c:	20000008 	.word	0x20000008

08001160 <HAL_RCC_GetHCLKFreq>:
}
 8001160:	4b01      	ldr	r3, [pc, #4]	; (8001168 <HAL_RCC_GetHCLKFreq+0x8>)
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	20000008 	.word	0x20000008

0800116c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <HAL_RCC_GetPCLK1Freq+0x14>)
 800116e:	4a05      	ldr	r2, [pc, #20]	; (8001184 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001176:	5cd3      	ldrb	r3, [r2, r3]
 8001178:	4a03      	ldr	r2, [pc, #12]	; (8001188 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800117a:	6810      	ldr	r0, [r2, #0]
}    
 800117c:	40d8      	lsrs	r0, r3
 800117e:	4770      	bx	lr
 8001180:	40021000 	.word	0x40021000
 8001184:	08002a76 	.word	0x08002a76
 8001188:	20000008 	.word	0x20000008

0800118c <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800118c:	230f      	movs	r3, #15
 800118e:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <HAL_RCC_GetClockConfig+0x34>)
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	f002 0203 	and.w	r2, r2, #3
 8001198:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800119a:	685a      	ldr	r2, [r3, #4]
 800119c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80011a0:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80011a8:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	08db      	lsrs	r3, r3, #3
 80011ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80011b2:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80011b4:	4b03      	ldr	r3, [pc, #12]	; (80011c4 <HAL_RCC_GetClockConfig+0x38>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0307 	and.w	r3, r3, #7
 80011bc:	600b      	str	r3, [r1, #0]
 80011be:	4770      	bx	lr
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40022000 	.word	0x40022000

080011c8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80011c8:	6803      	ldr	r3, [r0, #0]
{
 80011ca:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80011ce:	07d9      	lsls	r1, r3, #31
{
 80011d0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80011d2:	d520      	bpl.n	8001216 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011d4:	4c35      	ldr	r4, [pc, #212]	; (80012ac <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80011d6:	69e3      	ldr	r3, [r4, #28]
 80011d8:	00da      	lsls	r2, r3, #3
 80011da:	d432      	bmi.n	8001242 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80011dc:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80011de:	69e3      	ldr	r3, [r4, #28]
 80011e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e4:	61e3      	str	r3, [r4, #28]
 80011e6:	69e3      	ldr	r3, [r4, #28]
 80011e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f0:	4e2f      	ldr	r6, [pc, #188]	; (80012b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80011f2:	6833      	ldr	r3, [r6, #0]
 80011f4:	05db      	lsls	r3, r3, #23
 80011f6:	d526      	bpl.n	8001246 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80011f8:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011fa:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80011fe:	d136      	bne.n	800126e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001200:	6a23      	ldr	r3, [r4, #32]
 8001202:	686a      	ldr	r2, [r5, #4]
 8001204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001208:	4313      	orrs	r3, r2
 800120a:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800120c:	b11f      	cbz	r7, 8001216 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800120e:	69e3      	ldr	r3, [r4, #28]
 8001210:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001214:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001216:	6828      	ldr	r0, [r5, #0]
 8001218:	0783      	lsls	r3, r0, #30
 800121a:	d506      	bpl.n	800122a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800121c:	4a23      	ldr	r2, [pc, #140]	; (80012ac <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800121e:	68a9      	ldr	r1, [r5, #8]
 8001220:	6853      	ldr	r3, [r2, #4]
 8001222:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001226:	430b      	orrs	r3, r1
 8001228:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800122a:	f010 0010 	ands.w	r0, r0, #16
 800122e:	d01b      	beq.n	8001268 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001230:	4a1e      	ldr	r2, [pc, #120]	; (80012ac <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001232:	68e9      	ldr	r1, [r5, #12]
 8001234:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001236:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001238:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800123c:	430b      	orrs	r3, r1
 800123e:	6053      	str	r3, [r2, #4]
 8001240:	e012      	b.n	8001268 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001242:	2700      	movs	r7, #0
 8001244:	e7d4      	b.n	80011f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001246:	6833      	ldr	r3, [r6, #0]
 8001248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800124c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800124e:	f7fe ff9d 	bl	800018c <HAL_GetTick>
 8001252:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001254:	6833      	ldr	r3, [r6, #0]
 8001256:	05d8      	lsls	r0, r3, #23
 8001258:	d4ce      	bmi.n	80011f8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800125a:	f7fe ff97 	bl	800018c <HAL_GetTick>
 800125e:	eba0 0008 	sub.w	r0, r0, r8
 8001262:	2864      	cmp	r0, #100	; 0x64
 8001264:	d9f6      	bls.n	8001254 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001266:	2003      	movs	r0, #3
}
 8001268:	b002      	add	sp, #8
 800126a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800126e:	686a      	ldr	r2, [r5, #4]
 8001270:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001274:	4293      	cmp	r3, r2
 8001276:	d0c3      	beq.n	8001200 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001278:	2001      	movs	r0, #1
 800127a:	4a0e      	ldr	r2, [pc, #56]	; (80012b4 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800127c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800127e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001280:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001282:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001286:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001288:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800128a:	07d9      	lsls	r1, r3, #31
 800128c:	d5b8      	bpl.n	8001200 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800128e:	f7fe ff7d 	bl	800018c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001292:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001296:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001298:	6a23      	ldr	r3, [r4, #32]
 800129a:	079a      	lsls	r2, r3, #30
 800129c:	d4b0      	bmi.n	8001200 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800129e:	f7fe ff75 	bl	800018c <HAL_GetTick>
 80012a2:	1b80      	subs	r0, r0, r6
 80012a4:	4540      	cmp	r0, r8
 80012a6:	d9f7      	bls.n	8001298 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80012a8:	e7dd      	b.n	8001266 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40007000 	.word	0x40007000
 80012b4:	42420440 	.word	0x42420440

080012b8 <HAL_TIM_Base_MspInit>:
 80012b8:	4770      	bx	lr

080012ba <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012ba:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80012bc:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012be:	68da      	ldr	r2, [r3, #12]
 80012c0:	f042 0201 	orr.w	r2, r2, #1
 80012c4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	f042 0201 	orr.w	r2, r2, #1
 80012cc:	601a      	str	r2, [r3, #0]
}
 80012ce:	4770      	bx	lr

080012d0 <HAL_TIM_OC_DelayElapsedCallback>:
 80012d0:	4770      	bx	lr

080012d2 <HAL_TIM_IC_CaptureCallback>:
 80012d2:	4770      	bx	lr

080012d4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80012d4:	4770      	bx	lr

080012d6 <HAL_TIM_TriggerCallback>:
 80012d6:	4770      	bx	lr

080012d8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80012d8:	6803      	ldr	r3, [r0, #0]
{
 80012da:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80012dc:	691a      	ldr	r2, [r3, #16]
{
 80012de:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80012e0:	0791      	lsls	r1, r2, #30
 80012e2:	d50e      	bpl.n	8001302 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	0792      	lsls	r2, r2, #30
 80012e8:	d50b      	bpl.n	8001302 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80012ea:	f06f 0202 	mvn.w	r2, #2
 80012ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80012f0:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80012f2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80012f4:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80012f6:	079b      	lsls	r3, r3, #30
 80012f8:	d077      	beq.n	80013ea <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80012fa:	f7ff ffea 	bl	80012d2 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80012fe:	2300      	movs	r3, #0
 8001300:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	691a      	ldr	r2, [r3, #16]
 8001306:	0750      	lsls	r0, r2, #29
 8001308:	d510      	bpl.n	800132c <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	0751      	lsls	r1, r2, #29
 800130e:	d50d      	bpl.n	800132c <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001310:	f06f 0204 	mvn.w	r2, #4
 8001314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001316:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001318:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800131a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800131c:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001320:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001322:	d068      	beq.n	80013f6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001324:	f7ff ffd5 	bl	80012d2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001328:	2300      	movs	r3, #0
 800132a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800132c:	6823      	ldr	r3, [r4, #0]
 800132e:	691a      	ldr	r2, [r3, #16]
 8001330:	0712      	lsls	r2, r2, #28
 8001332:	d50f      	bpl.n	8001354 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	0710      	lsls	r0, r2, #28
 8001338:	d50c      	bpl.n	8001354 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800133a:	f06f 0208 	mvn.w	r2, #8
 800133e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001340:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001342:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001344:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001346:	0799      	lsls	r1, r3, #30
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001348:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800134a:	d05a      	beq.n	8001402 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800134c:	f7ff ffc1 	bl	80012d2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001350:	2300      	movs	r3, #0
 8001352:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001354:	6823      	ldr	r3, [r4, #0]
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	06d2      	lsls	r2, r2, #27
 800135a:	d510      	bpl.n	800137e <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	06d0      	lsls	r0, r2, #27
 8001360:	d50d      	bpl.n	800137e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001362:	f06f 0210 	mvn.w	r2, #16
 8001366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001368:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800136a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800136c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800136e:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001372:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001374:	d04b      	beq.n	800140e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001376:	f7ff ffac 	bl	80012d2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800137a:	2300      	movs	r3, #0
 800137c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800137e:	6823      	ldr	r3, [r4, #0]
 8001380:	691a      	ldr	r2, [r3, #16]
 8001382:	07d1      	lsls	r1, r2, #31
 8001384:	d508      	bpl.n	8001398 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	07d2      	lsls	r2, r2, #31
 800138a:	d505      	bpl.n	8001398 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800138c:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001390:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001392:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001394:	f001 f9bc 	bl	8002710 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001398:	6823      	ldr	r3, [r4, #0]
 800139a:	691a      	ldr	r2, [r3, #16]
 800139c:	0610      	lsls	r0, r2, #24
 800139e:	d508      	bpl.n	80013b2 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80013a0:	68da      	ldr	r2, [r3, #12]
 80013a2:	0611      	lsls	r1, r2, #24
 80013a4:	d505      	bpl.n	80013b2 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80013a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80013aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80013ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80013ae:	f000 f888 	bl	80014c2 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	691a      	ldr	r2, [r3, #16]
 80013b6:	0652      	lsls	r2, r2, #25
 80013b8:	d508      	bpl.n	80013cc <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80013ba:	68da      	ldr	r2, [r3, #12]
 80013bc:	0650      	lsls	r0, r2, #25
 80013be:	d505      	bpl.n	80013cc <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80013c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80013c4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80013c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80013c8:	f7ff ff85 	bl	80012d6 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80013cc:	6823      	ldr	r3, [r4, #0]
 80013ce:	691a      	ldr	r2, [r3, #16]
 80013d0:	0691      	lsls	r1, r2, #26
 80013d2:	d522      	bpl.n	800141a <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80013d4:	68da      	ldr	r2, [r3, #12]
 80013d6:	0692      	lsls	r2, r2, #26
 80013d8:	d51f      	bpl.n	800141a <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80013da:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80013de:	4620      	mov	r0, r4
    }
  }
}
 80013e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80013e4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80013e6:	f000 b86b 	b.w	80014c0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80013ea:	f7ff ff71 	bl	80012d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013ee:	4620      	mov	r0, r4
 80013f0:	f7ff ff70 	bl	80012d4 <HAL_TIM_PWM_PulseFinishedCallback>
 80013f4:	e783      	b.n	80012fe <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80013f6:	f7ff ff6b 	bl	80012d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013fa:	4620      	mov	r0, r4
 80013fc:	f7ff ff6a 	bl	80012d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001400:	e792      	b.n	8001328 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001402:	f7ff ff65 	bl	80012d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001406:	4620      	mov	r0, r4
 8001408:	f7ff ff64 	bl	80012d4 <HAL_TIM_PWM_PulseFinishedCallback>
 800140c:	e7a0      	b.n	8001350 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800140e:	f7ff ff5f 	bl	80012d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001412:	4620      	mov	r0, r4
 8001414:	f7ff ff5e 	bl	80012d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001418:	e7af      	b.n	800137a <HAL_TIM_IRQHandler+0xa2>
 800141a:	bd10      	pop	{r4, pc}

0800141c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800141c:	4a1a      	ldr	r2, [pc, #104]	; (8001488 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800141e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001420:	4290      	cmp	r0, r2
 8001422:	d00a      	beq.n	800143a <TIM_Base_SetConfig+0x1e>
 8001424:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001428:	d007      	beq.n	800143a <TIM_Base_SetConfig+0x1e>
 800142a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800142e:	4290      	cmp	r0, r2
 8001430:	d003      	beq.n	800143a <TIM_Base_SetConfig+0x1e>
 8001432:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001436:	4290      	cmp	r0, r2
 8001438:	d115      	bne.n	8001466 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800143a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800143c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001440:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001442:	4a11      	ldr	r2, [pc, #68]	; (8001488 <TIM_Base_SetConfig+0x6c>)
 8001444:	4290      	cmp	r0, r2
 8001446:	d00a      	beq.n	800145e <TIM_Base_SetConfig+0x42>
 8001448:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800144c:	d007      	beq.n	800145e <TIM_Base_SetConfig+0x42>
 800144e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001452:	4290      	cmp	r0, r2
 8001454:	d003      	beq.n	800145e <TIM_Base_SetConfig+0x42>
 8001456:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800145a:	4290      	cmp	r0, r2
 800145c:	d103      	bne.n	8001466 <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800145e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001464:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001466:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001468:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800146c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800146e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001470:	688b      	ldr	r3, [r1, #8]
 8001472:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001474:	680b      	ldr	r3, [r1, #0]
 8001476:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001478:	4b03      	ldr	r3, [pc, #12]	; (8001488 <TIM_Base_SetConfig+0x6c>)
 800147a:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800147c:	bf04      	itt	eq
 800147e:	690b      	ldreq	r3, [r1, #16]
 8001480:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001482:	2301      	movs	r3, #1
 8001484:	6143      	str	r3, [r0, #20]
 8001486:	4770      	bx	lr
 8001488:	40012c00 	.word	0x40012c00

0800148c <HAL_TIM_Base_Init>:
{
 800148c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800148e:	4604      	mov	r4, r0
 8001490:	b1a0      	cbz	r0, 80014bc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001492:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001496:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800149a:	b91b      	cbnz	r3, 80014a4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800149c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80014a0:	f7ff ff0a 	bl	80012b8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80014a4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014a6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80014a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014ac:	1d21      	adds	r1, r4, #4
 80014ae:	f7ff ffb5 	bl	800141c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80014b2:	2301      	movs	r3, #1
  return HAL_OK;
 80014b4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80014b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80014ba:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80014bc:	2001      	movs	r0, #1
}
 80014be:	bd10      	pop	{r4, pc}

080014c0 <HAL_TIMEx_CommutationCallback>:
 80014c0:	4770      	bx	lr

080014c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80014c2:	4770      	bx	lr

080014c4 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80014c4:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014c6:	f000 fcd7 	bl	8001e78 <xTaskGetSchedulerState>
 80014ca:	2801      	cmp	r0, #1
 80014cc:	d003      	beq.n	80014d6 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80014ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80014d2:	f000 b8cf 	b.w	8001674 <xPortSysTickHandler>
 80014d6:	bd08      	pop	{r3, pc}

080014d8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014d8:	f100 0308 	add.w	r3, r0, #8
 80014dc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80014de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014e2:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014e4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80014e6:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80014e8:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80014ea:	6003      	str	r3, [r0, #0]
 80014ec:	4770      	bx	lr

080014ee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	6103      	str	r3, [r0, #16]
 80014f2:	4770      	bx	lr

080014f4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80014f4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80014f6:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80014f8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80014fa:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80014fc:	689a      	ldr	r2, [r3, #8]
 80014fe:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001500:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001502:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001504:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001506:	3301      	adds	r3, #1
 8001508:	6003      	str	r3, [r0, #0]
 800150a:	4770      	bx	lr

0800150c <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800150c:	6841      	ldr	r1, [r0, #4]
 800150e:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001510:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001512:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001514:	6882      	ldr	r2, [r0, #8]
 8001516:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001518:	6859      	ldr	r1, [r3, #4]
 800151a:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800151c:	bf08      	it	eq
 800151e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001520:	2200      	movs	r2, #0
 8001522:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001524:	6818      	ldr	r0, [r3, #0]
 8001526:	3801      	subs	r0, #1
 8001528:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800152a:	4770      	bx	lr

0800152c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <prvTaskExitError+0x2c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3301      	adds	r3, #1
 8001532:	d008      	beq.n	8001546 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001538:	f383 8811 	msr	BASEPRI, r3
 800153c:	f3bf 8f6f 	isb	sy
 8001540:	f3bf 8f4f 	dsb	sy
 8001544:	e7fe      	b.n	8001544 <prvTaskExitError+0x18>
 8001546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800154a:	f383 8811 	msr	BASEPRI, r3
 800154e:	f3bf 8f6f 	isb	sy
 8001552:	f3bf 8f4f 	dsb	sy
 8001556:	e7fe      	b.n	8001556 <prvTaskExitError+0x2a>
 8001558:	20000004 	.word	0x20000004

0800155c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800155c:	4806      	ldr	r0, [pc, #24]	; (8001578 <prvPortStartFirstTask+0x1c>)
 800155e:	6800      	ldr	r0, [r0, #0]
 8001560:	6800      	ldr	r0, [r0, #0]
 8001562:	f380 8808 	msr	MSP, r0
 8001566:	b662      	cpsie	i
 8001568:	b661      	cpsie	f
 800156a:	f3bf 8f4f 	dsb	sy
 800156e:	f3bf 8f6f 	isb	sy
 8001572:	df00      	svc	0
 8001574:	bf00      	nop
 8001576:	0000      	.short	0x0000
 8001578:	e000ed08 	.word	0xe000ed08

0800157c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800157c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001580:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001586:	f021 0101 	bic.w	r1, r1, #1
 800158a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800158e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001592:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8001596:	3840      	subs	r0, #64	; 0x40
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	0800152d 	.word	0x0800152d

080015a0 <SVC_Handler>:
	__asm volatile (
 80015a0:	4b07      	ldr	r3, [pc, #28]	; (80015c0 <pxCurrentTCBConst2>)
 80015a2:	6819      	ldr	r1, [r3, #0]
 80015a4:	6808      	ldr	r0, [r1, #0]
 80015a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80015aa:	f380 8809 	msr	PSP, r0
 80015ae:	f3bf 8f6f 	isb	sy
 80015b2:	f04f 0000 	mov.w	r0, #0
 80015b6:	f380 8811 	msr	BASEPRI, r0
 80015ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80015be:	4770      	bx	lr

080015c0 <pxCurrentTCBConst2>:
 80015c0:	20000c48 	.word	0x20000c48

080015c4 <vPortEnterCritical>:
 80015c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015c8:	f383 8811 	msr	BASEPRI, r3
 80015cc:	f3bf 8f6f 	isb	sy
 80015d0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80015d4:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <vPortEnterCritical+0x3c>)
 80015d6:	6813      	ldr	r3, [r2, #0]
 80015d8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80015da:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80015dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80015de:	d10d      	bne.n	80015fc <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <vPortEnterCritical+0x40>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80015e8:	d008      	beq.n	80015fc <vPortEnterCritical+0x38>
 80015ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015ee:	f383 8811 	msr	BASEPRI, r3
 80015f2:	f3bf 8f6f 	isb	sy
 80015f6:	f3bf 8f4f 	dsb	sy
 80015fa:	e7fe      	b.n	80015fa <vPortEnterCritical+0x36>
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000004 	.word	0x20000004
 8001604:	e000ed04 	.word	0xe000ed04

08001608 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001608:	4a08      	ldr	r2, [pc, #32]	; (800162c <vPortExitCritical+0x24>)
 800160a:	6813      	ldr	r3, [r2, #0]
 800160c:	b943      	cbnz	r3, 8001620 <vPortExitCritical+0x18>
 800160e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001612:	f383 8811 	msr	BASEPRI, r3
 8001616:	f3bf 8f6f 	isb	sy
 800161a:	f3bf 8f4f 	dsb	sy
 800161e:	e7fe      	b.n	800161e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001620:	3b01      	subs	r3, #1
 8001622:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001624:	b90b      	cbnz	r3, 800162a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001626:	f383 8811 	msr	BASEPRI, r3
 800162a:	4770      	bx	lr
 800162c:	20000004 	.word	0x20000004

08001630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001630:	f3ef 8009 	mrs	r0, PSP
 8001634:	f3bf 8f6f 	isb	sy
 8001638:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <pxCurrentTCBConst>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001640:	6010      	str	r0, [r2, #0]
 8001642:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001646:	f04f 0050 	mov.w	r0, #80	; 0x50
 800164a:	f380 8811 	msr	BASEPRI, r0
 800164e:	f000 fbd9 	bl	8001e04 <vTaskSwitchContext>
 8001652:	f04f 0000 	mov.w	r0, #0
 8001656:	f380 8811 	msr	BASEPRI, r0
 800165a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800165e:	6819      	ldr	r1, [r3, #0]
 8001660:	6808      	ldr	r0, [r1, #0]
 8001662:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001666:	f380 8809 	msr	PSP, r0
 800166a:	f3bf 8f6f 	isb	sy
 800166e:	4770      	bx	lr

08001670 <pxCurrentTCBConst>:
 8001670:	20000c48 	.word	0x20000c48

08001674 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001674:	b508      	push	{r3, lr}
	__asm volatile
 8001676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800167a:	f383 8811 	msr	BASEPRI, r3
 800167e:	f3bf 8f6f 	isb	sy
 8001682:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001686:	f000 fa79 	bl	8001b7c <xTaskIncrementTick>
 800168a:	b118      	cbz	r0, 8001694 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800168c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001690:	4b02      	ldr	r3, [pc, #8]	; (800169c <xPortSysTickHandler+0x28>)
 8001692:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001694:	2300      	movs	r3, #0
 8001696:	f383 8811 	msr	BASEPRI, r3
 800169a:	bd08      	pop	{r3, pc}
 800169c:	e000ed04 	.word	0xe000ed04

080016a0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80016a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <vPortSetupTimerInterrupt+0x1c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80016ac:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <vPortSetupTimerInterrupt+0x20>)
 80016ae:	3b01      	subs	r3, #1
 80016b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80016b2:	2207      	movs	r2, #7
 80016b4:	4b03      	ldr	r3, [pc, #12]	; (80016c4 <vPortSetupTimerInterrupt+0x24>)
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	20000008 	.word	0x20000008
 80016c0:	e000e014 	.word	0xe000e014
 80016c4:	e000e010 	.word	0xe000e010

080016c8 <xPortStartScheduler>:
{
 80016c8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80016ca:	4b1f      	ldr	r3, [pc, #124]	; (8001748 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80016cc:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80016ce:	781a      	ldrb	r2, [r3, #0]
 80016d0:	b2d2      	uxtb	r2, r2
 80016d2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80016d4:	22ff      	movs	r2, #255	; 0xff
 80016d6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80016d8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80016da:	4a1c      	ldr	r2, [pc, #112]	; (800174c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80016e2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80016e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80016ea:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80016ec:	2207      	movs	r2, #7
 80016ee:	4b18      	ldr	r3, [pc, #96]	; (8001750 <xPortStartScheduler+0x88>)
 80016f0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80016f2:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80016f6:	1e54      	subs	r4, r2, #1
 80016f8:	0600      	lsls	r0, r0, #24
 80016fa:	d41c      	bmi.n	8001736 <xPortStartScheduler+0x6e>
 80016fc:	b101      	cbz	r1, 8001700 <xPortStartScheduler+0x38>
 80016fe:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001704:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001708:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800170a:	9b01      	ldr	r3, [sp, #4]
 800170c:	4a0e      	ldr	r2, [pc, #56]	; (8001748 <xPortStartScheduler+0x80>)
 800170e:	b2db      	uxtb	r3, r3
 8001710:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001712:	4b10      	ldr	r3, [pc, #64]	; (8001754 <xPortStartScheduler+0x8c>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800171a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001722:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001724:	f7ff ffbc 	bl	80016a0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001728:	2200      	movs	r2, #0
 800172a:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <xPortStartScheduler+0x90>)
 800172c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 800172e:	f7ff ff15 	bl	800155c <prvPortStartFirstTask>
	prvTaskExitError();
 8001732:	f7ff fefb 	bl	800152c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001736:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800173a:	2101      	movs	r1, #1
 800173c:	0052      	lsls	r2, r2, #1
 800173e:	b2d2      	uxtb	r2, r2
 8001740:	f88d 2003 	strb.w	r2, [sp, #3]
 8001744:	4622      	mov	r2, r4
 8001746:	e7d4      	b.n	80016f2 <xPortStartScheduler+0x2a>
 8001748:	e000e400 	.word	0xe000e400
 800174c:	20000028 	.word	0x20000028
 8001750:	2000002c 	.word	0x2000002c
 8001754:	e000ed20 	.word	0xe000ed20
 8001758:	20000004 	.word	0x20000004

0800175c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800175c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800175e:	4b0f      	ldr	r3, [pc, #60]	; (800179c <prvInsertBlockIntoFreeList+0x40>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4282      	cmp	r2, r0
 8001764:	d318      	bcc.n	8001798 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001766:	685c      	ldr	r4, [r3, #4]
 8001768:	1919      	adds	r1, r3, r4
 800176a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800176c:	bf01      	itttt	eq
 800176e:	6841      	ldreq	r1, [r0, #4]
 8001770:	4618      	moveq	r0, r3
 8001772:	1909      	addeq	r1, r1, r4
 8001774:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001776:	6844      	ldr	r4, [r0, #4]
 8001778:	1901      	adds	r1, r0, r4
 800177a:	428a      	cmp	r2, r1
 800177c:	d107      	bne.n	800178e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800177e:	4908      	ldr	r1, [pc, #32]	; (80017a0 <prvInsertBlockIntoFreeList+0x44>)
 8001780:	6809      	ldr	r1, [r1, #0]
 8001782:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001784:	bf1f      	itttt	ne
 8001786:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001788:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800178a:	1909      	addne	r1, r1, r4
 800178c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800178e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001790:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001792:	bf18      	it	ne
 8001794:	6018      	strne	r0, [r3, #0]
 8001796:	bd10      	pop	{r4, pc}
 8001798:	4613      	mov	r3, r2
 800179a:	e7e1      	b.n	8001760 <prvInsertBlockIntoFreeList+0x4>
 800179c:	20000c40 	.word	0x20000c40
 80017a0:	20000030 	.word	0x20000030

080017a4 <pvPortMalloc>:
{
 80017a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017a8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80017aa:	f000 f9df 	bl	8001b6c <vTaskSuspendAll>
		if( pxEnd == NULL )
 80017ae:	493e      	ldr	r1, [pc, #248]	; (80018a8 <pvPortMalloc+0x104>)
 80017b0:	4d3e      	ldr	r5, [pc, #248]	; (80018ac <pvPortMalloc+0x108>)
 80017b2:	680b      	ldr	r3, [r1, #0]
 80017b4:	bb0b      	cbnz	r3, 80017fa <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80017b6:	4a3e      	ldr	r2, [pc, #248]	; (80018b0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80017b8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80017ba:	bf1d      	ittte	ne
 80017bc:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80017be:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80017c2:	f502 6340 	addne.w	r3, r2, #3072	; 0xc00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80017c6:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80017ca:	bf1c      	itt	ne
 80017cc:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80017ce:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 80017d0:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80017d2:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80017d4:	4e37      	ldr	r6, [pc, #220]	; (80018b4 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 80017d6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80017d8:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 80017dc:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80017de:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80017e0:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80017e2:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 80017e4:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80017e6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80017e8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80017ea:	4b33      	ldr	r3, [pc, #204]	; (80018b8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80017ec:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80017ee:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80017f0:	4b32      	ldr	r3, [pc, #200]	; (80018bc <pvPortMalloc+0x118>)
 80017f2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80017f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80017f8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80017fa:	682f      	ldr	r7, [r5, #0]
 80017fc:	4227      	tst	r7, r4
 80017fe:	d116      	bne.n	800182e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001800:	2c00      	cmp	r4, #0
 8001802:	d040      	beq.n	8001886 <pvPortMalloc+0xe2>
				xWantedSize += xHeapStructSize;
 8001804:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001808:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800180a:	bf1c      	itt	ne
 800180c:	f023 0307 	bicne.w	r3, r3, #7
 8001810:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001812:	b163      	cbz	r3, 800182e <pvPortMalloc+0x8a>
 8001814:	4a29      	ldr	r2, [pc, #164]	; (80018bc <pvPortMalloc+0x118>)
 8001816:	6816      	ldr	r6, [r2, #0]
 8001818:	4690      	mov	r8, r2
 800181a:	42b3      	cmp	r3, r6
 800181c:	d807      	bhi.n	800182e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800181e:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <pvPortMalloc+0x110>)
 8001820:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001822:	6868      	ldr	r0, [r5, #4]
 8001824:	4283      	cmp	r3, r0
 8001826:	d804      	bhi.n	8001832 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001828:	6809      	ldr	r1, [r1, #0]
 800182a:	428d      	cmp	r5, r1
 800182c:	d107      	bne.n	800183e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800182e:	2400      	movs	r4, #0
 8001830:	e029      	b.n	8001886 <pvPortMalloc+0xe2>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001832:	682c      	ldr	r4, [r5, #0]
 8001834:	2c00      	cmp	r4, #0
 8001836:	d0f7      	beq.n	8001828 <pvPortMalloc+0x84>
 8001838:	462a      	mov	r2, r5
 800183a:	4625      	mov	r5, r4
 800183c:	e7f1      	b.n	8001822 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800183e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001840:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001842:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001844:	1ac2      	subs	r2, r0, r3
 8001846:	2a10      	cmp	r2, #16
 8001848:	d90f      	bls.n	800186a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800184a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800184c:	0741      	lsls	r1, r0, #29
 800184e:	d008      	beq.n	8001862 <pvPortMalloc+0xbe>
	__asm volatile
 8001850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001854:	f383 8811 	msr	BASEPRI, r3
 8001858:	f3bf 8f6f 	isb	sy
 800185c:	f3bf 8f4f 	dsb	sy
 8001860:	e7fe      	b.n	8001860 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001862:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001864:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001866:	f7ff ff79 	bl	800175c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800186a:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800186c:	4912      	ldr	r1, [pc, #72]	; (80018b8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800186e:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001870:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 8001872:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001874:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001876:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800187a:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800187c:	bf38      	it	cc
 800187e:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001880:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001882:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001884:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001886:	f000 fa0b 	bl	8001ca0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800188a:	0763      	lsls	r3, r4, #29
 800188c:	d008      	beq.n	80018a0 <pvPortMalloc+0xfc>
 800188e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001892:	f383 8811 	msr	BASEPRI, r3
 8001896:	f3bf 8f6f 	isb	sy
 800189a:	f3bf 8f4f 	dsb	sy
 800189e:	e7fe      	b.n	800189e <pvPortMalloc+0xfa>
}
 80018a0:	4620      	mov	r0, r4
 80018a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018a6:	bf00      	nop
 80018a8:	20000030 	.word	0x20000030
 80018ac:	20000c34 	.word	0x20000c34
 80018b0:	20000034 	.word	0x20000034
 80018b4:	20000c40 	.word	0x20000c40
 80018b8:	20000c3c 	.word	0x20000c3c
 80018bc:	20000c38 	.word	0x20000c38

080018c0 <vPortFree>:
{
 80018c0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80018c2:	4604      	mov	r4, r0
 80018c4:	b370      	cbz	r0, 8001924 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80018c6:	4a18      	ldr	r2, [pc, #96]	; (8001928 <vPortFree+0x68>)
 80018c8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	4213      	tst	r3, r2
 80018d0:	d108      	bne.n	80018e4 <vPortFree+0x24>
 80018d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d6:	f383 8811 	msr	BASEPRI, r3
 80018da:	f3bf 8f6f 	isb	sy
 80018de:	f3bf 8f4f 	dsb	sy
 80018e2:	e7fe      	b.n	80018e2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80018e4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80018e8:	b141      	cbz	r1, 80018fc <vPortFree+0x3c>
 80018ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018ee:	f383 8811 	msr	BASEPRI, r3
 80018f2:	f3bf 8f6f 	isb	sy
 80018f6:	f3bf 8f4f 	dsb	sy
 80018fa:	e7fe      	b.n	80018fa <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80018fc:	ea23 0302 	bic.w	r3, r3, r2
 8001900:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001904:	f000 f932 	bl	8001b6c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001908:	4a08      	ldr	r2, [pc, #32]	; (800192c <vPortFree+0x6c>)
 800190a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800190e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001910:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001914:	440b      	add	r3, r1
 8001916:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001918:	f7ff ff20 	bl	800175c <prvInsertBlockIntoFreeList>
}
 800191c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001920:	f000 b9be 	b.w	8001ca0 <xTaskResumeAll>
 8001924:	bd10      	pop	{r4, pc}
 8001926:	bf00      	nop
 8001928:	20000c34 	.word	0x20000c34
 800192c:	20000c38 	.word	0x20000c38

08001930 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001930:	4a06      	ldr	r2, [pc, #24]	; (800194c <prvResetNextTaskUnblockTime+0x1c>)
 8001932:	6813      	ldr	r3, [r2, #0]
 8001934:	6819      	ldr	r1, [r3, #0]
 8001936:	4b06      	ldr	r3, [pc, #24]	; (8001950 <prvResetNextTaskUnblockTime+0x20>)
 8001938:	b919      	cbnz	r1, 8001942 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800193a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001946:	68d2      	ldr	r2, [r2, #12]
 8001948:	6852      	ldr	r2, [r2, #4]
 800194a:	e7f8      	b.n	800193e <prvResetNextTaskUnblockTime+0xe>
 800194c:	20000c4c 	.word	0x20000c4c
 8001950:	20000d24 	.word	0x20000d24

08001954 <xTaskCreate>:
	{
 8001954:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001958:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 800195c:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800195e:	4650      	mov	r0, sl
	{
 8001960:	460f      	mov	r7, r1
 8001962:	4699      	mov	r9, r3
 8001964:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001966:	f7ff ff1d 	bl	80017a4 <pvPortMalloc>
			if( pxStack != NULL )
 800196a:	4605      	mov	r5, r0
 800196c:	2800      	cmp	r0, #0
 800196e:	f000 8096 	beq.w	8001a9e <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001972:	2064      	movs	r0, #100	; 0x64
 8001974:	f7ff ff16 	bl	80017a4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8001978:	4604      	mov	r4, r0
 800197a:	2800      	cmp	r0, #0
 800197c:	f000 808c 	beq.w	8001a98 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001980:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8001984:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001986:	4455      	add	r5, sl
 8001988:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800198a:	f025 0a07 	bic.w	sl, r5, #7
 800198e:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8001992:	371d      	adds	r7, #29
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001994:	7859      	ldrb	r1, [r3, #1]
 8001996:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800199a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800199e:	b109      	cbz	r1, 80019a4 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80019a0:	42bb      	cmp	r3, r7
 80019a2:	d1f7      	bne.n	8001994 <xTaskCreate+0x40>
 80019a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80019a6:	f04f 0b00 	mov.w	fp, #0
 80019aa:	2d06      	cmp	r5, #6
 80019ac:	bf28      	it	cs
 80019ae:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80019b0:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80019b2:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80019b4:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80019b6:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80019b8:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
		pxNewTCB->uxMutexesHeld = 0;
 80019bc:	f8c4 b058 	str.w	fp, [r4, #88]	; 0x58
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80019c0:	f7ff fd95 	bl	80014ee <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019c4:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80019c8:	f104 0018 	add.w	r0, r4, #24
 80019cc:	f7ff fd8f 	bl	80014ee <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80019d0:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80019d4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019d6:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80019d8:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80019da:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80019de:	464a      	mov	r2, r9
 80019e0:	4641      	mov	r1, r8
 80019e2:	4650      	mov	r0, sl
 80019e4:	f7ff fdca 	bl	800157c <pxPortInitialiseStack>
 80019e8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80019ea:	b106      	cbz	r6, 80019ee <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80019ec:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 80019ee:	f7ff fde9 	bl	80015c4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80019f2:	4b32      	ldr	r3, [pc, #200]	; (8001abc <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80019f4:	4e32      	ldr	r6, [pc, #200]	; (8001ac0 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001aec <xTaskCreate+0x198>
 80019fc:	3201      	adds	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001a00:	6835      	ldr	r5, [r6, #0]
 8001a02:	2d00      	cmp	r5, #0
 8001a04:	d14e      	bne.n	8001aa4 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8001a06:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d11d      	bne.n	8001a4a <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001a0e:	eb08 0005 	add.w	r0, r8, r5
 8001a12:	3514      	adds	r5, #20
 8001a14:	f7ff fd60 	bl	80014d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001a18:	2d8c      	cmp	r5, #140	; 0x8c
 8001a1a:	d1f8      	bne.n	8001a0e <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8001a1c:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8001af0 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8001a20:	4d28      	ldr	r5, [pc, #160]	; (8001ac4 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8001a22:	4648      	mov	r0, r9
 8001a24:	f7ff fd58 	bl	80014d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001a28:	4628      	mov	r0, r5
 8001a2a:	f7ff fd55 	bl	80014d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001a2e:	4826      	ldr	r0, [pc, #152]	; (8001ac8 <xTaskCreate+0x174>)
 8001a30:	f7ff fd52 	bl	80014d8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001a34:	4825      	ldr	r0, [pc, #148]	; (8001acc <xTaskCreate+0x178>)
 8001a36:	f7ff fd4f 	bl	80014d8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001a3a:	4825      	ldr	r0, [pc, #148]	; (8001ad0 <xTaskCreate+0x17c>)
 8001a3c:	f7ff fd4c 	bl	80014d8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001a40:	4b24      	ldr	r3, [pc, #144]	; (8001ad4 <xTaskCreate+0x180>)
 8001a42:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001a46:	4b24      	ldr	r3, [pc, #144]	; (8001ad8 <xTaskCreate+0x184>)
 8001a48:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001a4a:	2501      	movs	r5, #1
		uxTaskNumber++;
 8001a4c:	4a23      	ldr	r2, [pc, #140]	; (8001adc <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8001a4e:	4924      	ldr	r1, [pc, #144]	; (8001ae0 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8001a50:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001a52:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001a54:	3301      	adds	r3, #1
 8001a56:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001a58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a5a:	fa05 f302 	lsl.w	r3, r5, r2
 8001a5e:	4303      	orrs	r3, r0
 8001a60:	2014      	movs	r0, #20
 8001a62:	600b      	str	r3, [r1, #0]
 8001a64:	fb00 8002 	mla	r0, r0, r2, r8
 8001a68:	4639      	mov	r1, r7
 8001a6a:	f7ff fd43 	bl	80014f4 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001a6e:	f7ff fdcb 	bl	8001608 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001a72:	4b1c      	ldr	r3, [pc, #112]	; (8001ae4 <xTaskCreate+0x190>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	b163      	cbz	r3, 8001a92 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001a78:	6833      	ldr	r3, [r6, #0]
 8001a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d207      	bcs.n	8001a92 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8001a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a86:	4b18      	ldr	r3, [pc, #96]	; (8001ae8 <xTaskCreate+0x194>)
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	f3bf 8f4f 	dsb	sy
 8001a8e:	f3bf 8f6f 	isb	sy
	}
 8001a92:	4628      	mov	r0, r5
 8001a94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8001a98:	4628      	mov	r0, r5
 8001a9a:	f7ff ff11 	bl	80018c0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a9e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001aa2:	e7f6      	b.n	8001a92 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <xTaskCreate+0x190>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1ce      	bne.n	8001a4a <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001aac:	6833      	ldr	r3, [r6, #0]
 8001aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ab2:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8001ab4:	bf98      	it	ls
 8001ab6:	6034      	strls	r4, [r6, #0]
 8001ab8:	e7c7      	b.n	8001a4a <xTaskCreate+0xf6>
 8001aba:	bf00      	nop
 8001abc:	20000ce0 	.word	0x20000ce0
 8001ac0:	20000c48 	.word	0x20000c48
 8001ac4:	20000d0c 	.word	0x20000d0c
 8001ac8:	20000d2c 	.word	0x20000d2c
 8001acc:	20000d58 	.word	0x20000d58
 8001ad0:	20000d44 	.word	0x20000d44
 8001ad4:	20000c4c 	.word	0x20000c4c
 8001ad8:	20000c50 	.word	0x20000c50
 8001adc:	20000cf0 	.word	0x20000cf0
 8001ae0:	20000cf4 	.word	0x20000cf4
 8001ae4:	20000d40 	.word	0x20000d40
 8001ae8:	e000ed04 	.word	0xe000ed04
 8001aec:	20000c54 	.word	0x20000c54
 8001af0:	20000cf8 	.word	0x20000cf8

08001af4 <vTaskStartScheduler>:
{
 8001af4:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001af6:	2400      	movs	r4, #0
 8001af8:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <vTaskStartScheduler+0x60>)
 8001afa:	9400      	str	r4, [sp, #0]
 8001afc:	9301      	str	r3, [sp, #4]
 8001afe:	2280      	movs	r2, #128	; 0x80
 8001b00:	4623      	mov	r3, r4
 8001b02:	4915      	ldr	r1, [pc, #84]	; (8001b58 <vTaskStartScheduler+0x64>)
 8001b04:	4815      	ldr	r0, [pc, #84]	; (8001b5c <vTaskStartScheduler+0x68>)
 8001b06:	f7ff ff25 	bl	8001954 <xTaskCreate>
	if( xReturn == pdPASS )
 8001b0a:	2801      	cmp	r0, #1
 8001b0c:	d114      	bne.n	8001b38 <vTaskStartScheduler+0x44>
 8001b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b12:	f383 8811 	msr	BASEPRI, r3
 8001b16:	f3bf 8f6f 	isb	sy
 8001b1a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8001b1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <vTaskStartScheduler+0x6c>)
 8001b24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001b26:	4b0f      	ldr	r3, [pc, #60]	; (8001b64 <vTaskStartScheduler+0x70>)
 8001b28:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <vTaskStartScheduler+0x74>)
 8001b2c:	601c      	str	r4, [r3, #0]
}
 8001b2e:	b002      	add	sp, #8
 8001b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8001b34:	f7ff bdc8 	b.w	80016c8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001b38:	3001      	adds	r0, #1
 8001b3a:	d108      	bne.n	8001b4e <vTaskStartScheduler+0x5a>
 8001b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b40:	f383 8811 	msr	BASEPRI, r3
 8001b44:	f3bf 8f6f 	isb	sy
 8001b48:	f3bf 8f4f 	dsb	sy
 8001b4c:	e7fe      	b.n	8001b4c <vTaskStartScheduler+0x58>
}
 8001b4e:	b002      	add	sp, #8
 8001b50:	bd10      	pop	{r4, pc}
 8001b52:	bf00      	nop
 8001b54:	20000d20 	.word	0x20000d20
 8001b58:	080029fc 	.word	0x080029fc
 8001b5c:	08001d91 	.word	0x08001d91
 8001b60:	20000d24 	.word	0x20000d24
 8001b64:	20000d40 	.word	0x20000d40
 8001b68:	20000d6c 	.word	0x20000d6c

08001b6c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001b6c:	4a02      	ldr	r2, [pc, #8]	; (8001b78 <vTaskSuspendAll+0xc>)
 8001b6e:	6813      	ldr	r3, [r2, #0]
 8001b70:	3301      	adds	r3, #1
 8001b72:	6013      	str	r3, [r2, #0]
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	20000cec 	.word	0x20000cec

08001b7c <xTaskIncrementTick>:
{
 8001b7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b80:	4b3c      	ldr	r3, [pc, #240]	; (8001c74 <xTaskIncrementTick+0xf8>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d153      	bne.n	8001c30 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001b88:	4b3b      	ldr	r3, [pc, #236]	; (8001c78 <xTaskIncrementTick+0xfc>)
 8001b8a:	681c      	ldr	r4, [r3, #0]
 8001b8c:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001b8e:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001b90:	b9bc      	cbnz	r4, 8001bc2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001b92:	4b3a      	ldr	r3, [pc, #232]	; (8001c7c <xTaskIncrementTick+0x100>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	6812      	ldr	r2, [r2, #0]
 8001b98:	b142      	cbz	r2, 8001bac <xTaskIncrementTick+0x30>
 8001b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b9e:	f383 8811 	msr	BASEPRI, r3
 8001ba2:	f3bf 8f6f 	isb	sy
 8001ba6:	f3bf 8f4f 	dsb	sy
 8001baa:	e7fe      	b.n	8001baa <xTaskIncrementTick+0x2e>
 8001bac:	4a34      	ldr	r2, [pc, #208]	; (8001c80 <xTaskIncrementTick+0x104>)
 8001bae:	6819      	ldr	r1, [r3, #0]
 8001bb0:	6810      	ldr	r0, [r2, #0]
 8001bb2:	6018      	str	r0, [r3, #0]
 8001bb4:	6011      	str	r1, [r2, #0]
 8001bb6:	4a33      	ldr	r2, [pc, #204]	; (8001c84 <xTaskIncrementTick+0x108>)
 8001bb8:	6813      	ldr	r3, [r2, #0]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	f7ff feb7 	bl	8001930 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001bc2:	4d31      	ldr	r5, [pc, #196]	; (8001c88 <xTaskIncrementTick+0x10c>)
 8001bc4:	f04f 0b00 	mov.w	fp, #0
 8001bc8:	682b      	ldr	r3, [r5, #0]
 8001bca:	4f30      	ldr	r7, [pc, #192]	; (8001c8c <xTaskIncrementTick+0x110>)
 8001bcc:	429c      	cmp	r4, r3
 8001bce:	d33e      	bcc.n	8001c4e <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001bd0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8001c7c <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8001bd4:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8001c9c <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001bd8:	f8d8 2000 	ldr.w	r2, [r8]
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	bb72      	cbnz	r2, 8001c3e <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001be0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001be4:	602a      	str	r2, [r5, #0]
					break;
 8001be6:	e032      	b.n	8001c4e <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001be8:	f106 0a04 	add.w	sl, r6, #4
 8001bec:	4650      	mov	r0, sl
 8001bee:	f7ff fc8d 	bl	800150c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001bf2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8001bf4:	b119      	cbz	r1, 8001bfe <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001bf6:	f106 0018 	add.w	r0, r6, #24
 8001bfa:	f7ff fc87 	bl	800150c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f04f 0e14 	mov.w	lr, #20
 8001c04:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8001c06:	f8d9 3000 	ldr.w	r3, [r9]
 8001c0a:	fa02 f100 	lsl.w	r1, r2, r0
 8001c0e:	4319      	orrs	r1, r3
 8001c10:	4b1f      	ldr	r3, [pc, #124]	; (8001c90 <xTaskIncrementTick+0x114>)
 8001c12:	f8c9 1000 	str.w	r1, [r9]
 8001c16:	fb0e 3000 	mla	r0, lr, r0, r3
 8001c1a:	4651      	mov	r1, sl
 8001c1c:	f7ff fc6a 	bl	80014f4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001c20:	6838      	ldr	r0, [r7, #0]
 8001c22:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8001c24:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8001c26:	4291      	cmp	r1, r2
 8001c28:	bf28      	it	cs
 8001c2a:	f04f 0b01 	movcs.w	fp, #1
 8001c2e:	e7d3      	b.n	8001bd8 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8001c30:	4a18      	ldr	r2, [pc, #96]	; (8001c94 <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 8001c32:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8001c36:	6813      	ldr	r3, [r2, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	6013      	str	r3, [r2, #0]
 8001c3c:	e011      	b.n	8001c62 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c3e:	f8d8 2000 	ldr.w	r2, [r8]
 8001c42:	68d2      	ldr	r2, [r2, #12]
 8001c44:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001c46:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8001c48:	428c      	cmp	r4, r1
 8001c4a:	d2cd      	bcs.n	8001be8 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8001c4c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <xTaskIncrementTick+0x114>)
 8001c52:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001c54:	2214      	movs	r2, #20
 8001c56:	434a      	muls	r2, r1
 8001c58:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8001c5a:	2a02      	cmp	r2, #2
 8001c5c:	bf28      	it	cs
 8001c5e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8001c62:	4a0d      	ldr	r2, [pc, #52]	; (8001c98 <xTaskIncrementTick+0x11c>)
 8001c64:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8001c66:	2a00      	cmp	r2, #0
 8001c68:	bf18      	it	ne
 8001c6a:	f04f 0b01 	movne.w	fp, #1
}
 8001c6e:	4658      	mov	r0, fp
 8001c70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c74:	20000cec 	.word	0x20000cec
 8001c78:	20000d6c 	.word	0x20000d6c
 8001c7c:	20000c4c 	.word	0x20000c4c
 8001c80:	20000c50 	.word	0x20000c50
 8001c84:	20000d28 	.word	0x20000d28
 8001c88:	20000d24 	.word	0x20000d24
 8001c8c:	20000c48 	.word	0x20000c48
 8001c90:	20000c54 	.word	0x20000c54
 8001c94:	20000ce8 	.word	0x20000ce8
 8001c98:	20000d70 	.word	0x20000d70
 8001c9c:	20000cf4 	.word	0x20000cf4

08001ca0 <xTaskResumeAll>:
{
 8001ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8001ca4:	4c31      	ldr	r4, [pc, #196]	; (8001d6c <xTaskResumeAll+0xcc>)
 8001ca6:	6823      	ldr	r3, [r4, #0]
 8001ca8:	b943      	cbnz	r3, 8001cbc <xTaskResumeAll+0x1c>
 8001caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cae:	f383 8811 	msr	BASEPRI, r3
 8001cb2:	f3bf 8f6f 	isb	sy
 8001cb6:	f3bf 8f4f 	dsb	sy
 8001cba:	e7fe      	b.n	8001cba <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8001cbc:	f7ff fc82 	bl	80015c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001cc0:	6823      	ldr	r3, [r4, #0]
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001cc6:	6824      	ldr	r4, [r4, #0]
 8001cc8:	b12c      	cbz	r4, 8001cd6 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8001cca:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001ccc:	f7ff fc9c 	bl	8001608 <vPortExitCritical>
}
 8001cd0:	4620      	mov	r0, r4
 8001cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001cd6:	4b26      	ldr	r3, [pc, #152]	; (8001d70 <xTaskResumeAll+0xd0>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f5      	beq.n	8001cca <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001cde:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8001d88 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8001ce2:	4f24      	ldr	r7, [pc, #144]	; (8001d74 <xTaskResumeAll+0xd4>)
 8001ce4:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001d8c <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ce8:	f8d9 3000 	ldr.w	r3, [r9]
 8001cec:	b9e3      	cbnz	r3, 8001d28 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8001cee:	b10c      	cbz	r4, 8001cf4 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8001cf0:	f7ff fe1e 	bl	8001930 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001cf4:	4d20      	ldr	r5, [pc, #128]	; (8001d78 <xTaskResumeAll+0xd8>)
 8001cf6:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001cf8:	b144      	cbz	r4, 8001d0c <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8001cfa:	2701      	movs	r7, #1
 8001cfc:	4e1f      	ldr	r6, [pc, #124]	; (8001d7c <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8001cfe:	f7ff ff3d 	bl	8001b7c <xTaskIncrementTick>
 8001d02:	b100      	cbz	r0, 8001d06 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8001d04:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001d06:	3c01      	subs	r4, #1
 8001d08:	d1f9      	bne.n	8001cfe <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8001d0a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001d0c:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <xTaskResumeAll+0xdc>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d0da      	beq.n	8001cca <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8001d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d18:	4b19      	ldr	r3, [pc, #100]	; (8001d80 <xTaskResumeAll+0xe0>)
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	f3bf 8f4f 	dsb	sy
 8001d20:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001d24:	2401      	movs	r4, #1
 8001d26:	e7d1      	b.n	8001ccc <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001d28:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8001d2c:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001d2e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d30:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d32:	f104 0018 	add.w	r0, r4, #24
 8001d36:	f7ff fbe9 	bl	800150c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d3a:	4630      	mov	r0, r6
 8001d3c:	f7ff fbe6 	bl	800150c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001d40:	2014      	movs	r0, #20
 8001d42:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d44:	6839      	ldr	r1, [r7, #0]
 8001d46:	fa05 f302 	lsl.w	r3, r5, r2
 8001d4a:	430b      	orrs	r3, r1
 8001d4c:	fb00 8002 	mla	r0, r0, r2, r8
 8001d50:	4631      	mov	r1, r6
 8001d52:	603b      	str	r3, [r7, #0]
 8001d54:	f7ff fbce 	bl	80014f4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d58:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <xTaskResumeAll+0xe4>)
 8001d5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d60:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8001d62:	bf24      	itt	cs
 8001d64:	4b05      	ldrcs	r3, [pc, #20]	; (8001d7c <xTaskResumeAll+0xdc>)
 8001d66:	601d      	strcs	r5, [r3, #0]
 8001d68:	e7be      	b.n	8001ce8 <xTaskResumeAll+0x48>
 8001d6a:	bf00      	nop
 8001d6c:	20000cec 	.word	0x20000cec
 8001d70:	20000ce0 	.word	0x20000ce0
 8001d74:	20000cf4 	.word	0x20000cf4
 8001d78:	20000ce8 	.word	0x20000ce8
 8001d7c:	20000d70 	.word	0x20000d70
 8001d80:	e000ed04 	.word	0xe000ed04
 8001d84:	20000c48 	.word	0x20000c48
 8001d88:	20000d2c 	.word	0x20000d2c
 8001d8c:	20000c54 	.word	0x20000c54

08001d90 <prvIdleTask>:
{
 8001d90:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001d92:	4e17      	ldr	r6, [pc, #92]	; (8001df0 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d94:	4c17      	ldr	r4, [pc, #92]	; (8001df4 <prvIdleTask+0x64>)
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	b963      	cbnz	r3, 8001db4 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001d9a:	4b17      	ldr	r3, [pc, #92]	; (8001df8 <prvIdleTask+0x68>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d9f8      	bls.n	8001d94 <prvIdleTask+0x4>
				taskYIELD();
 8001da2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <prvIdleTask+0x6c>)
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	f3bf 8f4f 	dsb	sy
 8001dae:	f3bf 8f6f 	isb	sy
 8001db2:	e7ef      	b.n	8001d94 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8001db4:	f7ff feda 	bl	8001b6c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001db8:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8001dba:	f7ff ff71 	bl	8001ca0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8001dbe:	2d00      	cmp	r5, #0
 8001dc0:	d0e9      	beq.n	8001d96 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8001dc2:	f7ff fbff 	bl	80015c4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001dc6:	68f3      	ldr	r3, [r6, #12]
 8001dc8:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001dca:	1d28      	adds	r0, r5, #4
 8001dcc:	f7ff fb9e 	bl	800150c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001dd0:	4a0b      	ldr	r2, [pc, #44]	; (8001e00 <prvIdleTask+0x70>)
 8001dd2:	6813      	ldr	r3, [r2, #0]
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001dd8:	6823      	ldr	r3, [r4, #0]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8001dde:	f7ff fc13 	bl	8001608 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8001de2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001de4:	f7ff fd6c 	bl	80018c0 <vPortFree>
			vPortFree( pxTCB );
 8001de8:	4628      	mov	r0, r5
 8001dea:	f7ff fd69 	bl	80018c0 <vPortFree>
 8001dee:	e7d2      	b.n	8001d96 <prvIdleTask+0x6>
 8001df0:	20000d58 	.word	0x20000d58
 8001df4:	20000ce4 	.word	0x20000ce4
 8001df8:	20000c54 	.word	0x20000c54
 8001dfc:	e000ed04 	.word	0xe000ed04
 8001e00:	20000ce0 	.word	0x20000ce0

08001e04 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001e04:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <vTaskSwitchContext+0x60>)
{
 8001e06:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b17      	ldr	r3, [pc, #92]	; (8001e68 <vTaskSwitchContext+0x64>)
 8001e0c:	b112      	cbz	r2, 8001e14 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8001e0e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8001e14:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001e16:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <vTaskSwitchContext+0x68>)
 8001e18:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8001e1a:	fab3 f383 	clz	r3, r3
 8001e1e:	2214      	movs	r2, #20
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	f1c3 031f 	rsb	r3, r3, #31
 8001e26:	435a      	muls	r2, r3
 8001e28:	4911      	ldr	r1, [pc, #68]	; (8001e70 <vTaskSwitchContext+0x6c>)
 8001e2a:	588c      	ldr	r4, [r1, r2]
 8001e2c:	1888      	adds	r0, r1, r2
 8001e2e:	b944      	cbnz	r4, 8001e42 <vTaskSwitchContext+0x3e>
	__asm volatile
 8001e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e34:	f383 8811 	msr	BASEPRI, r3
 8001e38:	f3bf 8f6f 	isb	sy
 8001e3c:	f3bf 8f4f 	dsb	sy
 8001e40:	e7fe      	b.n	8001e40 <vTaskSwitchContext+0x3c>
 8001e42:	6844      	ldr	r4, [r0, #4]
 8001e44:	3208      	adds	r2, #8
 8001e46:	6864      	ldr	r4, [r4, #4]
 8001e48:	440a      	add	r2, r1
 8001e4a:	4294      	cmp	r4, r2
 8001e4c:	bf08      	it	eq
 8001e4e:	6862      	ldreq	r2, [r4, #4]
 8001e50:	6044      	str	r4, [r0, #4]
 8001e52:	bf08      	it	eq
 8001e54:	6042      	streq	r2, [r0, #4]
 8001e56:	2214      	movs	r2, #20
 8001e58:	fb02 1303 	mla	r3, r2, r3, r1
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	68da      	ldr	r2, [r3, #12]
 8001e60:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <vTaskSwitchContext+0x70>)
 8001e62:	e7d5      	b.n	8001e10 <vTaskSwitchContext+0xc>
 8001e64:	20000cec 	.word	0x20000cec
 8001e68:	20000d70 	.word	0x20000d70
 8001e6c:	20000cf4 	.word	0x20000cf4
 8001e70:	20000c54 	.word	0x20000c54
 8001e74:	20000c48 	.word	0x20000c48

08001e78 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <xTaskGetSchedulerState+0x18>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	b133      	cbz	r3, 8001e8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <xTaskGetSchedulerState+0x1c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e84:	bf0c      	ite	eq
 8001e86:	2002      	moveq	r0, #2
 8001e88:	2000      	movne	r0, #0
 8001e8a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e8c:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
 8001e8e:	4770      	bx	lr
 8001e90:	20000d40 	.word	0x20000d40
 8001e94:	20000cec 	.word	0x20000cec

08001e98 <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 8001e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;
	
	CLR_DC();					// comando para o LCD
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2120      	movs	r1, #32
{
 8001e9e:	4605      	mov	r5, r0
	CLR_DC();					// comando para o LCD
 8001ea0:	4816      	ldr	r0, [pc, #88]	; (8001efc <cmd_LCD+0x64>)
 8001ea2:	f7fe feeb 	bl	8000c7c <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2140      	movs	r1, #64	; 0x40
 8001eaa:	4814      	ldr	r0, [pc, #80]	; (8001efc <cmd_LCD+0x64>)
 8001eac:	f7fe fee6 	bl	8000c7c <HAL_GPIO_WritePin>
	uint32_t i=8;
 8001eb0:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 8001eb2:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 8001eb4:	4e11      	ldr	r6, [pc, #68]	; (8001efc <cmd_LCD+0x64>)
	{	i--;
 8001eb6:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 8001eb8:	fa07 f204 	lsl.w	r2, r7, r4
 8001ebc:	402a      	ands	r2, r5
			SET_DIN();
 8001ebe:	bf18      	it	ne
 8001ec0:	2201      	movne	r2, #1
			CLR_DIN();
 8001ec2:	2110      	movs	r1, #16
 8001ec4:	4630      	mov	r0, r6
 8001ec6:	f7fe fed9 	bl	8000c7c <HAL_GPIO_WritePin>
		PULSO_CLK();
 8001eca:	2001      	movs	r0, #1
 8001ecc:	f000 fa88 	bl	80023e0 <atraso_us>
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	4809      	ldr	r0, [pc, #36]	; (8001efc <cmd_LCD+0x64>)
 8001ed6:	f7fe fed1 	bl	8000c7c <HAL_GPIO_WritePin>
 8001eda:	2001      	movs	r0, #1
 8001edc:	f000 fa80 	bl	80023e0 <atraso_us>
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2108      	movs	r1, #8
 8001ee4:	4805      	ldr	r0, [pc, #20]	; (8001efc <cmd_LCD+0x64>)
 8001ee6:	f7fe fec9 	bl	8000c7c <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8001eea:	2c00      	cmp	r4, #0
 8001eec:	d1e3      	bne.n	8001eb6 <cmd_LCD+0x1e>
	
	SET_CE();
}
 8001eee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2140      	movs	r1, #64	; 0x40
 8001ef6:	4801      	ldr	r0, [pc, #4]	; (8001efc <cmd_LCD+0x64>)
 8001ef8:	f7fe bec0 	b.w	8000c7c <HAL_GPIO_WritePin>
 8001efc:	40010800 	.word	0x40010800

08001f00 <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 8001f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;
	
	SET_DC();					// dado para o LCD
 8001f02:	2201      	movs	r2, #1
 8001f04:	2120      	movs	r1, #32
{
 8001f06:	4605      	mov	r5, r0
	SET_DC();					// dado para o LCD
 8001f08:	4816      	ldr	r0, [pc, #88]	; (8001f64 <data_LCD+0x64>)
 8001f0a:	f7fe feb7 	bl	8000c7c <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2140      	movs	r1, #64	; 0x40
 8001f12:	4814      	ldr	r0, [pc, #80]	; (8001f64 <data_LCD+0x64>)
 8001f14:	f7fe feb2 	bl	8000c7c <HAL_GPIO_WritePin>
	uint32_t i=8;
 8001f18:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 8001f1a:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 8001f1c:	4e11      	ldr	r6, [pc, #68]	; (8001f64 <data_LCD+0x64>)
	{	i--;
 8001f1e:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 8001f20:	fa07 f204 	lsl.w	r2, r7, r4
 8001f24:	402a      	ands	r2, r5
			SET_DIN();
 8001f26:	bf18      	it	ne
 8001f28:	2201      	movne	r2, #1
			CLR_DIN();
 8001f2a:	2110      	movs	r1, #16
 8001f2c:	4630      	mov	r0, r6
 8001f2e:	f7fe fea5 	bl	8000c7c <HAL_GPIO_WritePin>
		PULSO_CLK();
 8001f32:	2001      	movs	r0, #1
 8001f34:	f000 fa54 	bl	80023e0 <atraso_us>
 8001f38:	2201      	movs	r2, #1
 8001f3a:	2108      	movs	r1, #8
 8001f3c:	4809      	ldr	r0, [pc, #36]	; (8001f64 <data_LCD+0x64>)
 8001f3e:	f7fe fe9d 	bl	8000c7c <HAL_GPIO_WritePin>
 8001f42:	2001      	movs	r0, #1
 8001f44:	f000 fa4c 	bl	80023e0 <atraso_us>
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2108      	movs	r1, #8
 8001f4c:	4805      	ldr	r0, [pc, #20]	; (8001f64 <data_LCD+0x64>)
 8001f4e:	f7fe fe95 	bl	8000c7c <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8001f52:	2c00      	cmp	r4, #0
 8001f54:	d1e3      	bne.n	8001f1e <data_LCD+0x1e>
	
	SET_CE();
}
 8001f56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	2140      	movs	r1, #64	; 0x40
 8001f5e:	4801      	ldr	r0, [pc, #4]	; (8001f64 <data_LCD+0x64>)
 8001f60:	f7fe be8c 	b.w	8000c7c <HAL_GPIO_WritePin>
 8001f64:	40010800 	.word	0x40010800

08001f68 <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 8001f68:	b510      	push	{r4, lr}
	// Reset the LCD to a known state
	CLR_RST();
 8001f6a:	4c11      	ldr	r4, [pc, #68]	; (8001fb0 <inic_LCD+0x48>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2180      	movs	r1, #128	; 0x80
 8001f70:	4620      	mov	r0, r4
 8001f72:	f7fe fe83 	bl	8000c7c <HAL_GPIO_WritePin>
	atraso_us(10);
 8001f76:	200a      	movs	r0, #10
 8001f78:	f000 fa32 	bl	80023e0 <atraso_us>
	SET_RST();
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	2180      	movs	r1, #128	; 0x80
 8001f80:	4620      	mov	r0, r4
 8001f82:	f7fe fe7b 	bl	8000c7c <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8001f86:	2021      	movs	r0, #33	; 0x21
 8001f88:	f7ff ff86 	bl	8001e98 <cmd_LCD>
	cmd_LCD(0xB0);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 8001f8c:	20b0      	movs	r0, #176	; 0xb0
 8001f8e:	f7ff ff83 	bl	8001e98 <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8001f92:	2004      	movs	r0, #4
 8001f94:	f7ff ff80 	bl	8001e98 <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8001f98:	2014      	movs	r0, #20
 8001f9a:	f7ff ff7d 	bl	8001e98 <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 8001f9e:	2020      	movs	r0, #32
 8001fa0:	f7ff ff7a 	bl	8001e98 <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
}
 8001fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 8001fa8:	200c      	movs	r0, #12
 8001faa:	f7ff bf75 	b.w	8001e98 <cmd_LCD>
 8001fae:	bf00      	nop
 8001fb0:	40010800 	.word	0x40010800

08001fb4 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 8001fb4:	2905      	cmp	r1, #5
 8001fb6:	bf28      	it	cs
 8001fb8:	2105      	movcs	r1, #5
	if(y>5)	y=5;
	if(x>84)	x=83;
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 8001fba:	2354      	movs	r3, #84	; 0x54
	if(x>84)	x=83;
 8001fbc:	2854      	cmp	r0, #84	; 0x54
 8001fbe:	bf88      	it	hi
 8001fc0:	2053      	movhi	r0, #83	; 0x53
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 8001fc2:	fb03 0101 	mla	r1, r3, r1, r0
 8001fc6:	4b01      	ldr	r3, [pc, #4]	; (8001fcc <goto_XY+0x18>)
 8001fc8:	6019      	str	r1, [r3, #0]
 8001fca:	4770      	bx	lr
 8001fcc:	20000f6c 	.word	0x20000f6c

08001fd0 <imprime_LCD>:
	for(i=0; i<504; i++)
		fb[i]= imagem[i];
}
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 8001fd0:	b538      	push	{r3, r4, r5, lr}
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 8001fd2:	2400      	movs	r4, #0
		data_LCD(fb[i]);
 8001fd4:	4d04      	ldr	r5, [pc, #16]	; (8001fe8 <imprime_LCD+0x18>)
 8001fd6:	5d28      	ldrb	r0, [r5, r4]
	for (i=0 ; i < 504 ; i++)
 8001fd8:	3401      	adds	r4, #1
		data_LCD(fb[i]);
 8001fda:	f7ff ff91 	bl	8001f00 <data_LCD>
	for (i=0 ; i < 504 ; i++)
 8001fde:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8001fe2:	d1f8      	bne.n	8001fd6 <imprime_LCD+0x6>
}
 8001fe4:	bd38      	pop	{r3, r4, r5, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000d74 	.word	0x20000d74

08001fec <limpa_LCD>:
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 8001fec:	2300      	movs	r3, #0
		fb[i] = 0x00;
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4a03      	ldr	r2, [pc, #12]	; (8002000 <limpa_LCD+0x14>)
 8001ff2:	5499      	strb	r1, [r3, r2]
	for ( i= 0 ; i < 504 ; i++)
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8001ffa:	d1fa      	bne.n	8001ff2 <limpa_LCD+0x6>
}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	20000d74 	.word	0x20000d74

08002004 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8002004:	292f      	cmp	r1, #47	; 0x2f
 8002006:	bf28      	it	cs
 8002008:	212f      	movcs	r1, #47	; 0x2f
	uint32_t i;
	
	if(x>83)	x=83;
	if(y>47)	y=47;
	
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 800200a:	2853      	cmp	r0, #83	; 0x53
 800200c:	f04f 0354 	mov.w	r3, #84	; 0x54
 8002010:	bf28      	it	cs
 8002012:	2053      	movcs	r0, #83	; 0x53
{
 8002014:	b510      	push	{r4, lr}
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8002016:	08cc      	lsrs	r4, r1, #3
 8002018:	fb03 0004 	mla	r0, r3, r4, r0
 800201c:	2301      	movs	r3, #1
 800201e:	4c06      	ldr	r4, [pc, #24]	; (8002038 <desenha_pixel+0x34>)
 8002020:	f001 0107 	and.w	r1, r1, #7
	
	if(propr==0)
		clr_bit(fb[i],y%8);
 8002024:	408b      	lsls	r3, r1
 8002026:	5c21      	ldrb	r1, [r4, r0]
	if(propr==0)
 8002028:	b91a      	cbnz	r2, 8002032 <desenha_pixel+0x2e>
		clr_bit(fb[i],y%8);
 800202a:	ea21 0303 	bic.w	r3, r1, r3
	else
		set_bit(fb[i],y%8);
 800202e:	5423      	strb	r3, [r4, r0]
 8002030:	bd10      	pop	{r4, pc}
 8002032:	430b      	orrs	r3, r1
 8002034:	e7fb      	b.n	800202e <desenha_pixel+0x2a>
 8002036:	bf00      	nop
 8002038:	20000d74 	.word	0x20000d74

0800203c <desenha_linha>:
//-----------------------------------------------------------------------------------------------
// Desenha linha - ALGORITMO DE BRESENHAM - (http://www.etechplanet.com/codesnippets/computer-graphics-draw-a-line-using-bresenham-algorithm.aspx)
//-----------------------------------------------------------------------------------------------
void desenha_linha(struct  pontos_t *p,		/*  p.x1=x1, p.y1=y1, p.x2=x2, p.y2=y2, passagem dos pontos por struct	*/
						   uint32_t prop)	/* 0 =  paga pixel, 1 = liga pixel				*/
{
 800203c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t i, x, y, x1, y1, x2, y2;
	int32_t dx, dy, dx1, dy1, px, py, xe, ye;

	x1 = p->x1;
	y1 = p->y1;
	x2 = p->x2;
 8002040:	6883      	ldr	r3, [r0, #8]
	x1 = p->x1;
 8002042:	6805      	ldr	r5, [r0, #0]
	y1 = p->y1;
 8002044:	6844      	ldr	r4, [r0, #4]
	y2 = p->y2;
 8002046:	68c2      	ldr	r2, [r0, #12]
	
	dx = x2-x1;
 8002048:	eba3 0905 	sub.w	r9, r3, r5
	dy = y2-y1;
 800204c:	eba2 0804 	sub.w	r8, r2, r4
	dx1 = abs(dx);
 8002050:	ea89 76e9 	eor.w	r6, r9, r9, asr #31
	dy1 = abs(dy);
 8002054:	ea88 77e8 	eor.w	r7, r8, r8, asr #31
	dx1 = abs(dx);
 8002058:	eba6 76e9 	sub.w	r6, r6, r9, asr #31
	dy1 = abs(dy);
 800205c:	eba7 77e8 	sub.w	r7, r7, r8, asr #31
	px = 2*dy1 - dx1;
	py = 2*dx1 - dy1;
		
	if(dy1 <= dx1)
 8002060:	42be      	cmp	r6, r7
{
 8002062:	468a      	mov	sl, r1
	if(dy1 <= dx1)
 8002064:	db33      	blt.n	80020ce <desenha_linha+0x92>
	{	if(dx >= 0)
 8002066:	f1b9 0f00 	cmp.w	r9, #0
			y = y1;
			xe = x2;
		}
		else
		{	x = x2;
			y = y2;
 800206a:	bfbd      	ittte	lt
 800206c:	4614      	movlt	r4, r2
			xe = x1;
 800206e:	9500      	strlt	r5, [sp, #0]
		{	x = x2;
 8002070:	461d      	movlt	r5, r3
			xe = x2;
 8002072:	9300      	strge	r3, [sp, #0]
		}
		desenha_pixel(x,y,prop);
 8002074:	460a      	mov	r2, r1
	px = 2*dy1 - dx1;
 8002076:	007b      	lsls	r3, r7, #1
		desenha_pixel(x,y,prop);
 8002078:	4621      	mov	r1, r4
 800207a:	4628      	mov	r0, r5
	px = 2*dy1 - dx1;
 800207c:	eba3 0b06 	sub.w	fp, r3, r6
 8002080:	9301      	str	r3, [sp, #4]
		desenha_pixel(x,y,prop);
 8002082:	f7ff ffbf 	bl	8002004 <desenha_pixel>
			{
				if((dx<0 && dy<0) || (dx>0 && dy>0))
					y++;
				else
					y--;
				px = px + 2*(dy1-dx1);
 8002086:	1bbe      	subs	r6, r7, r6
 8002088:	0076      	lsls	r6, r6, #1
		for(i=0; x<xe; i++)
 800208a:	9b00      	ldr	r3, [sp, #0]
 800208c:	429d      	cmp	r5, r3
 800208e:	d302      	bcc.n	8002096 <desenha_linha+0x5a>
				py = py + 2*(dx1-dy1);
			}
			desenha_pixel(x,y,prop);
		}
	}
}
 8002090:	b003      	add	sp, #12
 8002092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if(px<0)
 8002096:	f1bb 0f00 	cmp.w	fp, #0
			x++;
 800209a:	f105 0501 	add.w	r5, r5, #1
			if(px<0)
 800209e:	da07      	bge.n	80020b0 <desenha_linha+0x74>
				px = px + 2*dy1;
 80020a0:	9b01      	ldr	r3, [sp, #4]
 80020a2:	449b      	add	fp, r3
			desenha_pixel(x,y,prop);
 80020a4:	4652      	mov	r2, sl
 80020a6:	4621      	mov	r1, r4
 80020a8:	4628      	mov	r0, r5
 80020aa:	f7ff ffab 	bl	8002004 <desenha_pixel>
 80020ae:	e7ec      	b.n	800208a <desenha_linha+0x4e>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 80020b0:	f1b9 0f00 	cmp.w	r9, #0
 80020b4:	da05      	bge.n	80020c2 <desenha_linha+0x86>
 80020b6:	f1b8 0f00 	cmp.w	r8, #0
 80020ba:	da06      	bge.n	80020ca <desenha_linha+0x8e>
					y++;
 80020bc:	3401      	adds	r4, #1
				px = px + 2*(dy1-dx1);
 80020be:	44b3      	add	fp, r6
 80020c0:	e7f0      	b.n	80020a4 <desenha_linha+0x68>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 80020c2:	d002      	beq.n	80020ca <desenha_linha+0x8e>
 80020c4:	f1b8 0f00 	cmp.w	r8, #0
 80020c8:	dcf8      	bgt.n	80020bc <desenha_linha+0x80>
					y--;
 80020ca:	3c01      	subs	r4, #1
 80020cc:	e7f7      	b.n	80020be <desenha_linha+0x82>
		if(dy >= 0)
 80020ce:	f1b8 0f00 	cmp.w	r8, #0
		{	x=x2;
 80020d2:	bfbe      	ittt	lt
 80020d4:	461d      	movlt	r5, r3
			ye=y1;
 80020d6:	9400      	strlt	r4, [sp, #0]
			y=y2;
 80020d8:	4614      	movlt	r4, r2
	py = 2*dx1 - dy1;
 80020da:	ea4f 0346 	mov.w	r3, r6, lsl #1
			ye=y2;
 80020de:	bfa8      	it	ge
 80020e0:	9200      	strge	r2, [sp, #0]
		desenha_pixel(x,y,prop);
 80020e2:	4628      	mov	r0, r5
 80020e4:	460a      	mov	r2, r1
 80020e6:	4621      	mov	r1, r4
	py = 2*dx1 - dy1;
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	eba3 0b07 	sub.w	fp, r3, r7
		desenha_pixel(x,y,prop);
 80020ee:	f7ff ff89 	bl	8002004 <desenha_pixel>
				py = py + 2*(dx1-dy1);
 80020f2:	1bf6      	subs	r6, r6, r7
 80020f4:	0076      	lsls	r6, r6, #1
		for(i=0;y<ye;i++)
 80020f6:	9b00      	ldr	r3, [sp, #0]
 80020f8:	429c      	cmp	r4, r3
 80020fa:	d2c9      	bcs.n	8002090 <desenha_linha+0x54>
			if(py <= 0)
 80020fc:	f1bb 0f00 	cmp.w	fp, #0
			y++;
 8002100:	f104 0401 	add.w	r4, r4, #1
			if(py <= 0)
 8002104:	dc07      	bgt.n	8002116 <desenha_linha+0xda>
				py = py + 2*dx1;
 8002106:	9b01      	ldr	r3, [sp, #4]
 8002108:	449b      	add	fp, r3
			desenha_pixel(x,y,prop);
 800210a:	4652      	mov	r2, sl
 800210c:	4621      	mov	r1, r4
 800210e:	4628      	mov	r0, r5
 8002110:	f7ff ff78 	bl	8002004 <desenha_pixel>
 8002114:	e7ef      	b.n	80020f6 <desenha_linha+0xba>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 8002116:	f1b9 0f00 	cmp.w	r9, #0
 800211a:	da05      	bge.n	8002128 <desenha_linha+0xec>
 800211c:	f1b8 0f00 	cmp.w	r8, #0
 8002120:	da06      	bge.n	8002130 <desenha_linha+0xf4>
					x++;
 8002122:	3501      	adds	r5, #1
				py = py + 2*(dx1-dy1);
 8002124:	44b3      	add	fp, r6
 8002126:	e7f0      	b.n	800210a <desenha_linha+0xce>
				if((dx<0 && dy<0) || (dx>0 && dy>0))
 8002128:	d002      	beq.n	8002130 <desenha_linha+0xf4>
 800212a:	f1b8 0f00 	cmp.w	r8, #0
 800212e:	dcf8      	bgt.n	8002122 <desenha_linha+0xe6>
					x--;
 8002130:	3d01      	subs	r5, #1
 8002132:	e7f7      	b.n	8002124 <desenha_linha+0xe8>

08002134 <desenha_circulo>:
//--------------------------------------------------------------------------------------------------------------
// Desenha Circulo - Algoritmo de Ponto Mdio http://rosettacode.org/wiki/Bitmap/Midpoint_circle_algorithm#C
//--------------------------------------------------------------------------------------------------------------
void desenha_circulo(int32_t x0, int32_t y0,int32_t radius,	// valores int se fazem necessrio devido as comparaes
											 uint32_t prop) // 0 =  paga pixel, 1 = liga pixel				
{
 8002134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002138:	461f      	mov	r7, r3
 800213a:	b085      	sub	sp, #20
	  int f, ddF_x, ddF_y, x, y;
	  
	  if(x0>83)	x0=83;
	  if(y0>47) y0=47;
	  
	  f = 1 - radius;
 800213c:	f1c2 0301 	rsb	r3, r2, #1
 8002140:	2853      	cmp	r0, #83	; 0x53
 8002142:	9300      	str	r3, [sp, #0]
	  ddF_x = 0;
	  ddF_y = -2 * radius;
 8002144:	f06f 0301 	mvn.w	r3, #1
 8002148:	bfa8      	it	ge
 800214a:	2053      	movge	r0, #83	; 0x53
 800214c:	292f      	cmp	r1, #47	; 0x2f
 800214e:	bfa8      	it	ge
 8002150:	212f      	movge	r1, #47	; 0x2f
 8002152:	4353      	muls	r3, r2
 8002154:	460d      	mov	r5, r1
	  x = 0;
	  y = radius;
	  
	  // evita a impresso fora do domnio de x e y (erros de impresso)
	  if((y0 + radius) < 48)		desenha_pixel(x0, y0 + radius,prop);
 8002156:	1851      	adds	r1, r2, r1
 8002158:	292f      	cmp	r1, #47	; 0x2f
{
 800215a:	4614      	mov	r4, r2
 800215c:	4606      	mov	r6, r0
	  ddF_y = -2 * radius;
 800215e:	9302      	str	r3, [sp, #8]
	  if((y0 + radius) < 48)		desenha_pixel(x0, y0 + radius,prop);
 8002160:	dc02      	bgt.n	8002168 <desenha_circulo+0x34>
 8002162:	463a      	mov	r2, r7
 8002164:	f7ff ff4e 	bl	8002004 <desenha_pixel>
	  if((y0 - radius) >= 0)		desenha_pixel(x0, y0 - radius,prop);
 8002168:	1b29      	subs	r1, r5, r4
 800216a:	d403      	bmi.n	8002174 <desenha_circulo+0x40>
 800216c:	463a      	mov	r2, r7
 800216e:	4630      	mov	r0, r6
 8002170:	f7ff ff48 	bl	8002004 <desenha_pixel>
	  if((x0 + radius) < 84)		desenha_pixel(x0 + radius, y0,prop);	  
 8002174:	19a0      	adds	r0, r4, r6
 8002176:	2853      	cmp	r0, #83	; 0x53
 8002178:	dc03      	bgt.n	8002182 <desenha_circulo+0x4e>
 800217a:	463a      	mov	r2, r7
 800217c:	4629      	mov	r1, r5
 800217e:	f7ff ff41 	bl	8002004 <desenha_pixel>
	  if((x0 - radius) >= 0)		desenha_pixel(x0 - radius, y0,prop);
 8002182:	1b30      	subs	r0, r6, r4
 8002184:	d403      	bmi.n	800218e <desenha_circulo+0x5a>
 8002186:	463a      	mov	r2, r7
 8002188:	4629      	mov	r1, r5
 800218a:	f7ff ff3b 	bl	8002004 <desenha_pixel>
{
 800218e:	2300      	movs	r3, #0
 8002190:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8002194:	f105 0a01 	add.w	sl, r5, #1
 8002198:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800219c:	1c77      	adds	r7, r6, #1
 800219e:	9301      	str	r3, [sp, #4]
	  
	  while(x < y)
 80021a0:	9b01      	ldr	r3, [sp, #4]
 80021a2:	42a3      	cmp	r3, r4
 80021a4:	db02      	blt.n	80021ac <desenha_circulo+0x78>
		  if(((x0+y) <84) && ((y0+x) < 48))		desenha_pixel(x0 + y, y0 + x,1);
		  if(((x0-y) >=0) && ((y0+x) < 48))		desenha_pixel(x0 - y, y0 + x,1);
		  if(((x0+y) <84) && ((y0-x) >=0))		desenha_pixel(x0 + y, y0 - x,1);
		  if(((x0-y) >=0) && ((y0-x) >=0))		desenha_pixel(x0 - y, y0 - x,1);
	  }
}
 80021a6:	b005      	add	sp, #20
 80021a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		  if(f >= 0)
 80021ac:	9b00      	ldr	r3, [sp, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	db07      	blt.n	80021c2 <desenha_circulo+0x8e>
			  ddF_y += 2;
 80021b2:	9b02      	ldr	r3, [sp, #8]
			  y--;
 80021b4:	3c01      	subs	r4, #1
			  ddF_y += 2;
 80021b6:	3302      	adds	r3, #2
 80021b8:	9302      	str	r3, [sp, #8]
			  f += ddF_y;
 80021ba:	9a02      	ldr	r2, [sp, #8]
 80021bc:	9b00      	ldr	r3, [sp, #0]
 80021be:	4413      	add	r3, r2
 80021c0:	9300      	str	r3, [sp, #0]
		  x++;
 80021c2:	9b01      	ldr	r3, [sp, #4]
		  if(((x0+x) <84) && ((y0+y) < 48))		desenha_pixel(x0 + x, y0 + y,1);
 80021c4:	2f53      	cmp	r7, #83	; 0x53
		  x++;
 80021c6:	f103 0301 	add.w	r3, r3, #1
 80021ca:	9301      	str	r3, [sp, #4]
		  f += ddF_x + 1;
 80021cc:	9a01      	ldr	r2, [sp, #4]
 80021ce:	9b00      	ldr	r3, [sp, #0]
 80021d0:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80021d4:	f103 0301 	add.w	r3, r3, #1
 80021d8:	9300      	str	r3, [sp, #0]
		  if(((x0+x) <84) && ((y0+y) < 48))		desenha_pixel(x0 + x, y0 + y,1);
 80021da:	dc06      	bgt.n	80021ea <desenha_circulo+0xb6>
 80021dc:	1961      	adds	r1, r4, r5
 80021de:	292f      	cmp	r1, #47	; 0x2f
 80021e0:	dc03      	bgt.n	80021ea <desenha_circulo+0xb6>
 80021e2:	2201      	movs	r2, #1
 80021e4:	4638      	mov	r0, r7
 80021e6:	f7ff ff0d 	bl	8002004 <desenha_pixel>
		  if(((x0-x) >=0) && ((y0+y) < 48))		desenha_pixel(x0 - x, y0 + y,1);
 80021ea:	f1b8 0f00 	cmp.w	r8, #0
 80021ee:	db0c      	blt.n	800220a <desenha_circulo+0xd6>
 80021f0:	1961      	adds	r1, r4, r5
 80021f2:	292f      	cmp	r1, #47	; 0x2f
 80021f4:	dc03      	bgt.n	80021fe <desenha_circulo+0xca>
 80021f6:	2201      	movs	r2, #1
 80021f8:	4640      	mov	r0, r8
 80021fa:	f7ff ff03 	bl	8002004 <desenha_pixel>
		  if(((x0+x) <84) && ((y0-y) >=0))		desenha_pixel(x0 + x, y0 - y,1);
 80021fe:	2f53      	cmp	r7, #83	; 0x53
 8002200:	dd05      	ble.n	800220e <desenha_circulo+0xda>
		  if(((x0-x) >=0) && ((y0-y) >=0))		desenha_pixel(x0 - x, y0 - y,1);
 8002202:	ebb5 0b04 	subs.w	fp, r5, r4
 8002206:	d50d      	bpl.n	8002224 <desenha_circulo+0xf0>
 8002208:	e011      	b.n	800222e <desenha_circulo+0xfa>
		  if(((x0+x) <84) && ((y0-y) >=0))		desenha_pixel(x0 + x, y0 - y,1);
 800220a:	2f53      	cmp	r7, #83	; 0x53
 800220c:	dc0f      	bgt.n	800222e <desenha_circulo+0xfa>
 800220e:	ebb5 0b04 	subs.w	fp, r5, r4
 8002212:	d40c      	bmi.n	800222e <desenha_circulo+0xfa>
 8002214:	2201      	movs	r2, #1
 8002216:	4659      	mov	r1, fp
 8002218:	4638      	mov	r0, r7
 800221a:	f7ff fef3 	bl	8002004 <desenha_pixel>
		  if(((x0-x) >=0) && ((y0-y) >=0))		desenha_pixel(x0 - x, y0 - y,1);
 800221e:	f1b8 0f00 	cmp.w	r8, #0
 8002222:	db04      	blt.n	800222e <desenha_circulo+0xfa>
 8002224:	2201      	movs	r2, #1
 8002226:	4659      	mov	r1, fp
 8002228:	4640      	mov	r0, r8
 800222a:	f7ff feeb 	bl	8002004 <desenha_pixel>
		  if(((x0+y) <84) && ((y0+x) < 48))		desenha_pixel(x0 + y, y0 + x,1);
 800222e:	eb04 0b06 	add.w	fp, r4, r6
 8002232:	f1bb 0f53 	cmp.w	fp, #83	; 0x53
 8002236:	dc07      	bgt.n	8002248 <desenha_circulo+0x114>
 8002238:	f1ba 0f2f 	cmp.w	sl, #47	; 0x2f
 800223c:	dc04      	bgt.n	8002248 <desenha_circulo+0x114>
 800223e:	2201      	movs	r2, #1
 8002240:	4651      	mov	r1, sl
 8002242:	4658      	mov	r0, fp
 8002244:	f7ff fede 	bl	8002004 <desenha_pixel>
		  if(((x0-y) >=0) && ((y0+x) < 48))		desenha_pixel(x0 - y, y0 + x,1);
 8002248:	1b33      	subs	r3, r6, r4
 800224a:	d40f      	bmi.n	800226c <desenha_circulo+0x138>
 800224c:	f1ba 0f2f 	cmp.w	sl, #47	; 0x2f
 8002250:	dc06      	bgt.n	8002260 <desenha_circulo+0x12c>
 8002252:	4618      	mov	r0, r3
 8002254:	2201      	movs	r2, #1
 8002256:	4651      	mov	r1, sl
 8002258:	9303      	str	r3, [sp, #12]
 800225a:	f7ff fed3 	bl	8002004 <desenha_pixel>
 800225e:	9b03      	ldr	r3, [sp, #12]
		  if(((x0+y) <84) && ((y0-x) >=0))		desenha_pixel(x0 + y, y0 - x,1);
 8002260:	f1bb 0f53 	cmp.w	fp, #83	; 0x53
 8002264:	dd05      	ble.n	8002272 <desenha_circulo+0x13e>
		  if(((x0-y) >=0) && ((y0-x) >=0))		desenha_pixel(x0 - y, y0 - x,1);
 8002266:	f1b9 0f00 	cmp.w	r9, #0
 800226a:	e00d      	b.n	8002288 <desenha_circulo+0x154>
		  if(((x0+y) <84) && ((y0-x) >=0))		desenha_pixel(x0 + y, y0 - x,1);
 800226c:	f1bb 0f53 	cmp.w	fp, #83	; 0x53
 8002270:	dc10      	bgt.n	8002294 <desenha_circulo+0x160>
 8002272:	f1b9 0f00 	cmp.w	r9, #0
 8002276:	9303      	str	r3, [sp, #12]
 8002278:	db0c      	blt.n	8002294 <desenha_circulo+0x160>
 800227a:	2201      	movs	r2, #1
 800227c:	4649      	mov	r1, r9
 800227e:	4658      	mov	r0, fp
 8002280:	f7ff fec0 	bl	8002004 <desenha_pixel>
		  if(((x0-y) >=0) && ((y0-x) >=0))		desenha_pixel(x0 - y, y0 - x,1);
 8002284:	9b03      	ldr	r3, [sp, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	db04      	blt.n	8002294 <desenha_circulo+0x160>
 800228a:	2201      	movs	r2, #1
 800228c:	4649      	mov	r1, r9
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff feb8 	bl	8002004 <desenha_pixel>
 8002294:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8002298:	f10a 0a01 	add.w	sl, sl, #1
 800229c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80022a0:	3701      	adds	r7, #1
 80022a2:	e77d      	b.n	80021a0 <desenha_circulo+0x6c>

080022a4 <desenha_retangulo>:
*/
void desenha_retangulo(struct  pontos_t *p,	uint32_t prop)	/*  p.x1=x1, p.y1=y1, p.x2=x2, p.y2=y2, passagem dos pontos por struct	*/
															/*  ponto superior esquerdo e ponto inferior direito					*/
															/* 0 =  apaga pixel, 1 = liga pixel, 									*/
															/* 2 = preenchimento pixel apagado, 3 = preenchimento pixel ligado		*/
{	struct pontos_t pr;
 80022a4:	b570      	push	{r4, r5, r6, lr}
	uint32_t pxl, i;
			
	if(prop < 2)								// desenho com quatro linhas
 80022a6:	2901      	cmp	r1, #1
{	struct pontos_t pr;
 80022a8:	b086      	sub	sp, #24
 80022aa:	4604      	mov	r4, r0
 80022ac:	460e      	mov	r6, r1
 80022ae:	6805      	ldr	r5, [r0, #0]
 80022b0:	6842      	ldr	r2, [r0, #4]
 80022b2:	68c3      	ldr	r3, [r0, #12]
	if(prop < 2)								// desenho com quatro linhas
 80022b4:	d820      	bhi.n	80022f8 <desenha_retangulo+0x54>
	{
		pr.x1 = p->x1; pr.y1 = p->y1;
		pr.x2 = p->x1; pr.y2 = p->y2;
		desenha_linha(&pr,prop);
 80022b6:	4668      	mov	r0, sp
		pr.x1 = p->x1; pr.y1 = p->y1;
 80022b8:	9201      	str	r2, [sp, #4]
		pr.x2 = p->x1; pr.y2 = p->y2;
 80022ba:	9303      	str	r3, [sp, #12]
		pr.x1 = p->x1; pr.y1 = p->y1;
 80022bc:	9500      	str	r5, [sp, #0]
		pr.x2 = p->x1; pr.y2 = p->y2;
 80022be:	9502      	str	r5, [sp, #8]
		desenha_linha(&pr,prop);
 80022c0:	f7ff febc 	bl	800203c <desenha_linha>
		
		pr.x2 = p->x2; pr.y2 = p->y1;
 80022c4:	68a3      	ldr	r3, [r4, #8]
		desenha_linha(&pr,prop);
 80022c6:	4631      	mov	r1, r6
		pr.x2 = p->x2; pr.y2 = p->y1;
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	6863      	ldr	r3, [r4, #4]
		desenha_linha(&pr,prop);
 80022cc:	4668      	mov	r0, sp
		pr.x2 = p->x2; pr.y2 = p->y1;
 80022ce:	9303      	str	r3, [sp, #12]
		desenha_linha(&pr,prop);
 80022d0:	f7ff feb4 	bl	800203c <desenha_linha>
		
		pr.x1 = p->x2; pr.y1 = p->y2;
 80022d4:	68a3      	ldr	r3, [r4, #8]
		desenha_linha(&pr,prop);
 80022d6:	4631      	mov	r1, r6
		pr.x1 = p->x2; pr.y1 = p->y2;
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	68e3      	ldr	r3, [r4, #12]
		desenha_linha(&pr,prop);
 80022dc:	4668      	mov	r0, sp
		pr.x1 = p->x2; pr.y1 = p->y2;
 80022de:	9301      	str	r3, [sp, #4]
		desenha_linha(&pr,prop);
 80022e0:	f7ff feac 	bl	800203c <desenha_linha>
		
		pr.x2 = p->x1; pr.y2 = p->y2;
 80022e4:	6823      	ldr	r3, [r4, #0]
		desenha_linha(&pr,prop);
 80022e6:	4631      	mov	r1, r6
		pr.x2 = p->x1; pr.y2 = p->y2;
 80022e8:	9302      	str	r3, [sp, #8]
 80022ea:	68e3      	ldr	r3, [r4, #12]
		desenha_linha(&pr,prop);
 80022ec:	4668      	mov	r0, sp
		pr.x2 = p->x1; pr.y2 = p->y2;
 80022ee:	9303      	str	r3, [sp, #12]
		desenha_linha(&pr,prop);
 80022f0:	f7ff fea4 	bl	800203c <desenha_linha>
			pr.x1 = i;
			pr.x2 = i;
			desenha_linha(&pr,pxl);
		}
	}
}
 80022f4:	b006      	add	sp, #24
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
		if(prop == 2)							// propriedade para ligar ou apagar os pixeis
 80022f8:	1e8e      	subs	r6, r1, #2
 80022fa:	bf18      	it	ne
 80022fc:	2601      	movne	r6, #1
		pr.y1 = p->y1;
 80022fe:	9201      	str	r2, [sp, #4]
		pr.y2 = p->y2;
 8002300:	9303      	str	r3, [sp, #12]
		for(i = p->x1; i <= p->x2; i++)			// desenha as linhas verticalmente
 8002302:	68a3      	ldr	r3, [r4, #8]
 8002304:	429d      	cmp	r5, r3
 8002306:	d8f5      	bhi.n	80022f4 <desenha_retangulo+0x50>
			desenha_linha(&pr,pxl);
 8002308:	4631      	mov	r1, r6
 800230a:	4668      	mov	r0, sp
			pr.x1 = i;
 800230c:	9500      	str	r5, [sp, #0]
			pr.x2 = i;
 800230e:	9502      	str	r5, [sp, #8]
			desenha_linha(&pr,pxl);
 8002310:	f7ff fe94 	bl	800203c <desenha_linha>
		for(i = p->x1; i <= p->x2; i++)			// desenha as linhas verticalmente
 8002314:	3501      	adds	r5, #1
 8002316:	e7f4      	b.n	8002302 <desenha_retangulo+0x5e>

08002318 <escreve_Nr_Peq>:
	}
	//------------------------------------------------------------------------------------------	
}
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8002318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800231c:	b089      	sub	sp, #36	; 0x24
 800231e:	4607      	mov	r7, r0
 8002320:	9101      	str	r1, [sp, #4]
	uint32_t n=0, i, j, px=0, neg=0;
	unsigned char digitos[11];	// mximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
		digitos[i] = ' ';
 8002322:	2020      	movs	r0, #32
	for(i=0; i<11; i++)
 8002324:	2100      	movs	r1, #0
		digitos[i] = ' ';
 8002326:	f10d 0814 	add.w	r8, sp, #20
 800232a:	f801 0008 	strb.w	r0, [r1, r8]
	for(i=0; i<11; i++)
 800232e:	3101      	adds	r1, #1
 8002330:	290b      	cmp	r1, #11
 8002332:	d1fa      	bne.n	800232a <escreve_Nr_Peq+0x12>
		
	if(valor<0)
 8002334:	2a00      	cmp	r2, #0
	{
		neg=1;
 8002336:	bfb4      	ite	lt
 8002338:	2001      	movlt	r0, #1
	uint32_t n=0, i, j, px=0, neg=0;
 800233a:	2000      	movge	r0, #0
		neg=1;
 800233c:	f04f 0100 	mov.w	r1, #0
		valor = valor*-1;
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8002340:	f04f 060a 	mov.w	r6, #10
		valor = valor*-1;
 8002344:	bfb8      	it	lt
 8002346:	4252      	neglt	r2, r2
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8002348:	fb92 f5f6 	sdiv	r5, r2, r6
 800234c:	fb06 2215 	mls	r2, r6, r5, r2
		valor /=10;						//pega o inteiro da diviso por 10
		n++;
 8002350:	1c4c      	adds	r4, r1, #1
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8002352:	f808 2001 	strb.w	r2, [r8, r1]
		
	}while (valor!=0);
 8002356:	462a      	mov	r2, r5
 8002358:	bbad      	cbnz	r5, 80023c6 <escreve_Nr_Peq+0xae>
	
	if(neg!=0)
 800235a:	b128      	cbz	r0, 8002368 <escreve_Nr_Peq+0x50>
	{
		digitos[n] = '-';	// sinal de menos
 800235c:	aa08      	add	r2, sp, #32
 800235e:	4414      	add	r4, r2
 8002360:	222d      	movs	r2, #45	; 0x2d
 8002362:	f804 2c0c 	strb.w	r2, [r4, #-12]
		n++;
 8002366:	1c8c      	adds	r4, r1, #2
		
	}
	
	if(quant2Print != 0)
 8002368:	2b00      	cmp	r3, #0
 800236a:	bf18      	it	ne
 800236c:	461c      	movne	r4, r3
			for(j=0; j<5; j++)	// altura
			{
				if(digitos[n-1] == '-')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
				else if(digitos[n-1] != ' ')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 800236e:	f8df a06c 	ldr.w	sl, [pc, #108]	; 80023dc <escreve_Nr_Peq+0xc4>
		for(i=0; i<4; i++)		// largura
 8002372:	2500      	movs	r5, #0
				if(digitos[n-1] == '-')
 8002374:	eb08 0304 	add.w	r3, r8, r4
 8002378:	9302      	str	r3, [sp, #8]
	if(quant2Print != 0)
 800237a:	2600      	movs	r6, #0
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 800237c:	eb0a 0305 	add.w	r3, sl, r5
	if(quant2Print != 0)
 8002380:	f8dd b004 	ldr.w	fp, [sp, #4]
 8002384:	eb07 0905 	add.w	r9, r7, r5
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8002388:	9303      	str	r3, [sp, #12]
				if(digitos[n-1] == '-')
 800238a:	9b02      	ldr	r3, [sp, #8]
 800238c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8002390:	2a2d      	cmp	r2, #45	; 0x2d
 8002392:	d11a      	bne.n	80023ca <escreve_Nr_Peq+0xb2>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8002394:	9b03      	ldr	r3, [sp, #12]
 8002396:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 800239a:	2201      	movs	r2, #1
 800239c:	40b2      	lsls	r2, r6
 800239e:	400a      	ands	r2, r1
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80023a0:	4659      	mov	r1, fp
 80023a2:	4648      	mov	r0, r9
			for(j=0; j<5; j++)	// altura
 80023a4:	3601      	adds	r6, #1
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80023a6:	f7ff fe2d 	bl	8002004 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 80023aa:	2e05      	cmp	r6, #5
 80023ac:	f10b 0b01 	add.w	fp, fp, #1
 80023b0:	d1eb      	bne.n	800238a <escreve_Nr_Peq+0x72>
		for(i=0; i<4; i++)		// largura
 80023b2:	3501      	adds	r5, #1
 80023b4:	2d04      	cmp	r5, #4
 80023b6:	d1e0      	bne.n	800237a <escreve_Nr_Peq+0x62>
			}
		} 
		px++;
		n--;
	} while (n!=0);
 80023b8:	3c01      	subs	r4, #1
 80023ba:	f107 0704 	add.w	r7, r7, #4
 80023be:	d1d8      	bne.n	8002372 <escreve_Nr_Peq+0x5a>
}
 80023c0:	b009      	add	sp, #36	; 0x24
 80023c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		n++;
 80023c6:	4621      	mov	r1, r4
 80023c8:	e7be      	b.n	8002348 <escreve_Nr_Peq+0x30>
				else if(digitos[n-1] != ' ')
 80023ca:	2a20      	cmp	r2, #32
 80023cc:	d003      	beq.n	80023d6 <escreve_Nr_Peq+0xbe>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 80023ce:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 80023d2:	5d51      	ldrb	r1, [r2, r5]
 80023d4:	e7e1      	b.n	800239a <escreve_Nr_Peq+0x82>
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	e7e2      	b.n	80023a0 <escreve_Nr_Peq+0x88>
 80023da:	bf00      	nop
 80023dc:	08002a01 	.word	0x08002a01

080023e0 <atraso_us>:
#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 80023e0:	f240 010c 	movw	r1, #12
 80023e4:	f2c0 0100 	movt	r1, #0
 80023e8:	fb00 f001 	mul.w	r0, r0, r1

080023ec <r_us>:
 80023ec:	3801      	subs	r0, #1
 80023ee:	d1fd      	bne.n	80023ec <r_us>
 80023f0:	4770      	bx	lr

080023f2 <vTask_LCD_Print>:
}

//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 80023f2:	b508      	push	{r3, lr}
	while(1) imprime_LCD();
 80023f4:	f7ff fdec 	bl	8001fd0 <imprime_LCD>
 80023f8:	e7fc      	b.n	80023f4 <vTask_LCD_Print+0x2>

080023fa <vTask_Quadradinhos>:
}
//---------------------------------------------------------------------------------------------------


void vTask_Quadradinhos (void *pvParameters){
 80023fa:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct pontos_quadrado_t quadrado;
	quadrado.x1 = lim_inf_X;	quadrado.y1 = lim_inf_Y;
	quadrado.x2 = lim_sup_X;	quadrado.y2 = lim_sup_Y;
 80023fc:	2000      	movs	r0, #0
 80023fe:	210a      	movs	r1, #10
 8002400:	2250      	movs	r2, #80	; 0x50
 8002402:	2319      	movs	r3, #25
 8002404:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	while (1){

			desenha_retangulo(&quadrado,3);
 8002408:	2103      	movs	r1, #3
 800240a:	4668      	mov	r0, sp
 800240c:	f7ff ff4a 	bl	80022a4 <desenha_retangulo>
 8002410:	e7fa      	b.n	8002408 <vTask_Quadradinhos+0xe>
	...

08002414 <vTask_Bola>:
}
void vTask_Bola (void *pvParameters){
	uint32_t x=50;
	uint32_t y=50;
	uint32_t i=0,flag=0;
	desenha_circulo(x,y,2,1);
 8002414:	2132      	movs	r1, #50	; 0x32
void vTask_Bola (void *pvParameters){
 8002416:	b538      	push	{r3, r4, r5, lr}
	desenha_circulo(x,y,2,1);
 8002418:	2202      	movs	r2, #2
 800241a:	2301      	movs	r3, #1
 800241c:	4608      	mov	r0, r1
 800241e:	f7ff fe89 	bl	8002134 <desenha_circulo>
	while (1){
			posicao_bola_x[0]=x;
 8002422:	2532      	movs	r5, #50	; 0x32
 8002424:	4c07      	ldr	r4, [pc, #28]	; (8002444 <vTask_Bola+0x30>)
			posicao_bola_y[0]=y;
			escreve_Nr_Peq(0,0,posicao_base_x2[0],10);
 8002426:	2200      	movs	r2, #0
 8002428:	230a      	movs	r3, #10
 800242a:	4611      	mov	r1, r2
 800242c:	4610      	mov	r0, r2
			posicao_bola_x[0]=x;
 800242e:	6025      	str	r5, [r4, #0]
			escreve_Nr_Peq(0,0,posicao_base_x2[0],10);
 8002430:	f7ff ff72 	bl	8002318 <escreve_Nr_Peq>
			escreve_Nr_Peq(0,6,posicao_bola_x[0],10);
 8002434:	230a      	movs	r3, #10
 8002436:	6822      	ldr	r2, [r4, #0]
 8002438:	2106      	movs	r1, #6
 800243a:	2000      	movs	r0, #0
 800243c:	f7ff ff6c 	bl	8002318 <escreve_Nr_Peq>
 8002440:	e7f1      	b.n	8002426 <vTask_Bola+0x12>
 8002442:	bf00      	nop
 8002444:	20000f70 	.word	0x20000f70

08002448 <vTask_Base>:

void vTask_Base (void *pvParameters){
	struct pontos_t t;
	uint32_t i=0;
	t.x2 =50; //sup_x  largura da linha (fica maior quando aumenta o numero)
	t.y2 =45; //sup_y //altura (fica maior quando diminui o numero)
 8002448:	222d      	movs	r2, #45	; 0x2d
void vTask_Base (void *pvParameters){
 800244a:	b570      	push	{r4, r5, r6, lr}
 800244c:	b086      	sub	sp, #24
	t.x2 =50; //sup_x  largura da linha (fica maior quando aumenta o numero)
 800244e:	2332      	movs	r3, #50	; 0x32
	t.y2 =45; //sup_y //altura (fica maior quando diminui o numero)
 8002450:	9203      	str	r2, [sp, #12]
	t.x1 = 30; //inf_x // comprimento (linha maior quando diminui o numero
 8002452:	221e      	movs	r2, #30
	desenha_retangulo(&t,3);

	while (1){
		//escreve_Nr_Peq(0,0, valor_ADC[1],10);

		if(valor_ADC[1]>2500){//direita
 8002454:	4c1a      	ldr	r4, [pc, #104]	; (80024c0 <vTask_Base+0x78>)
	desenha_retangulo(&t,3);
 8002456:	2103      	movs	r1, #3
 8002458:	4668      	mov	r0, sp
	t.x2 =50; //sup_x  largura da linha (fica maior quando aumenta o numero)
 800245a:	9302      	str	r3, [sp, #8]
	t.y1 = 50; //inf_y //
 800245c:	e88d 000c 	stmia.w	sp, {r2, r3}
		if(valor_ADC[1]>2500){//direita
 8002460:	f640 15c4 	movw	r5, #2500	; 0x9c4
	desenha_retangulo(&t,3);
 8002464:	f7ff ff1e 	bl	80022a4 <desenha_retangulo>
 8002468:	4626      	mov	r6, r4
		if(valor_ADC[1]>2500){//direita
 800246a:	6863      	ldr	r3, [r4, #4]
 800246c:	42ab      	cmp	r3, r5
 800246e:	d90d      	bls.n	800248c <vTask_Base+0x44>
			desenha_retangulo(&t,2);
 8002470:	2102      	movs	r1, #2
 8002472:	4668      	mov	r0, sp
 8002474:	f7ff ff16 	bl	80022a4 <desenha_retangulo>
			t.x2+=1;
 8002478:	9b02      	ldr	r3, [sp, #8]
			t.x1+=1;
			desenha_retangulo(&t,3);
 800247a:	2103      	movs	r1, #3
			t.x2+=1;
 800247c:	3301      	adds	r3, #1
 800247e:	9302      	str	r3, [sp, #8]
			t.x1+=1;
 8002480:	9b00      	ldr	r3, [sp, #0]
			desenha_retangulo(&t,3);
 8002482:	4668      	mov	r0, sp
			t.x1+=1;
 8002484:	3301      	adds	r3, #1
 8002486:	9300      	str	r3, [sp, #0]
			desenha_retangulo(&t,3);
 8002488:	f7ff ff0c 	bl	80022a4 <desenha_retangulo>
		}
		HAL_Delay(100);
 800248c:	2064      	movs	r0, #100	; 0x64
 800248e:	f7fd fe83 	bl	8000198 <HAL_Delay>

		if(valor_ADC[1]<1000){//esquerda
 8002492:	6873      	ldr	r3, [r6, #4]
 8002494:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002498:	d20d      	bcs.n	80024b6 <vTask_Base+0x6e>
			desenha_retangulo(&t,2);
 800249a:	2102      	movs	r1, #2
 800249c:	4668      	mov	r0, sp
 800249e:	f7ff ff01 	bl	80022a4 <desenha_retangulo>
			t.x2-=1;
 80024a2:	9b02      	ldr	r3, [sp, #8]
			t.x1-=1;

			desenha_retangulo(&t,3);
 80024a4:	2103      	movs	r1, #3
			t.x2-=1;
 80024a6:	3b01      	subs	r3, #1
 80024a8:	9302      	str	r3, [sp, #8]
			t.x1-=1;
 80024aa:	9b00      	ldr	r3, [sp, #0]
			desenha_retangulo(&t,3);
 80024ac:	4668      	mov	r0, sp
			t.x1-=1;
 80024ae:	3b01      	subs	r3, #1
 80024b0:	9300      	str	r3, [sp, #0]
			desenha_retangulo(&t,3);
 80024b2:	f7ff fef7 	bl	80022a4 <desenha_retangulo>
		}
		posicao_base_x1[0]=t.x1;
 80024b6:	9a00      	ldr	r2, [sp, #0]

		for(i=1 ;t.x1!=t.x2; i++){
 80024b8:	9b02      	ldr	r3, [sp, #8]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d1fd      	bne.n	80024ba <vTask_Base+0x72>
 80024be:	e7d4      	b.n	800246a <vTask_Base+0x22>
 80024c0:	20001104 	.word	0x20001104

080024c4 <HAL_ADC_ConvCpltCallback>:
	if(hadc->Instance == ADC1)
 80024c4:	6802      	ldr	r2, [r0, #0]
 80024c6:	4b05      	ldr	r3, [pc, #20]	; (80024dc <HAL_ADC_ConvCpltCallback+0x18>)
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d105      	bne.n	80024d8 <HAL_ADC_ConvCpltCallback+0x14>
		valor_ADC[0]=ADC_buffer[0];
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <HAL_ADC_ConvCpltCallback+0x1c>)
 80024ce:	4b05      	ldr	r3, [pc, #20]	; (80024e4 <HAL_ADC_ConvCpltCallback+0x20>)
 80024d0:	6811      	ldr	r1, [r2, #0]
		valor_ADC[1]=ADC_buffer[1];
 80024d2:	6852      	ldr	r2, [r2, #4]
		valor_ADC[0]=ADC_buffer[0];
 80024d4:	6019      	str	r1, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40012400 	.word	0x40012400
 80024e0:	20001180 	.word	0x20001180
 80024e4:	20001104 	.word	0x20001104

080024e8 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 80024ec:	b530      	push	{r4, r5, lr}
 80024ee:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024f0:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024f2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80024f4:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024f6:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024f8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024fa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024fe:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002500:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002502:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002504:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002506:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002508:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800250a:	f7fe fbbd 	bl	8000c88 <HAL_RCC_OscConfig>
 800250e:	b100      	cbz	r0, 8002512 <SystemClock_Config+0x2a>
 8002510:	e7fe      	b.n	8002510 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002512:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002514:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002518:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800251a:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800251c:	4621      	mov	r1, r4
 800251e:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002520:	9505      	str	r5, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002522:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002524:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002526:	f7fe fd77 	bl	8001018 <HAL_RCC_ClockConfig>
 800252a:	b100      	cbz	r0, 800252e <SystemClock_Config+0x46>
 800252c:	e7fe      	b.n	800252c <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800252e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002532:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002534:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002536:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002538:	f7fe fe46 	bl	80011c8 <HAL_RCCEx_PeriphCLKConfig>
 800253c:	4604      	mov	r4, r0
 800253e:	b100      	cbz	r0, 8002542 <SystemClock_Config+0x5a>
 8002540:	e7fe      	b.n	8002540 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002542:	f7fe fe0d 	bl	8001160 <HAL_RCC_GetHCLKFreq>
 8002546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800254a:	fbb0 f0f3 	udiv	r0, r0, r3
 800254e:	f7fe f98d 	bl	800086c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002552:	2004      	movs	r0, #4
 8002554:	f7fe f9a0 	bl	8000898 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002558:	4622      	mov	r2, r4
 800255a:	4629      	mov	r1, r5
 800255c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002560:	f7fe f944 	bl	80007ec <HAL_NVIC_SetPriority>
}
 8002564:	b015      	add	sp, #84	; 0x54
 8002566:	bd30      	pop	{r4, r5, pc}

08002568 <main>:
{
 8002568:	b5f0      	push	{r4, r5, r6, r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800256a:	4c5b      	ldr	r4, [pc, #364]	; (80026d8 <main+0x170>)
{
 800256c:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 800256e:	f7fd fdef 	bl	8000150 <HAL_Init>
  SystemClock_Config();
 8002572:	f7ff ffb9 	bl	80024e8 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002576:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002578:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800257a:	f043 0310 	orr.w	r3, r3, #16
 800257e:	61a3      	str	r3, [r4, #24]
 8002580:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002582:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002586:	f003 0310 	and.w	r3, r3, #16
 800258a:	9303      	str	r3, [sp, #12]
 800258c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800258e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002590:	4852      	ldr	r0, [pc, #328]	; (80026dc <main+0x174>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002592:	f043 0320 	orr.w	r3, r3, #32
 8002596:	61a3      	str	r3, [r4, #24]
 8002598:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259a:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	9304      	str	r3, [sp, #16]
 80025a2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a4:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a6:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	61a3      	str	r3, [r4, #24]
 80025ae:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025b0:	2500      	movs	r5, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	9305      	str	r3, [sp, #20]
 80025b8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80025ba:	f7fe fb5f 	bl	8000c7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80025be:	2200      	movs	r2, #0
 80025c0:	21f8      	movs	r1, #248	; 0xf8
 80025c2:	4847      	ldr	r0, [pc, #284]	; (80026e0 <main+0x178>)
 80025c4:	f7fe fb5a 	bl	8000c7c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025cc:	a906      	add	r1, sp, #24
 80025ce:	4843      	ldr	r0, [pc, #268]	; (80026dc <main+0x174>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025d0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d2:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d4:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025d6:	f7fe fa71 	bl	8000abc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80025da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025de:	a906      	add	r1, sp, #24
 80025e0:	483e      	ldr	r0, [pc, #248]	; (80026dc <main+0x174>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80025e2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e4:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025e6:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e8:	f7fe fa68 	bl	8000abc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6 
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80025ec:	23f8      	movs	r3, #248	; 0xf8
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ee:	a906      	add	r1, sp, #24
 80025f0:	483b      	ldr	r0, [pc, #236]	; (80026e0 <main+0x178>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80025f2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f4:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f8:	f7fe fa60 	bl	8000abc <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025fc:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80025fe:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002600:	4333      	orrs	r3, r6
 8002602:	6163      	str	r3, [r4, #20]
 8002604:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002606:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002608:	4033      	ands	r3, r6
 800260a:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800260c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800260e:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002610:	f7fe f8ec 	bl	80007ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002614:	200b      	movs	r0, #11
 8002616:	f7fe f91d 	bl	8000854 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 800261a:	4c32      	ldr	r4, [pc, #200]	; (80026e4 <main+0x17c>)
 800261c:	4b32      	ldr	r3, [pc, #200]	; (80026e8 <main+0x180>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800261e:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8002620:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002622:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002626:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002628:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = ENABLE;
 800262c:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800262e:	6165      	str	r5, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002630:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002632:	6065      	str	r5, [r4, #4]
  hadc1.Init.NbrOfConversion = 2;
 8002634:	6127      	str	r7, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002636:	f7fe f845 	bl	80006c4 <HAL_ADC_Init>
 800263a:	b100      	cbz	r0, 800263e <main+0xd6>
 800263c:	e7fe      	b.n	800263c <main+0xd4>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800263e:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002640:	a906      	add	r1, sp, #24
 8002642:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8002644:	9606      	str	r6, [sp, #24]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002646:	9607      	str	r6, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002648:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800264a:	f7fd fe69 	bl	8000320 <HAL_ADC_ConfigChannel>
 800264e:	b100      	cbz	r0, 8002652 <main+0xea>
 8002650:	e7fe      	b.n	8002650 <main+0xe8>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002652:	a906      	add	r1, sp, #24
 8002654:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 8002656:	9706      	str	r7, [sp, #24]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002658:	9707      	str	r7, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800265a:	f7fd fe61 	bl	8000320 <HAL_ADC_ConfigChannel>
 800265e:	4605      	mov	r5, r0
 8002660:	b100      	cbz	r0, 8002664 <main+0xfc>
 8002662:	e7fe      	b.n	8002662 <main+0xfa>
	inic_LCD();
 8002664:	f7ff fc80 	bl	8001f68 <inic_LCD>
	limpa_LCD();
 8002668:	f7ff fcc0 	bl	8001fec <limpa_LCD>
	goto_XY(0, 0);
 800266c:	4629      	mov	r1, r5
 800266e:	4628      	mov	r0, r5
 8002670:	f7ff fca0 	bl	8001fb4 <goto_XY>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8002674:	463a      	mov	r2, r7
 8002676:	491d      	ldr	r1, [pc, #116]	; (80026ec <main+0x184>)
 8002678:	4620      	mov	r0, r4
 800267a:	f7fd ff73 	bl	8000564 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 800267e:	4620      	mov	r0, r4
 8002680:	f7fd ff0a 	bl	8000498 <HAL_ADC_Start_IT>
	imprime_LCD();
 8002684:	f7ff fca4 	bl	8001fd0 <imprime_LCD>
	HAL_Delay(1000);
 8002688:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800268c:	f7fd fd84 	bl	8000198 <HAL_Delay>
	xTaskCreate(vTask_LCD_Print, "Task 1", 100, NULL, 1,NULL);
 8002690:	462b      	mov	r3, r5
 8002692:	2264      	movs	r2, #100	; 0x64
 8002694:	4916      	ldr	r1, [pc, #88]	; (80026f0 <main+0x188>)
 8002696:	9501      	str	r5, [sp, #4]
 8002698:	9600      	str	r6, [sp, #0]
 800269a:	4816      	ldr	r0, [pc, #88]	; (80026f4 <main+0x18c>)
 800269c:	f7ff f95a 	bl	8001954 <xTaskCreate>
	xTaskCreate(vTask_Quadradinhos,"Quadradinhos",100,NULL,1,NULL);
 80026a0:	462b      	mov	r3, r5
 80026a2:	2264      	movs	r2, #100	; 0x64
 80026a4:	4914      	ldr	r1, [pc, #80]	; (80026f8 <main+0x190>)
 80026a6:	9501      	str	r5, [sp, #4]
 80026a8:	9600      	str	r6, [sp, #0]
 80026aa:	4814      	ldr	r0, [pc, #80]	; (80026fc <main+0x194>)
 80026ac:	f7ff f952 	bl	8001954 <xTaskCreate>
	xTaskCreate(vTask_Bola,"Bola",100,NULL,1,NULL);
 80026b0:	462b      	mov	r3, r5
 80026b2:	2264      	movs	r2, #100	; 0x64
 80026b4:	4912      	ldr	r1, [pc, #72]	; (8002700 <main+0x198>)
 80026b6:	9501      	str	r5, [sp, #4]
 80026b8:	9600      	str	r6, [sp, #0]
 80026ba:	4812      	ldr	r0, [pc, #72]	; (8002704 <main+0x19c>)
 80026bc:	f7ff f94a 	bl	8001954 <xTaskCreate>
	xTaskCreate(vTask_Base,"Base",100,NULL,1,NULL);
 80026c0:	462b      	mov	r3, r5
 80026c2:	2264      	movs	r2, #100	; 0x64
 80026c4:	4910      	ldr	r1, [pc, #64]	; (8002708 <main+0x1a0>)
 80026c6:	9501      	str	r5, [sp, #4]
 80026c8:	9600      	str	r6, [sp, #0]
 80026ca:	4810      	ldr	r0, [pc, #64]	; (800270c <main+0x1a4>)
 80026cc:	f7ff f942 	bl	8001954 <xTaskCreate>
	vTaskStartScheduler();	// apos este comando o RTOS passa a executar as tarefas
 80026d0:	f7ff fa10 	bl	8001af4 <vTaskStartScheduler>
 80026d4:	e7fe      	b.n	80026d4 <main+0x16c>
 80026d6:	bf00      	nop
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40011000 	.word	0x40011000
 80026e0:	40010800 	.word	0x40010800
 80026e4:	2000110c 	.word	0x2000110c
 80026e8:	40012400 	.word	0x40012400
 80026ec:	20001180 	.word	0x20001180
 80026f0:	08002a2d 	.word	0x08002a2d
 80026f4:	080023f3 	.word	0x080023f3
 80026f8:	08002a34 	.word	0x08002a34
 80026fc:	080023fb 	.word	0x080023fb
 8002700:	08002a41 	.word	0x08002a41
 8002704:	08002415 	.word	0x08002415
 8002708:	08002a46 	.word	0x08002a46
 800270c:	08002449 	.word	0x08002449

08002710 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002710:	6802      	ldr	r2, [r0, #0]
 8002712:	4b03      	ldr	r3, [pc, #12]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002714:	429a      	cmp	r2, r3
 8002716:	d101      	bne.n	800271c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8002718:	f7fd bd2c 	b.w	8000174 <HAL_IncTick>
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40000800 	.word	0x40000800

08002724 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8002724:	e7fe      	b.n	8002724 <_Error_Handler>
	...

08002728 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002728:	4b20      	ldr	r3, [pc, #128]	; (80027ac <HAL_MspInit+0x84>)
{
 800272a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800272c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	619a      	str	r2, [r3, #24]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	9301      	str	r3, [sp, #4]
 800273e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	f7fe f842 	bl	80007c8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	f06f 000b 	mvn.w	r0, #11
 800274a:	4611      	mov	r1, r2
 800274c:	f7fe f84e 	bl	80007ec <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002750:	2200      	movs	r2, #0
 8002752:	f06f 000a 	mvn.w	r0, #10
 8002756:	4611      	mov	r1, r2
 8002758:	f7fe f848 	bl	80007ec <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800275c:	2200      	movs	r2, #0
 800275e:	f06f 0009 	mvn.w	r0, #9
 8002762:	4611      	mov	r1, r2
 8002764:	f7fe f842 	bl	80007ec <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	f06f 0004 	mvn.w	r0, #4
 800276e:	4611      	mov	r1, r2
 8002770:	f7fe f83c 	bl	80007ec <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	f06f 0003 	mvn.w	r0, #3
 800277a:	4611      	mov	r1, r2
 800277c:	f7fe f836 	bl	80007ec <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002780:	2200      	movs	r2, #0
 8002782:	210f      	movs	r1, #15
 8002784:	f06f 0001 	mvn.w	r0, #1
 8002788:	f7fe f830 	bl	80007ec <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800278c:	2200      	movs	r2, #0
 800278e:	210f      	movs	r1, #15
 8002790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002794:	f7fe f82a 	bl	80007ec <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002798:	4a05      	ldr	r2, [pc, #20]	; (80027b0 <HAL_MspInit+0x88>)
 800279a:	6853      	ldr	r3, [r2, #4]
 800279c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027a6:	b003      	add	sp, #12
 80027a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40010000 	.word	0x40010000

080027b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027b4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80027b6:	6802      	ldr	r2, [r0, #0]
 80027b8:	4b1e      	ldr	r3, [pc, #120]	; (8002834 <HAL_ADC_MspInit+0x80>)
{
 80027ba:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 80027bc:	429a      	cmp	r2, r3
{
 80027be:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 80027c0:	d135      	bne.n	800282e <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027c2:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80027c6:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c8:	481b      	ldr	r0, [pc, #108]	; (8002838 <HAL_ADC_MspInit+0x84>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027ce:	619a      	str	r2, [r3, #24]
 80027d0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d2:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80027dc:	2306      	movs	r3, #6
 80027de:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027e0:	2303      	movs	r3, #3
 80027e2:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e4:	f7fe f96a 	bl	8000abc <HAL_GPIO_Init>
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027e8:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_adc1.Instance = DMA1_Channel1;
 80027ec:	4c13      	ldr	r4, [pc, #76]	; (800283c <HAL_ADC_MspInit+0x88>)
 80027ee:	4b14      	ldr	r3, [pc, #80]	; (8002840 <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027f0:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Instance = DMA1_Channel1;
 80027f6:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027f8:	2680      	movs	r6, #128	; 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027fa:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027fc:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027fe:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002800:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002802:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002804:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002806:	60e6      	str	r6, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002808:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800280a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800280c:	f7fe f850 	bl	80008b0 <HAL_DMA_Init>
 8002810:	b118      	cbz	r0, 800281a <HAL_ADC_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 8002812:	4631      	mov	r1, r6
 8002814:	480b      	ldr	r0, [pc, #44]	; (8002844 <HAL_ADC_MspInit+0x90>)
 8002816:	f7ff ff85 	bl	8002724 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800281a:	622c      	str	r4, [r5, #32]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800281c:	2012      	movs	r0, #18
 800281e:	2200      	movs	r2, #0
 8002820:	2105      	movs	r1, #5
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002822:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8002824:	f7fd ffe2 	bl	80007ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002828:	2012      	movs	r0, #18
 800282a:	f7fe f813 	bl	8000854 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800282e:	b006      	add	sp, #24
 8002830:	bd70      	pop	{r4, r5, r6, pc}
 8002832:	bf00      	nop
 8002834:	40012400 	.word	0x40012400
 8002838:	40010800 	.word	0x40010800
 800283c:	2000113c 	.word	0x2000113c
 8002840:	40020008 	.word	0x40020008
 8002844:	08002a4b 	.word	0x08002a4b

08002848 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002848:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 800284a:	4601      	mov	r1, r0
{
 800284c:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 800284e:	2200      	movs	r2, #0
 8002850:	201e      	movs	r0, #30
 8002852:	f7fd ffcb 	bl	80007ec <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8002856:	201e      	movs	r0, #30
 8002858:	f7fd fffc 	bl	8000854 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800285c:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800285e:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002860:	69da      	ldr	r2, [r3, #28]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002862:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002864:	f042 0204 	orr.w	r2, r2, #4
 8002868:	61da      	str	r2, [r3, #28]
 800286a:	69db      	ldr	r3, [r3, #28]
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800286c:	4c11      	ldr	r4, [pc, #68]	; (80028b4 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	9302      	str	r3, [sp, #8]
 8002874:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002876:	f7fe fc89 	bl	800118c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800287a:	f7fe fc77 	bl	800116c <HAL_RCC_GetPCLK1Freq>
  htim4.Instance = TIM4;
 800287e:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <HAL_InitTick+0x70>)
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002880:	0040      	lsls	r0, r0, #1
  htim4.Instance = TIM4;
 8002882:	6023      	str	r3, [r4, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8002884:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002888:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800288a:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <HAL_InitTick+0x74>)
 800288c:	fbb0 f0f3 	udiv	r0, r0, r3
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 8002890:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002892:	3801      	subs	r0, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 8002894:	6060      	str	r0, [r4, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8002896:	4620      	mov	r0, r4
  htim4.Init.ClockDivision = 0;
 8002898:	6123      	str	r3, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289a:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800289c:	f7fe fdf6 	bl	800148c <HAL_TIM_Base_Init>
 80028a0:	b920      	cbnz	r0, 80028ac <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80028a2:	4620      	mov	r0, r4
 80028a4:	f7fe fd09 	bl	80012ba <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 80028a8:	b008      	add	sp, #32
 80028aa:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 80028ac:	2001      	movs	r0, #1
 80028ae:	e7fb      	b.n	80028a8 <HAL_InitTick+0x60>
 80028b0:	40021000 	.word	0x40021000
 80028b4:	20001188 	.word	0x20001188
 80028b8:	40000800 	.word	0x40000800
 80028bc:	000f4240 	.word	0x000f4240

080028c0 <NMI_Handler>:
 80028c0:	4770      	bx	lr

080028c2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80028c2:	e7fe      	b.n	80028c2 <HardFault_Handler>

080028c4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80028c4:	e7fe      	b.n	80028c4 <MemManage_Handler>

080028c6 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80028c6:	e7fe      	b.n	80028c6 <BusFault_Handler>

080028c8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80028c8:	e7fe      	b.n	80028c8 <UsageFault_Handler>

080028ca <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80028ca:	4770      	bx	lr

080028cc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80028cc:	f7fe bdfa 	b.w	80014c4 <osSystickHandler>

080028d0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028d0:	4801      	ldr	r0, [pc, #4]	; (80028d8 <DMA1_Channel1_IRQHandler+0x8>)
 80028d2:	f7fe b85f 	b.w	8000994 <HAL_DMA_IRQHandler>
 80028d6:	bf00      	nop
 80028d8:	2000113c 	.word	0x2000113c

080028dc <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80028dc:	4801      	ldr	r0, [pc, #4]	; (80028e4 <ADC1_2_IRQHandler+0x8>)
 80028de:	f7fd bc9b 	b.w	8000218 <HAL_ADC_IRQHandler>
 80028e2:	bf00      	nop
 80028e4:	2000110c 	.word	0x2000110c

080028e8 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80028e8:	4801      	ldr	r0, [pc, #4]	; (80028f0 <TIM4_IRQHandler+0x8>)
 80028ea:	f7fe bcf5 	b.w	80012d8 <HAL_TIM_IRQHandler>
 80028ee:	bf00      	nop
 80028f0:	20001188 	.word	0x20001188

080028f4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <SystemInit+0x40>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	f042 0201 	orr.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <SystemInit+0x44>)
 8002902:	400a      	ands	r2, r1
 8002904:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800290c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002910:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002918:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002920:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002922:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002926:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002928:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <SystemInit+0x48>)
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	f8ff0000 	.word	0xf8ff0000
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002940:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002942:	e003      	b.n	800294c <LoopCopyDataInit>

08002944 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002946:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002948:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800294a:	3104      	adds	r1, #4

0800294c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800294c:	480a      	ldr	r0, [pc, #40]	; (8002978 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800294e:	4b0b      	ldr	r3, [pc, #44]	; (800297c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002950:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002952:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002954:	d3f6      	bcc.n	8002944 <CopyDataInit>
  ldr r2, =_sbss
 8002956:	4a0a      	ldr	r2, [pc, #40]	; (8002980 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002958:	e002      	b.n	8002960 <LoopFillZerobss>

0800295a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800295a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800295c:	f842 3b04 	str.w	r3, [r2], #4

08002960 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002962:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002964:	d3f9      	bcc.n	800295a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002966:	f7ff ffc5 	bl	80028f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800296a:	f000 f80f 	bl	800298c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800296e:	f7ff fdfb 	bl	8002568 <main>
  bx lr
 8002972:	4770      	bx	lr
  ldr r3, =_sidata
 8002974:	08002a88 	.word	0x08002a88
  ldr r0, =_sdata
 8002978:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800297c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002980:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002984:	200011c8 	.word	0x200011c8

08002988 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002988:	e7fe      	b.n	8002988 <CAN1_RX1_IRQHandler>
	...

0800298c <__libc_init_array>:
 800298c:	b570      	push	{r4, r5, r6, lr}
 800298e:	2500      	movs	r5, #0
 8002990:	4e0c      	ldr	r6, [pc, #48]	; (80029c4 <__libc_init_array+0x38>)
 8002992:	4c0d      	ldr	r4, [pc, #52]	; (80029c8 <__libc_init_array+0x3c>)
 8002994:	1ba4      	subs	r4, r4, r6
 8002996:	10a4      	asrs	r4, r4, #2
 8002998:	42a5      	cmp	r5, r4
 800299a:	d109      	bne.n	80029b0 <__libc_init_array+0x24>
 800299c:	f000 f81a 	bl	80029d4 <_init>
 80029a0:	2500      	movs	r5, #0
 80029a2:	4e0a      	ldr	r6, [pc, #40]	; (80029cc <__libc_init_array+0x40>)
 80029a4:	4c0a      	ldr	r4, [pc, #40]	; (80029d0 <__libc_init_array+0x44>)
 80029a6:	1ba4      	subs	r4, r4, r6
 80029a8:	10a4      	asrs	r4, r4, #2
 80029aa:	42a5      	cmp	r5, r4
 80029ac:	d105      	bne.n	80029ba <__libc_init_array+0x2e>
 80029ae:	bd70      	pop	{r4, r5, r6, pc}
 80029b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029b4:	4798      	blx	r3
 80029b6:	3501      	adds	r5, #1
 80029b8:	e7ee      	b.n	8002998 <__libc_init_array+0xc>
 80029ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029be:	4798      	blx	r3
 80029c0:	3501      	adds	r5, #1
 80029c2:	e7f2      	b.n	80029aa <__libc_init_array+0x1e>
 80029c4:	08002a80 	.word	0x08002a80
 80029c8:	08002a80 	.word	0x08002a80
 80029cc:	08002a80 	.word	0x08002a80
 80029d0:	08002a84 	.word	0x08002a84

080029d4 <_init>:
 80029d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d6:	bf00      	nop
 80029d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029da:	bc08      	pop	{r3}
 80029dc:	469e      	mov	lr, r3
 80029de:	4770      	bx	lr

080029e0 <_fini>:
 80029e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e2:	bf00      	nop
 80029e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029e6:	bc08      	pop	{r3}
 80029e8:	469e      	mov	lr, r3
 80029ea:	4770      	bx	lr
