

================================================================
== Vivado HLS Report for 'back_substitute_alt'
================================================================
* Date:           Wed Aug  8 19:07:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    27.694|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|  131|   51|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- diag_loop         |    8|    8|         6|          1|          1|     4|    yes   |
        |- a_col_b_row_loop  |   40|  120|  10 ~ 30 |          -|          -|     4|    no    |
        | + a_row_loop       |    8|   28|   2 ~ 7  |          -|          -|     4|    no    |
        |  ++ b_col_loop     |    4|    4|         2|          1|          1|     4|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     628|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     523|    1142|    -|
|Memory           |        0|      -|      64|       8|    -|
|Multiplexer      |        -|      -|       -|     170|    -|
|Register         |        0|      -|     418|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|    1005|    1980|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |cholesky_inverse_dEe_U16  |cholesky_inverse_dEe  |        0|      3|  128|  135|
    |cholesky_inverse_ibs_U15  |cholesky_inverse_ibs  |        0|      2|  177|  194|
    |cholesky_inverse_jbC_U17  |cholesky_inverse_jbC  |        0|      0|  218|  779|
    |cholesky_inverse_kbM_U18  |cholesky_inverse_kbM  |        0|      0|    0|   17|
    |cholesky_inverse_kbM_U19  |cholesky_inverse_kbM  |        0|      0|    0|   17|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  523| 1142|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |row_sum_U  |back_substitute_ahbi  |        0|  64|   8|    16|   32|     1|          512|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                      |        0|  64|   8|    16|   32|     1|          512|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_235_p2                     |     +    |      0|  0|  11|           3|           1|
    |i_2_fu_298_p2                     |     +    |      0|  0|  11|           3|           1|
    |j_1_fu_356_p2                     |     +    |      0|  0|  11|           3|           1|
    |k_2_fu_394_p2                     |     +    |      0|  0|  11|           3|           1|
    |tmp_37_fu_257_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_39_fu_378_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_41_fu_475_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_43_fu_444_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_44_fu_449_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_46_fu_418_p2                  |     +    |      0|  0|  15|           6|           6|
    |ap_condition_304                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_632                  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_350_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_292_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_229_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_388_p2                |   icmp   |      0|  0|   9|           3|           4|
    |grp_fu_223_p2                     |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp1_fu_558_p2                |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp3_fu_571_p2                |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_545_p2                 |   icmp   |      0|  0|   9|           2|           3|
    |tmp_22_fu_362_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_23_fu_368_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_25_fu_400_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |column_multiplier_0_14_fu_600_p3  |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_15_fu_608_p3  |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_16_fu_616_p3  |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_3_fu_624_p3   |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_4_fu_563_p3   |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_7_fu_576_p3   |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_8_fu_584_p3   |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_9_fu_592_p3   |  select  |      0|  0|  32|           1|          32|
    |column_multiplier_0_fu_550_p3     |  select  |      0|  0|  32|           1|          32|
    |row_sum_d1                        |  select  |      0|  0|  32|           1|          32|
    |select_column_multip_1_fu_538_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |tmp_32_neg_fu_527_p2              |    xor   |      0|  0|  33|          32|          33|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 628|         129|         466|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  15|          3|    4|         12|
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |grp_fu_211_p0            |  15|          3|   32|         96|
    |grp_fu_211_p1            |  15|          3|   32|         96|
    |i1_reg_172               |   9|          2|    3|          6|
    |i_reg_161                |   9|          2|    3|          6|
    |j_reg_184                |   9|          2|    3|          6|
    |k_reg_195                |   9|          2|    3|          6|
    |row_sum_address0         |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 170|         35|   88|        255|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_addr_2_reg_771              |   4|   0|    4|          0|
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1       |   1|   0|    1|          0|
    |column_multiplier_0_1_fu_76   |  32|   0|   32|          0|
    |column_multiplier_0_2_fu_80   |  32|   0|   32|          0|
    |column_multiplier_0_5_fu_84   |  32|   0|   32|          0|
    |column_multiplier_0_6_fu_88   |  32|   0|   32|          0|
    |diag_3_1_fu_60                |  32|   0|   32|          0|
    |diag_3_2_fu_64                |  32|   0|   32|          0|
    |diag_3_3_fu_68                |  32|   0|   32|          0|
    |diag_3_fu_56                  |  32|   0|   32|          0|
    |i1_reg_172                    |   3|   0|    3|          0|
    |i_2_reg_726                   |   3|   0|    3|          0|
    |i_reg_161                     |   3|   0|    3|          0|
    |j_1_reg_752                   |   3|   0|    3|          0|
    |j_reg_184                     |   3|   0|    3|          0|
    |k_reg_195                     |   3|   0|    3|          0|
    |row_sum_addr_1_reg_789        |   4|   0|    4|          0|
    |select_column_multip_reg_742  |  32|   0|   32|          0|
    |tmp_20_cast_reg_731           |   3|   0|    6|          3|
    |tmp_23_reg_761                |   1|   0|    1|          0|
    |tmp_24_cast_reg_765           |   3|   0|    6|          3|
    |tmp_25_reg_785                |   1|   0|    1|          0|
    |tmp_27_reg_805                |   1|   0|    1|          0|
    |tmp_29_reg_800                |   1|   0|    1|          0|
    |tmp_30_reg_820                |   2|   0|    2|          0|
    |tmp_34_reg_795                |   2|   0|    2|          0|
    |tmp_43_cast_reg_737           |   3|   0|    6|          3|
    |tmp_43_reg_810                |   6|   0|    6|          0|
    |tmp_reg_690                   |   2|   0|    2|          0|
    |tmp_reg_690                   |  64|  32|    2|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 418|  32|  365|          9|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------+-----+-----+------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | back_substitute_alt | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | back_substitute_alt | return value |
|ap_start    |  in |    1| ap_ctrl_hs | back_substitute_alt | return value |
|ap_done     | out |    1| ap_ctrl_hs | back_substitute_alt | return value |
|ap_idle     | out |    1| ap_ctrl_hs | back_substitute_alt | return value |
|ap_ready    | out |    1| ap_ctrl_hs | back_substitute_alt | return value |
|A_address0  | out |    4|  ap_memory |          A          |     array    |
|A_ce0       | out |    1|  ap_memory |          A          |     array    |
|A_q0        |  in |   32|  ap_memory |          A          |     array    |
|B_address0  | out |    4|  ap_memory |          B          |     array    |
|B_ce0       | out |    1|  ap_memory |          B          |     array    |
|B_we0       | out |    1|  ap_memory |          B          |     array    |
|B_d0        | out |   32|  ap_memory |          B          |     array    |
|B_address1  | out |    4|  ap_memory |          B          |     array    |
|B_ce1       | out |    1|  ap_memory |          B          |     array    |
|B_we1       | out |    1|  ap_memory |          B          |     array    |
|B_d1        | out |   32|  ap_memory |          B          |     array    |
+------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond2)
10 --> 
	13  / (!exitcond1 & tmp_22)
	11  / (!exitcond1 & !tmp_22)
	9  / (exitcond1)
11 --> 
	13  / (exitcond)
	12  / (!exitcond)
12 --> 
	11  / true
13 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%diag_3 = alloca float"   --->   Operation 14 'alloca' 'diag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%diag_3_1 = alloca float"   --->   Operation 15 'alloca' 'diag_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%diag_3_2 = alloca float"   --->   Operation 16 'alloca' 'diag_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%diag_3_3 = alloca float"   --->   Operation 17 'alloca' 'diag_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%row_sum = alloca [16 x float], align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:247]   --->   Operation 18 'alloca' 'row_sum' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "br label %1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %._crit_edge8 ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.58ns)   --->   "%exitcond3 = icmp eq i3 %i, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 21 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %._crit_edge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 25 'zext' 'tmp_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_36 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 26 'bitconcatenate' 'tmp_36' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i5 %tmp_36 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 27 'zext' 'tmp_39_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%tmp_37 = add i6 %tmp_39_cast, %tmp_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 28 'add' 'tmp_37' <Predicate = (!exitcond3)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i6 %tmp_37 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 29 'zext' 'tmp_40_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x float]* %A, i64 0, i64 %tmp_40_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 30 'getelementptr' 'A_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.67ns)   --->   "%A_load = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 31 'load' 'A_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %i to i2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 32 'trunc' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.72ns)   --->   "switch i2 %tmp, label %branch3 [
    i2 0, label %._crit_edge.._crit_edge8_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 33 'switch' <Predicate = (!exitcond3)> <Delay = 0.72>

State 3 <SV = 2> <Delay = 18.2>
ST_3 : Operation 34 [1/2] (0.67ns)   --->   "%A_load = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 34 'load' 'A_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 35 [5/5] (17.6ns)   --->   "%diag_0 = fdiv float 1.000000e+00, %A_load" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:121->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 35 'fdiv' 'diag_0' <Predicate = true> <Delay = 17.6> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 4> <II = 1> <Delay = 17.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 17.6>
ST_4 : Operation 36 [4/5] (17.6ns)   --->   "%diag_0 = fdiv float 1.000000e+00, %A_load" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:121->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 36 'fdiv' 'diag_0' <Predicate = true> <Delay = 17.6> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 4> <II = 1> <Delay = 17.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 17.6>
ST_5 : Operation 37 [3/5] (17.6ns)   --->   "%diag_0 = fdiv float 1.000000e+00, %A_load" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:121->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 37 'fdiv' 'diag_0' <Predicate = true> <Delay = 17.6> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 4> <II = 1> <Delay = 17.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 17.6>
ST_6 : Operation 38 [2/5] (17.6ns)   --->   "%diag_0 = fdiv float 1.000000e+00, %A_load" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:121->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 38 'fdiv' 'diag_0' <Predicate = true> <Delay = 17.6> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 4> <II = 1> <Delay = 17.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 17.6>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 40 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:257]   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/5] (17.6ns)   --->   "%diag_0 = fdiv float 1.000000e+00, %A_load" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:121->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258]   --->   Operation 42 'fdiv' 'diag_0' <Predicate = true> <Delay = 17.6> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 4> <II = 1> <Delay = 17.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "store float %diag_0, float* %diag_3_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 43 'store' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 44 'br' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "store float %diag_0, float* %diag_3_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 45 'store' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 46 'br' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "store float %diag_0, float* %diag_3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_complex.h:296->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:259]   --->   Operation 47 'store' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 48 'br' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "store float %diag_0, float* %diag_3_3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 49 'store' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:262]   --->   Operation 50 'br' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_s)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:263]   --->   Operation 51 'specregionend' 'empty' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:256]   --->   Operation 52 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.65>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%column_multiplier_0_1 = alloca float"   --->   Operation 53 'alloca' 'column_multiplier_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%column_multiplier_0_2 = alloca float"   --->   Operation 54 'alloca' 'column_multiplier_0_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%column_multiplier_0_5 = alloca float"   --->   Operation 55 'alloca' 'column_multiplier_0_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%column_multiplier_0_6 = alloca float"   --->   Operation 56 'alloca' 'column_multiplier_0_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.65ns)   --->   "br label %.preheader4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 3> <Delay = 0.67>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %9 ], [ 0, %.preheader4.preheader ]"   --->   Operation 58 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.58ns)   --->   "%exitcond2 = icmp eq i3 %i1, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 59 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i1, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 61 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %10, label %2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%diag_3_load = load float* %diag_3"   --->   Operation 63 'load' 'diag_3_load' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%diag_3_1_load = load float* %diag_3_1"   --->   Operation 64 'load' 'diag_3_1_load' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%diag_3_2_load = load float* %diag_3_2"   --->   Operation 65 'load' 'diag_3_2_load' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%diag_3_3_load = load float* %diag_3_3"   --->   Operation 66 'load' 'diag_3_3_load' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str9) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 67 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str9)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 68 'specregionbegin' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i3 %i1 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 69 'zext' 'tmp_20_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_38 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i1, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 70 'bitconcatenate' 'tmp_38' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i5 %tmp_38 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 71 'zext' 'tmp_43_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i3 %i1 to i2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 72 'trunc' 'tmp_28' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.39ns)   --->   "%select_column_multip = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %diag_3_load, float %diag_3_1_load, float %diag_3_2_load, float %diag_3_3_load, i2 %tmp_28)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 73 'mux' 'select_column_multip' <Predicate = (!exitcond2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.65ns)   --->   "br label %._crit_edge5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267]   --->   Operation 74 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 75 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.78>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %2 ], [ %j_1, %._crit_edge5.backedge ]"   --->   Operation 76 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %j, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267]   --->   Operation 77 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 78 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.67ns)   --->   "%j_1 = add i3 %j, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267]   --->   Operation 79 'add' 'j_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267]   --->   Operation 81 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267]   --->   Operation 82 'specregionbegin' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.58ns)   --->   "%tmp_22 = icmp ult i3 %j, %i1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:268]   --->   Operation 83 'icmp' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_22, label %._crit_edge5.backedge, label %.preheader.preheader" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:268]   --->   Operation 84 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.58ns)   --->   "%tmp_23 = icmp eq i3 %i1, %j" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:275]   --->   Operation 85 'icmp' 'tmp_23' <Predicate = (!exitcond1 & !tmp_22)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i3 %j to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288]   --->   Operation 86 'zext' 'tmp_24_cast' <Predicate = (!exitcond1 & !tmp_22)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.78ns)   --->   "%tmp_39 = add i6 %tmp_43_cast, %tmp_24_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288]   --->   Operation 87 'add' 'tmp_39' <Predicate = (!exitcond1 & !tmp_22)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i6 %tmp_39 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288]   --->   Operation 88 'zext' 'tmp_44_cast' <Predicate = (!exitcond1 & !tmp_22)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [16 x float]* %A, i64 0, i64 %tmp_44_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288]   --->   Operation 89 'getelementptr' 'A_addr_2' <Predicate = (!exitcond1 & !tmp_22)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.65ns)   --->   "br label %.preheader" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 90 'br' <Predicate = (!exitcond1 & !tmp_22)> <Delay = 0.65>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str9, i32 %tmp_19)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:307]   --->   Operation 91 'specregionend' 'empty_14' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264]   --->   Operation 92 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.46>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %.preheader.preheader ], [ %k_2, %7 ]"   --->   Operation 93 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %k, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 94 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.67ns)   --->   "%k_2 = add i3 %k, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 96 'add' 'k_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.58ns)   --->   "%tmp_25 = icmp ugt i3 %k, %i1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:274]   --->   Operation 98 'icmp' 'tmp_25' <Predicate = (!exitcond)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %6, label %5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:274]   --->   Operation 99 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %_ifconv, label %_ifconv32" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:275]   --->   Operation 100 'br' <Predicate = (!exitcond & !tmp_25)> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (0.67ns)   --->   "%subst_prod_m1 = load float* %A_addr_2, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288]   --->   Operation 101 'load' 'subst_prod_m1' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 102 'bitconcatenate' 'tmp_45' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i5 %tmp_45 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 103 'zext' 'tmp_53_cast' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.78ns)   --->   "%tmp_46 = add i6 %tmp_53_cast, %tmp_24_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 104 'add' 'tmp_46' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i6 %tmp_46 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 105 'zext' 'tmp_54_cast' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%row_sum_addr_1 = getelementptr [16 x float]* %row_sum, i64 0, i64 %tmp_54_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 106 'getelementptr' 'row_sum_addr_1' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i3 %k to i2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 107 'trunc' 'tmp_34' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.58ns)   --->   "%tmp_29 = icmp eq i3 %k, %i1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:291]   --->   Operation 108 'icmp' 'tmp_29' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [2/2] (0.67ns)   --->   "%row_sum_load = load float* %row_sum_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 109 'load' 'row_sum_load' <Predicate = (!exitcond & !tmp_25 & !tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 110 [1/1] (0.58ns)   --->   "%tmp_27 = icmp eq i3 %k, %i1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:277]   --->   Operation 110 'icmp' 'tmp_27' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_42 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 111 'bitconcatenate' 'tmp_42' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i5 %tmp_42 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:286]   --->   Operation 112 'zext' 'tmp_49_cast' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.78ns)   --->   "%tmp_43 = add i6 %tmp_49_cast, %tmp_20_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:286]   --->   Operation 113 'add' 'tmp_43' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.78ns)   --->   "%tmp_44 = add i6 %tmp_49_cast, %tmp_24_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:281]   --->   Operation 114 'add' 'tmp_44' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i6 %tmp_44 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:281]   --->   Operation 115 'zext' 'tmp_51_cast' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%row_sum_addr = getelementptr [16 x float]* %row_sum, i64 0, i64 %tmp_51_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:281]   --->   Operation 116 'getelementptr' 'row_sum_addr' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (0.67ns)   --->   "%final_sum = load float* %row_sum_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:281]   --->   Operation 117 'load' 'final_sum' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i3 %k to i2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 118 'trunc' 'tmp_30' <Predicate = (!exitcond & !tmp_25 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_40 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 119 'bitconcatenate' 'tmp_40' <Predicate = (!exitcond & tmp_25)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i5 %tmp_40 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:300]   --->   Operation 120 'zext' 'tmp_46_cast' <Predicate = (!exitcond & tmp_25)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.78ns)   --->   "%tmp_41 = add i6 %tmp_20_cast, %tmp_46_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:300]   --->   Operation 121 'add' 'tmp_41' <Predicate = (!exitcond & tmp_25)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i6 %tmp_41 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:300]   --->   Operation 122 'zext' 'tmp_47_cast' <Predicate = (!exitcond & tmp_25)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [16 x float]* %B, i64 0, i64 %tmp_47_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:300]   --->   Operation 123 'getelementptr' 'B_addr' <Predicate = (!exitcond & tmp_25)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %B_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:300]   --->   Operation 124 'store' <Predicate = (!exitcond & tmp_25)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 125 'br' <Predicate = (!exitcond & tmp_25)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 27.6>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 126 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 127 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:270]   --->   Operation 128 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%column_multiplier_0_17 = load float* %column_multiplier_0_1"   --->   Operation 129 'load' 'column_multiplier_0_17' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%column_multiplier_0_18 = load float* %column_multiplier_0_2"   --->   Operation 130 'load' 'column_multiplier_0_18' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%column_multiplier_0_19 = load float* %column_multiplier_0_5"   --->   Operation 131 'load' 'column_multiplier_0_19' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%column_multiplier_0_20 = load float* %column_multiplier_0_6"   --->   Operation 132 'load' 'column_multiplier_0_20' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_12 : Operation 133 [1/2] (0.67ns)   --->   "%subst_prod_m1 = load float* %A_addr_2, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288]   --->   Operation 133 'load' 'subst_prod_m1' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 134 [1/1] (0.39ns)   --->   "%tmp_33 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %column_multiplier_0_17, float %column_multiplier_0_18, float %column_multiplier_0_19, float %column_multiplier_0_20, i2 %tmp_34)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 134 'mux' 'tmp_33' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (10.5ns)   --->   "%subst_sum_3 = fmul float %subst_prod_m1, %tmp_33" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:289]   --->   Operation 135 'fmul' 'subst_sum_3' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 10.5> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/2] (0.67ns)   --->   "%row_sum_load = load float* %row_sum_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 136 'load' 'row_sum_load' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node subst_sum_2)   --->   "%subst_sum = fadd float %row_sum_load, %subst_sum_3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:295]   --->   Operation 137 'fadd' 'subst_sum' <Predicate = (!tmp_25 & !tmp_23 & !tmp_29)> <Delay = 0.00> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (15.8ns) (out node of the LUT)   --->   "%subst_sum_2 = select i1 %tmp_29, float %subst_sum_3, float %subst_sum" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:291]   --->   Operation 138 'select' 'subst_sum_2' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 15.8> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.67ns)   --->   "store float %subst_sum_2, float* %row_sum_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:297]   --->   Operation 139 'store' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 140 'br' <Predicate = (!tmp_25 & !tmp_23)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i6 %tmp_43 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:286]   --->   Operation 141 'zext' 'tmp_50_cast' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [16 x float]* %B, i64 0, i64 %tmp_50_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:286]   --->   Operation 142 'getelementptr' 'B_addr_1' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 143 [1/2] (0.67ns)   --->   "%final_sum = load float* %row_sum_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:281]   --->   Operation 143 'load' 'final_sum' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_column_multip_1)   --->   "%tmp_32_to_int = bitcast float %final_sum to i32" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:282]   --->   Operation 144 'bitcast' 'tmp_32_to_int' <Predicate = (!tmp_25 & tmp_23 & !tmp_27)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_column_multip_1)   --->   "%tmp_32_neg = xor i32 %tmp_32_to_int, -2147483648" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:282]   --->   Operation 145 'xor' 'tmp_32_neg' <Predicate = (!tmp_25 & tmp_23 & !tmp_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_column_multip_1)   --->   "%tmp_31 = bitcast i32 %tmp_32_neg to float" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:282]   --->   Operation 146 'bitcast' 'tmp_31' <Predicate = (!tmp_25 & tmp_23 & !tmp_27)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_column_multip_1)   --->   "%neg_diag_prod = fmul float %select_column_multip, %tmp_31" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:282]   --->   Operation 147 'fmul' 'neg_diag_prod' <Predicate = (!tmp_25 & tmp_23 & !tmp_27)> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (10.5ns) (out node of the LUT)   --->   "%select_column_multip_1 = select i1 %tmp_27, float %select_column_multip, float %neg_diag_prod" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:285]   --->   Operation 148 'select' 'select_column_multip_1' <Predicate = (!tmp_25 & tmp_23)> <Delay = 10.5> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %tmp_30, -2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 149 'icmp' 'sel_tmp' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node column_multiplier_0_4)   --->   "%column_multiplier_0 = select i1 %sel_tmp, float %column_multiplier_0_20, float %select_column_multip_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 150 'select' 'column_multiplier_0' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.44ns)   --->   "%sel_tmp1 = icmp eq i2 %tmp_30, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 151 'icmp' 'sel_tmp1' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.44ns) (out node of the LUT)   --->   "%column_multiplier_0_4 = select i1 %sel_tmp1, float %column_multiplier_0_20, float %column_multiplier_0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 152 'select' 'column_multiplier_0_4' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.44ns)   --->   "%sel_tmp3 = icmp eq i2 %tmp_30, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 153 'icmp' 'sel_tmp3' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.44ns) (out node of the LUT)   --->   "%column_multiplier_0_7 = select i1 %sel_tmp3, float %column_multiplier_0_20, float %column_multiplier_0_4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 154 'select' 'column_multiplier_0_7' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node column_multiplier_0_9)   --->   "%column_multiplier_0_8 = select i1 %sel_tmp, float %select_column_multip_1, float %column_multiplier_0_19" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 155 'select' 'column_multiplier_0_8' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.44ns) (out node of the LUT)   --->   "%column_multiplier_0_9 = select i1 %sel_tmp1, float %column_multiplier_0_19, float %column_multiplier_0_8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 156 'select' 'column_multiplier_0_9' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.44ns) (out node of the LUT)   --->   "%column_multiplier_0_14 = select i1 %sel_tmp3, float %column_multiplier_0_19, float %column_multiplier_0_9" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 157 'select' 'column_multiplier_0_14' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node column_multiplier_0_16)   --->   "%column_multiplier_0_15 = select i1 %sel_tmp1, float %select_column_multip_1, float %column_multiplier_0_18" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 158 'select' 'column_multiplier_0_15' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.44ns) (out node of the LUT)   --->   "%column_multiplier_0_16 = select i1 %sel_tmp3, float %column_multiplier_0_18, float %column_multiplier_0_15" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 159 'select' 'column_multiplier_0_16' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.44ns)   --->   "%column_multiplier_0_3 = select i1 %sel_tmp3, float %select_column_multip_1, float %column_multiplier_0_17" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 160 'select' 'column_multiplier_0_3' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.67ns)   --->   "store float %select_column_multip_1, float* %B_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:286]   --->   Operation 161 'store' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "store float %column_multiplier_0_7, float* %column_multiplier_0_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:285]   --->   Operation 162 'store' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "store float %column_multiplier_0_14, float* %column_multiplier_0_5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:285]   --->   Operation 163 'store' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "store float %column_multiplier_0_16, float* %column_multiplier_0_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:285]   --->   Operation 164 'store' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "store float %column_multiplier_0_3, float* %column_multiplier_0_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:285]   --->   Operation 165 'store' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "br label %7" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:287]   --->   Operation 166 'br' <Predicate = (!tmp_25 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_32)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:302]   --->   Operation 167 'specregionend' 'empty_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:269]   --->   Operation 168 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_21)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:306]   --->   Operation 169 'specregionend' 'empty_13' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge5.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:306]   --->   Operation 170 'br' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge5"   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
diag_3                 (alloca           ) [ 00111111111111]
diag_3_1               (alloca           ) [ 00111111111111]
diag_3_2               (alloca           ) [ 00111111111111]
diag_3_3               (alloca           ) [ 00111111111111]
row_sum                (alloca           ) [ 00111111111111]
StgValue_19            (br               ) [ 01111111000000]
i                      (phi              ) [ 00100000000000]
exitcond3              (icmp             ) [ 00111111000000]
StgValue_22            (speclooptripcount) [ 00000000000000]
i_1                    (add              ) [ 01111111000000]
StgValue_24            (br               ) [ 00000000000000]
tmp_cast               (zext             ) [ 00000000000000]
tmp_36                 (bitconcatenate   ) [ 00000000000000]
tmp_39_cast            (zext             ) [ 00000000000000]
tmp_37                 (add              ) [ 00000000000000]
tmp_40_cast            (zext             ) [ 00000000000000]
A_addr                 (getelementptr    ) [ 00110000000000]
tmp                    (trunc            ) [ 00111111000000]
StgValue_33            (switch           ) [ 00000000000000]
A_load                 (load             ) [ 00101111000000]
StgValue_39            (specloopname     ) [ 00000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000000]
StgValue_41            (specpipeline     ) [ 00000000000000]
diag_0                 (fdiv             ) [ 00000000000000]
StgValue_43            (store            ) [ 00000000000000]
StgValue_44            (br               ) [ 00000000000000]
StgValue_45            (store            ) [ 00000000000000]
StgValue_46            (br               ) [ 00000000000000]
StgValue_47            (store            ) [ 00000000000000]
StgValue_48            (br               ) [ 00000000000000]
StgValue_49            (store            ) [ 00000000000000]
StgValue_50            (br               ) [ 00000000000000]
empty                  (specregionend    ) [ 00000000000000]
StgValue_52            (br               ) [ 01111111000000]
column_multiplier_0_1  (alloca           ) [ 00000000011111]
column_multiplier_0_2  (alloca           ) [ 00000000011111]
column_multiplier_0_5  (alloca           ) [ 00000000011111]
column_multiplier_0_6  (alloca           ) [ 00000000011111]
StgValue_57            (br               ) [ 00000000111111]
i1                     (phi              ) [ 00000000011111]
exitcond2              (icmp             ) [ 00000000011111]
StgValue_60            (speclooptripcount) [ 00000000000000]
i_2                    (add              ) [ 00000000111111]
StgValue_62            (br               ) [ 00000000000000]
diag_3_load            (load             ) [ 00000000000000]
diag_3_1_load          (load             ) [ 00000000000000]
diag_3_2_load          (load             ) [ 00000000000000]
diag_3_3_load          (load             ) [ 00000000000000]
StgValue_67            (specloopname     ) [ 00000000000000]
tmp_19                 (specregionbegin  ) [ 00000000001111]
tmp_20_cast            (zext             ) [ 00000000001111]
tmp_38                 (bitconcatenate   ) [ 00000000000000]
tmp_43_cast            (zext             ) [ 00000000001111]
tmp_28                 (trunc            ) [ 00000000000000]
select_column_multip   (mux              ) [ 00000000001111]
StgValue_74            (br               ) [ 00000000011111]
StgValue_75            (ret              ) [ 00000000000000]
j                      (phi              ) [ 00000000001000]
exitcond1              (icmp             ) [ 00000000011111]
StgValue_78            (speclooptripcount) [ 00000000000000]
j_1                    (add              ) [ 00000000011111]
StgValue_80            (br               ) [ 00000000000000]
StgValue_81            (specloopname     ) [ 00000000000000]
tmp_21                 (specregionbegin  ) [ 00000000000111]
tmp_22                 (icmp             ) [ 00000000011111]
StgValue_84            (br               ) [ 00000000000000]
tmp_23                 (icmp             ) [ 00000000000110]
tmp_24_cast            (zext             ) [ 00000000000110]
tmp_39                 (add              ) [ 00000000000000]
tmp_44_cast            (zext             ) [ 00000000000000]
A_addr_2               (getelementptr    ) [ 00000000000110]
StgValue_90            (br               ) [ 00000000011111]
empty_14               (specregionend    ) [ 00000000000000]
StgValue_92            (br               ) [ 00000000111111]
k                      (phi              ) [ 00000000000100]
exitcond               (icmp             ) [ 00000000011111]
StgValue_95            (speclooptripcount) [ 00000000000000]
k_2                    (add              ) [ 00000000011111]
StgValue_97            (br               ) [ 00000000000000]
tmp_25                 (icmp             ) [ 00000000011111]
StgValue_99            (br               ) [ 00000000000000]
StgValue_100           (br               ) [ 00000000000000]
tmp_45                 (bitconcatenate   ) [ 00000000000000]
tmp_53_cast            (zext             ) [ 00000000000000]
tmp_46                 (add              ) [ 00000000000000]
tmp_54_cast            (zext             ) [ 00000000000000]
row_sum_addr_1         (getelementptr    ) [ 00000000000110]
tmp_34                 (trunc            ) [ 00000000000110]
tmp_29                 (icmp             ) [ 00000000000110]
tmp_27                 (icmp             ) [ 00000000000110]
tmp_42                 (bitconcatenate   ) [ 00000000000000]
tmp_49_cast            (zext             ) [ 00000000000000]
tmp_43                 (add              ) [ 00000000000110]
tmp_44                 (add              ) [ 00000000000000]
tmp_51_cast            (zext             ) [ 00000000000000]
row_sum_addr           (getelementptr    ) [ 00000000000110]
tmp_30                 (trunc            ) [ 00000000000110]
tmp_40                 (bitconcatenate   ) [ 00000000000000]
tmp_46_cast            (zext             ) [ 00000000000000]
tmp_41                 (add              ) [ 00000000000000]
tmp_47_cast            (zext             ) [ 00000000000000]
B_addr                 (getelementptr    ) [ 00000000000000]
StgValue_124           (store            ) [ 00000000000000]
StgValue_125           (br               ) [ 00000000000000]
StgValue_126           (specloopname     ) [ 00000000000000]
tmp_32                 (specregionbegin  ) [ 00000000000000]
StgValue_128           (specpipeline     ) [ 00000000000000]
column_multiplier_0_17 (load             ) [ 00000000000000]
column_multiplier_0_18 (load             ) [ 00000000000000]
column_multiplier_0_19 (load             ) [ 00000000000000]
column_multiplier_0_20 (load             ) [ 00000000000000]
subst_prod_m1          (load             ) [ 00000000000000]
tmp_33                 (mux              ) [ 00000000000000]
subst_sum_3            (fmul             ) [ 00000000000000]
row_sum_load           (load             ) [ 00000000000000]
subst_sum              (fadd             ) [ 00000000000000]
subst_sum_2            (select           ) [ 00000000000000]
StgValue_139           (store            ) [ 00000000000000]
StgValue_140           (br               ) [ 00000000000000]
tmp_50_cast            (zext             ) [ 00000000000000]
B_addr_1               (getelementptr    ) [ 00000000000000]
final_sum              (load             ) [ 00000000000000]
tmp_32_to_int          (bitcast          ) [ 00000000000000]
tmp_32_neg             (xor              ) [ 00000000000000]
tmp_31                 (bitcast          ) [ 00000000000000]
neg_diag_prod          (fmul             ) [ 00000000000000]
select_column_multip_1 (select           ) [ 00000000000000]
sel_tmp                (icmp             ) [ 00000000000000]
column_multiplier_0    (select           ) [ 00000000000000]
sel_tmp1               (icmp             ) [ 00000000000000]
column_multiplier_0_4  (select           ) [ 00000000000000]
sel_tmp3               (icmp             ) [ 00000000000000]
column_multiplier_0_7  (select           ) [ 00000000000000]
column_multiplier_0_8  (select           ) [ 00000000000000]
column_multiplier_0_9  (select           ) [ 00000000000000]
column_multiplier_0_14 (select           ) [ 00000000000000]
column_multiplier_0_15 (select           ) [ 00000000000000]
column_multiplier_0_16 (select           ) [ 00000000000000]
column_multiplier_0_3  (select           ) [ 00000000000000]
StgValue_161           (store            ) [ 00000000000000]
StgValue_162           (store            ) [ 00000000000000]
StgValue_163           (store            ) [ 00000000000000]
StgValue_164           (store            ) [ 00000000000000]
StgValue_165           (store            ) [ 00000000000000]
StgValue_166           (br               ) [ 00000000000000]
empty_12               (specregionend    ) [ 00000000000000]
StgValue_168           (br               ) [ 00000000011111]
empty_13               (specregionend    ) [ 00000000000000]
StgValue_170           (br               ) [ 00000000000000]
StgValue_171           (br               ) [ 00000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="diag_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="diag_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="diag_3_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="diag_3_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="diag_3_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="diag_3_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="diag_3_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="diag_3_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="row_sum_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_sum/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="column_multiplier_0_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="column_multiplier_0_1/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="column_multiplier_0_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="column_multiplier_0_2/8 "/>
</bind>
</comp>

<comp id="84" class="1004" name="column_multiplier_0_5_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="column_multiplier_0_5/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="column_multiplier_0_6_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="column_multiplier_0_6/8 "/>
</bind>
</comp>

<comp id="92" class="1004" name="A_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 subst_prod_m1/11 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_2_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="row_sum_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_sum_addr_1/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="1"/>
<pin id="145" dir="0" index="4" bw="4" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="row_sum_load/11 final_sum/11 StgValue_139/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="row_sum_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_sum_addr/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="B_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="4" slack="0"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/11 StgValue_161/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="B_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/12 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/9 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="195" class="1005" name="k_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="k_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="subst_sum_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="subst_sum/12 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="subst_sum_3/12 neg_diag_prod/12 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="diag_0/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="2"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/11 tmp_27/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exitcond3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_36_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_39_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_37_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_40_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_43_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="6"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="StgValue_45_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="6"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_47_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="6"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="StgValue_49_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="6"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="diag_3_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="3"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="diag_3_load/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="diag_3_1_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="3"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="diag_3_1_load/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="diag_3_2_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="3"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="diag_3_2_load/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="diag_3_3_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="3"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="diag_3_3_load/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_20_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_38_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_43_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_28_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_column_multip_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="32" slack="0"/>
<pin id="341" dir="0" index="4" bw="32" slack="0"/>
<pin id="342" dir="0" index="5" bw="2" slack="0"/>
<pin id="343" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="select_column_multip/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="j_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_22_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_23_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_24_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_39_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/10 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_44_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="exitcond_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="k_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/11 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_25_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="2"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_45_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_53_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_46_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="1"/>
<pin id="421" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_54_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_34_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_42_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_49_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_43_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="2"/>
<pin id="447" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_44_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="1"/>
<pin id="452" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_51_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_30_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_40_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="3" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_46_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/11 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_41_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="2"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_47_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="column_multiplier_0_17_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="4"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="column_multiplier_0_17/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="column_multiplier_0_18_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="4"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="column_multiplier_0_18/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="column_multiplier_0_19_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="4"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="column_multiplier_0_19/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="column_multiplier_0_20_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="4"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="column_multiplier_0_20/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_33_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="0" index="3" bw="32" slack="0"/>
<pin id="502" dir="0" index="4" bw="32" slack="0"/>
<pin id="503" dir="0" index="5" bw="2" slack="1"/>
<pin id="504" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="subst_sum_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="subst_sum_2/12 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_50_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_32_to_int_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_32_to_int/12 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_32_neg_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32_neg/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_31_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_column_multip_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="3"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_column_multip_1/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sel_tmp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="1"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="column_multiplier_0_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0/12 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sel_tmp1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="1"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/12 "/>
</bind>
</comp>

<comp id="563" class="1004" name="column_multiplier_0_4_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_4/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sel_tmp3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="1"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="column_multiplier_0_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="32" slack="0"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_7/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="column_multiplier_0_8_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_8/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="column_multiplier_0_9_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="32" slack="0"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_9/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="column_multiplier_0_14_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_14/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="column_multiplier_0_15_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_15/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="column_multiplier_0_16_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_16/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="column_multiplier_0_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="32" slack="0"/>
<pin id="628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="column_multiplier_0_3/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="StgValue_162_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="4"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="StgValue_163_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="4"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="StgValue_164_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="4"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="StgValue_165_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="4"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/12 "/>
</bind>
</comp>

<comp id="652" class="1005" name="diag_3_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="3"/>
<pin id="654" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="diag_3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="diag_3_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="3"/>
<pin id="660" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="diag_3_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="diag_3_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="3"/>
<pin id="666" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="diag_3_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="diag_3_3_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="3"/>
<pin id="672" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="diag_3_3 "/>
</bind>
</comp>

<comp id="676" class="1005" name="exitcond3_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="5"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="i_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="A_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="5"/>
<pin id="692" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="694" class="1005" name="A_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="column_multiplier_0_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="4"/>
<pin id="701" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="column_multiplier_0_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="column_multiplier_0_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="4"/>
<pin id="707" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="column_multiplier_0_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="column_multiplier_0_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="4"/>
<pin id="713" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="column_multiplier_0_5 "/>
</bind>
</comp>

<comp id="717" class="1005" name="column_multiplier_0_6_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="4"/>
<pin id="719" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="column_multiplier_0_6 "/>
</bind>
</comp>

<comp id="726" class="1005" name="i_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_20_cast_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="2"/>
<pin id="733" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_cast "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_43_cast_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="1"/>
<pin id="739" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="742" class="1005" name="select_column_multip_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="3"/>
<pin id="744" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_column_multip "/>
</bind>
</comp>

<comp id="748" class="1005" name="exitcond1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="j_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="0"/>
<pin id="754" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_22_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_23_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_24_cast_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="1"/>
<pin id="767" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_cast "/>
</bind>
</comp>

<comp id="771" class="1005" name="A_addr_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="1"/>
<pin id="773" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="exitcond_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="780" class="1005" name="k_2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_25_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="789" class="1005" name="row_sum_addr_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_sum_addr_1 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_34_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="2" slack="1"/>
<pin id="797" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_29_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_27_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_43_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="1"/>
<pin id="812" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="815" class="1005" name="row_sum_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="1"/>
<pin id="817" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_sum_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_30_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="1"/>
<pin id="822" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="118" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="99" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="211" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="99" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="199" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="172" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="165" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="165" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="165" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="165" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="241" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="271"><net_src comp="165" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="217" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="217" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="217" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="217" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="176" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="176" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="319"><net_src comp="176" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="176" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="176" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="304" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="307" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="310" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="348"><net_src comp="313" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="349"><net_src comp="332" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="354"><net_src comp="188" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="188" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="188" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="172" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="172" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="188" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="188" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="392"><net_src comp="199" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="199" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="199" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="172" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="18" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="199" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="431"><net_src comp="199" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="199" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="20" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="440" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="462"><net_src comp="199" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="18" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="199" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="20" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="505"><net_src comp="46" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="485" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="488" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="491" pin="1"/><net_sink comp="497" pin=3"/></net>

<net id="509"><net_src comp="494" pin="1"/><net_sink comp="497" pin=4"/></net>

<net id="510"><net_src comp="497" pin="6"/><net_sink comp="211" pin=1"/></net>

<net id="516"><net_src comp="211" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="206" pin="2"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="118" pin=4"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="526"><net_src comp="118" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="543"><net_src comp="211" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="544"><net_src comp="538" pin="3"/><net_sink comp="138" pin=4"/></net>

<net id="549"><net_src comp="26" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="494" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="538" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="24" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="494" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="550" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="20" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="494" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="563" pin="3"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="545" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="538" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="491" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="558" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="491" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="584" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="571" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="491" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="592" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="558" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="538" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="488" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="571" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="488" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="608" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="629"><net_src comp="571" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="538" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="485" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="576" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="600" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="616" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="624" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="56" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="661"><net_src comp="60" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="667"><net_src comp="64" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="673"><net_src comp="68" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="679"><net_src comp="229" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="235" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="688"><net_src comp="92" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="693"><net_src comp="268" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="99" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="702"><net_src comp="76" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="708"><net_src comp="80" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="714"><net_src comp="84" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="720"><net_src comp="88" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="729"><net_src comp="298" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="734"><net_src comp="316" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="740"><net_src comp="328" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="745"><net_src comp="336" pin="6"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="751"><net_src comp="350" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="356" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="760"><net_src comp="362" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="368" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="374" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="774"><net_src comp="105" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="779"><net_src comp="388" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="394" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="788"><net_src comp="400" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="112" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="798"><net_src comp="428" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="497" pin=5"/></net>

<net id="803"><net_src comp="223" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="808"><net_src comp="223" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="813"><net_src comp="444" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="818"><net_src comp="124" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="823"><net_src comp="459" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {11 12 }
 - Input state : 
	Port: back_substitute_alt : A | {2 3 11 12 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_24 : 2
		tmp_cast : 1
		tmp_36 : 1
		tmp_39_cast : 2
		tmp_37 : 3
		tmp_40_cast : 4
		A_addr : 5
		A_load : 6
		tmp : 1
		StgValue_33 : 2
	State 3
		diag_0 : 1
	State 4
	State 5
	State 6
	State 7
		StgValue_43 : 1
		StgValue_45 : 1
		StgValue_47 : 1
		StgValue_49 : 1
		empty : 1
	State 8
	State 9
		exitcond2 : 1
		i_2 : 1
		StgValue_62 : 2
		tmp_20_cast : 1
		tmp_38 : 1
		tmp_43_cast : 2
		tmp_28 : 1
		select_column_multip : 2
	State 10
		exitcond1 : 1
		j_1 : 1
		StgValue_80 : 2
		tmp_22 : 1
		StgValue_84 : 2
		tmp_23 : 1
		tmp_24_cast : 1
		tmp_39 : 2
		tmp_44_cast : 3
		A_addr_2 : 4
	State 11
		exitcond : 1
		k_2 : 1
		StgValue_97 : 2
		tmp_25 : 1
		StgValue_99 : 2
		tmp_45 : 1
		tmp_53_cast : 2
		tmp_46 : 3
		tmp_54_cast : 4
		row_sum_addr_1 : 5
		tmp_34 : 1
		tmp_29 : 1
		row_sum_load : 6
		tmp_27 : 1
		tmp_42 : 1
		tmp_49_cast : 2
		tmp_43 : 3
		tmp_44 : 3
		tmp_51_cast : 4
		row_sum_addr : 5
		final_sum : 6
		tmp_30 : 1
		tmp_40 : 1
		tmp_46_cast : 2
		tmp_41 : 3
		tmp_47_cast : 4
		B_addr : 5
		StgValue_124 : 6
	State 12
		tmp_33 : 1
		subst_sum_3 : 2
		subst_sum : 3
		subst_sum_2 : 4
		StgValue_139 : 5
		B_addr_1 : 1
		tmp_32_to_int : 1
		tmp_32_neg : 2
		tmp_31 : 2
		neg_diag_prod : 3
		select_column_multip_1 : 4
		column_multiplier_0 : 5
		column_multiplier_0_4 : 6
		column_multiplier_0_7 : 7
		column_multiplier_0_8 : 5
		column_multiplier_0_9 : 6
		column_multiplier_0_14 : 7
		column_multiplier_0_15 : 5
		column_multiplier_0_16 : 6
		column_multiplier_0_3 : 5
		StgValue_161 : 5
		StgValue_162 : 8
		StgValue_163 : 8
		StgValue_164 : 7
		StgValue_165 : 6
		empty_12 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_217          |    0    |   218   |   779   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |        subst_sum_fu_206       |    2    |   177   |   194   |
|----------|-------------------------------|---------|---------|---------|
|          |       subst_sum_2_fu_511      |    0    |    0    |    32   |
|          | select_column_multip_1_fu_538 |    0    |    0    |    32   |
|          |   column_multiplier_0_fu_550  |    0    |    0    |    32   |
|          |  column_multiplier_0_4_fu_563 |    0    |    0    |    32   |
|          |  column_multiplier_0_7_fu_576 |    0    |    0    |    32   |
|  select  |  column_multiplier_0_8_fu_584 |    0    |    0    |    32   |
|          |  column_multiplier_0_9_fu_592 |    0    |    0    |    32   |
|          | column_multiplier_0_14_fu_600 |    0    |    0    |    32   |
|          | column_multiplier_0_15_fu_608 |    0    |    0    |    32   |
|          | column_multiplier_0_16_fu_616 |    0    |    0    |    32   |
|          |  column_multiplier_0_3_fu_624 |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_211          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|          |           i_1_fu_235          |    0    |    0    |    11   |
|          |         tmp_37_fu_257         |    0    |    0    |    15   |
|          |           i_2_fu_298          |    0    |    0    |    11   |
|          |           j_1_fu_356          |    0    |    0    |    11   |
|    add   |         tmp_39_fu_378         |    0    |    0    |    15   |
|          |           k_2_fu_394          |    0    |    0    |    11   |
|          |         tmp_46_fu_418         |    0    |    0    |    15   |
|          |         tmp_43_fu_444         |    0    |    0    |    15   |
|          |         tmp_44_fu_449         |    0    |    0    |    15   |
|          |         tmp_41_fu_475         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_223          |    0    |    0    |    9    |
|          |        exitcond3_fu_229       |    0    |    0    |    9    |
|          |        exitcond2_fu_292       |    0    |    0    |    9    |
|          |        exitcond1_fu_350       |    0    |    0    |    9    |
|          |         tmp_22_fu_362         |    0    |    0    |    9    |
|   icmp   |         tmp_23_fu_368         |    0    |    0    |    9    |
|          |        exitcond_fu_388        |    0    |    0    |    9    |
|          |         tmp_25_fu_400         |    0    |    0    |    9    |
|          |         sel_tmp_fu_545        |    0    |    0    |    8    |
|          |        sel_tmp1_fu_558        |    0    |    0    |    8    |
|          |        sel_tmp3_fu_571        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    mux   |  select_column_multip_fu_336  |    0    |    0    |    17   |
|          |         tmp_33_fu_497         |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |       tmp_32_neg_fu_527       |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_241        |    0    |    0    |    0    |
|          |       tmp_39_cast_fu_253      |    0    |    0    |    0    |
|          |       tmp_40_cast_fu_263      |    0    |    0    |    0    |
|          |       tmp_20_cast_fu_316      |    0    |    0    |    0    |
|          |       tmp_43_cast_fu_328      |    0    |    0    |    0    |
|          |       tmp_24_cast_fu_374      |    0    |    0    |    0    |
|   zext   |       tmp_44_cast_fu_383      |    0    |    0    |    0    |
|          |       tmp_53_cast_fu_414      |    0    |    0    |    0    |
|          |       tmp_54_cast_fu_423      |    0    |    0    |    0    |
|          |       tmp_49_cast_fu_440      |    0    |    0    |    0    |
|          |       tmp_51_cast_fu_454      |    0    |    0    |    0    |
|          |       tmp_46_cast_fu_471      |    0    |    0    |    0    |
|          |       tmp_47_cast_fu_480      |    0    |    0    |    0    |
|          |       tmp_50_cast_fu_519      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_36_fu_245         |    0    |    0    |    0    |
|          |         tmp_38_fu_320         |    0    |    0    |    0    |
|bitconcatenate|         tmp_45_fu_406         |    0    |    0    |    0    |
|          |         tmp_42_fu_432         |    0    |    0    |    0    |
|          |         tmp_40_fu_463         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_268          |    0    |    0    |    0    |
|   trunc  |         tmp_28_fu_332         |    0    |    0    |    0    |
|          |         tmp_34_fu_428         |    0    |    0    |    0    |
|          |         tmp_30_fu_459         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   523   |   1756  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|row_sum|    0   |   64   |    8   |
+-------+--------+--------+--------+
| Total |    0   |   64   |    8   |
+-------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       A_addr_2_reg_771      |    4   |
|        A_addr_reg_685       |    4   |
|        A_load_reg_694       |   32   |
|column_multiplier_0_1_reg_699|   32   |
|column_multiplier_0_2_reg_705|   32   |
|column_multiplier_0_5_reg_711|   32   |
|column_multiplier_0_6_reg_717|   32   |
|       diag_3_1_reg_658      |   32   |
|       diag_3_2_reg_664      |   32   |
|       diag_3_3_reg_670      |   32   |
|        diag_3_reg_652       |   32   |
|      exitcond1_reg_748      |    1   |
|      exitcond3_reg_676      |    1   |
|       exitcond_reg_776      |    1   |
|          i1_reg_172         |    3   |
|         i_1_reg_680         |    3   |
|         i_2_reg_726         |    3   |
|          i_reg_161          |    3   |
|         j_1_reg_752         |    3   |
|          j_reg_184          |    3   |
|         k_2_reg_780         |    3   |
|          k_reg_195          |    3   |
|    row_sum_addr_1_reg_789   |    4   |
|     row_sum_addr_reg_815    |    4   |
| select_column_multip_reg_742|   32   |
|     tmp_20_cast_reg_731     |    6   |
|        tmp_22_reg_757       |    1   |
|        tmp_23_reg_761       |    1   |
|     tmp_24_cast_reg_765     |    6   |
|        tmp_25_reg_785       |    1   |
|        tmp_27_reg_805       |    1   |
|        tmp_29_reg_800       |    1   |
|        tmp_30_reg_820       |    2   |
|        tmp_34_reg_795       |    2   |
|     tmp_43_cast_reg_737     |    6   |
|        tmp_43_reg_810       |    6   |
|         tmp_reg_690         |    2   |
+-----------------------------+--------+
|            Total            |   398  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_118 |  p0  |   4  |   4  |   16   ||    21   |
|     i1_reg_172    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_211    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_211    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_217    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   226  || 3.99225 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   523  |  1756  |
|   Memory  |    0   |    -   |    -   |   64   |    8   |
|Multiplexer|    -   |    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |    -   |   398  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |    3   |   985  |  1836  |
+-----------+--------+--------+--------+--------+--------+
