
Wild_Thumper_Main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001b0  00800100  000034a4  00003538  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000034a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000cc  008002b0  008002b0  000036e8  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  000036e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000b05  00000000  00000000  000038a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003467  00000000  00000000  000043ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001598  00000000  00000000  00007814  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002929  00000000  00000000  00008dac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000690  00000000  00000000  0000b6d8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000d51  00000000  00000000  0000bd68  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000896  00000000  00000000  0000cab9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000d34f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 b4 08 	jmp	0x1168	; 0x1168 <__vector_3>
      10:	0c 94 f9 08 	jmp	0x11f2	; 0x11f2 <__vector_4>
      14:	0c 94 3e 09 	jmp	0x127c	; 0x127c <__vector_5>
      18:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__vector_6>
      1c:	0c 94 94 0a 	jmp	0x1528	; 0x1528 <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 e6 0a 	jmp	0x15cc	; 0x15cc <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 84 12 	jmp	0x2508	; 0x2508 <__vector_20>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 cc 0f 	jmp	0x1f98	; 0x1f98 <__vector_26>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 94 12 	jmp	0x2528	; 0x2528 <__vector_28>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	12 e0       	ldi	r17, 0x02	; 2
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e4 ea       	ldi	r30, 0xA4	; 164
      90:	f4 e3       	ldi	r31, 0x34	; 52
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	a0 3b       	cpi	r26, 0xB0	; 176
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	13 e0       	ldi	r17, 0x03	; 3
      a0:	a0 eb       	ldi	r26, 0xB0	; 176
      a2:	b2 e0       	ldi	r27, 0x02	; 2
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	ac 37       	cpi	r26, 0x7C	; 124
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 ef 04 	call	0x9de	; 0x9de <main>
      b2:	0c 94 50 1a 	jmp	0x34a0	; 0x34a0 <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <WriteDataHandler_Main>:
//	Received RF Data Handler														//
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WriteDataHandler_Main (void)
  {
      ba:	df 93       	push	r29
      bc:	cf 93       	push	r28
      be:	cd b7       	in	r28, 0x3d	; 61
      c0:	de b7       	in	r29, 0x3e	; 62
    USART1_Write(1);								//Start Byte: 	1
      c2:	81 e0       	ldi	r24, 0x01	; 1
      c4:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(255);								//Addres PC:	255
      c8:	8f ef       	ldi	r24, 0xFF	; 255
      ca:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(18);								//Length:		18
      ce:	82 e1       	ldi	r24, 0x12	; 18
      d0:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(254);								//Command:		100
      d4:	8e ef       	ldi	r24, 0xFE	; 254
      d6:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_1]);					//Data 0: result[I2C_REG_STATUS]
      da:	80 91 2b 03 	lds	r24, 0x032B
      de:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
 	USART1_Write(result[I2C_REG_ENCODER_ERRORS]);
      e2:	80 91 39 03 	lds	r24, 0x0339
      e6:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(result[I2C_REG_MOTOR_ERRORS]);
      ea:	80 91 3a 03 	lds	r24, 0x033A
      ee:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(result[I2C_REG_CURRENT_ERRORS]);
      f2:	80 91 3b 03 	lds	r24, 0x033B
      f6:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_ALL]);			
      fa:	80 91 31 03 	lds	r24, 0x0331
      fe:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_1]);
     102:	80 91 33 03 	lds	r24, 0x0333
     106:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_2]);
     10a:	80 91 34 03 	lds	r24, 0x0334
     10e:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_3]);
     112:	80 91 35 03 	lds	r24, 0x0335
     116:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_4]);
     11a:	80 91 36 03 	lds	r24, 0x0336
     11e:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_5]);
     122:	80 91 37 03 	lds	r24, 0x0337
     126:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_6]);
     12a:	80 91 38 03 	lds	r24, 0x0338
     12e:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(GetADCValue_BatteryVoltage());
     132:	0e 94 7d 06 	call	0xcfa	; 0xcfa <GetADCValue_BatteryVoltage>
     136:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(GetADCValue_Temprature());
     13a:	0e 94 87 06 	call	0xd0e	; 0xd0e <GetADCValue_Temprature>
     13e:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(4);	 
     142:	84 e0       	ldi	r24, 0x04	; 4
     144:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>

  }
     148:	cf 91       	pop	r28
     14a:	df 91       	pop	r29
     14c:	08 95       	ret

0000014e <WriteDataHandler_Test>:


void WriteDataHandler_Test (void)
  {
     14e:	df 93       	push	r29
     150:	cf 93       	push	r28
     152:	cd b7       	in	r28, 0x3d	; 61
     154:	de b7       	in	r29, 0x3e	; 62
    USART1_Write(1);								//Start Byte: 	1
     156:	81 e0       	ldi	r24, 0x01	; 1
     158:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(255);								//Addres PC:	255
     15c:	8f ef       	ldi	r24, 0xFF	; 255
     15e:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(20);								//Length:		20
     162:	84 e1       	ldi	r24, 0x14	; 20
     164:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(255);								//Command:		100
     168:	8f ef       	ldi	r24, 0xFF	; 255
     16a:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_1]);	//Data 0:		
     16e:	80 91 2b 03 	lds	r24, 0x032B
     172:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_2]);
     176:	80 91 2c 03 	lds	r24, 0x032C
     17a:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_3]);
     17e:	80 91 2d 03 	lds	r24, 0x032D
     182:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_4]);
     186:	80 91 2e 03 	lds	r24, 0x032E
     18a:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_5]);
     18e:	80 91 2f 03 	lds	r24, 0x032F
     192:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_SPEED_MOTOR_6]);
     196:	80 91 30 03 	lds	r24, 0x0330
     19a:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_1]);
     19e:	80 91 33 03 	lds	r24, 0x0333
     1a2:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_2]);
     1a6:	80 91 34 03 	lds	r24, 0x0334
     1aa:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_3]);
     1ae:	80 91 35 03 	lds	r24, 0x0335
     1b2:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_4]);
     1b6:	80 91 36 03 	lds	r24, 0x0336
     1ba:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_5]);
     1be:	80 91 37 03 	lds	r24, 0x0337
     1c2:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(result[I2C_REG_CURR_MOTOR_6]);
     1c6:	80 91 38 03 	lds	r24, 0x0338
     1ca:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(Sensor.byte);
     1ce:	80 91 27 03 	lds	r24, 0x0327
     1d2:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	//USART1_Write(GetADCValue_BatteryVoltage());
	//USART1_Write(GetADCValue_Temprature());
	USART1_Write(GetADCValue_LDR2());
     1d6:	0e 94 b7 06 	call	0xd6e	; 0xd6e <GetADCValue_LDR2>
     1da:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(GetADCValue_LDR1());
     1de:	0e 94 ad 06 	call	0xd5a	; 0xd5a <GetADCValue_LDR1>
     1e2:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(4);	 
     1e6:	84 e0       	ldi	r24, 0x04	; 4
     1e8:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
  }
     1ec:	cf 91       	pop	r28
     1ee:	df 91       	pop	r29
     1f0:	08 95       	ret

000001f2 <I2C_Test>:

//This function test the I2C communication,
//After test the I2C communication it generates a test repport,
//and send this to the Application.
void I2C_Test (void)
  {
     1f2:	df 93       	push	r29
     1f4:	cf 93       	push	r28
     1f6:	00 d0       	rcall	.+0      	; 0x1f8 <I2C_Test+0x6>
     1f8:	0f 92       	push	r0
     1fa:	cd b7       	in	r28, 0x3d	; 61
     1fc:	de b7       	in	r29, 0x3e	; 62
  	uint8_t ReceivedWrongBytes = 0;		//Set receivedwrongbytes to 0
     1fe:	1b 82       	std	Y+3, r1	; 0x03
	NumberOfI2Cerrors = 0; 				//Set numberofI2Cerrors to 0
     200:	10 92 b1 02 	sts	0x02B1, r1
	sei();								//Enable interrupt 
     204:	78 94       	sei

  	for(int Test_Value =0; Test_Value<10; Test_Value++)				//For loop: Send/Read 10 times
     206:	1a 82       	std	Y+2, r1	; 0x02
     208:	19 82       	std	Y+1, r1	; 0x01
     20a:	29 c0       	rjmp	.+82     	; 0x25e <I2C_Test+0x6c>
	  {
        I2CTWI_transmit3Bytes(I2C_WT_ADR,WRITE_COMMAND, CMD_TEST_I2C, Test_Value); 		//Send Test value to Test register
     20c:	99 81       	ldd	r25, Y+1	; 0x01
     20e:	8a e0       	ldi	r24, 0x0A	; 10
     210:	60 e0       	ldi	r22, 0x00	; 0
     212:	4e e1       	ldi	r20, 0x1E	; 30
     214:	29 2f       	mov	r18, r25
     216:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <I2CTWI_transmit3Bytes>
        mSleep(30); 													//Wait 6ms
     21a:	8e e1       	ldi	r24, 0x1E	; 30
     21c:	90 e0       	ldi	r25, 0x00	; 0
     21e:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
		I2CTWI_transmitByte(I2C_WT_ADR,0);									//Command for read:
     222:	8a e0       	ldi	r24, 0x0A	; 10
     224:	60 e0       	ldi	r22, 0x00	; 0
     226:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <I2CTWI_transmitByte>
		I2CTWI_readRegisters(I2C_WT_ADR,I2C_TEST_I2C,result,1);						//Read Test Register
     22a:	29 e2       	ldi	r18, 0x29	; 41
     22c:	33 e0       	ldi	r19, 0x03	; 3
     22e:	8a e0       	ldi	r24, 0x0A	; 10
     230:	67 e1       	ldi	r22, 0x17	; 23
     232:	a9 01       	movw	r20, r18
     234:	21 e0       	ldi	r18, 0x01	; 1
     236:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2CTWI_readRegisters>
	
		if( !(result[0]==(Test_Value+1)))							//If received byte is not Test value + 1
     23a:	80 91 29 03 	lds	r24, 0x0329
     23e:	28 2f       	mov	r18, r24
     240:	30 e0       	ldi	r19, 0x00	; 0
     242:	89 81       	ldd	r24, Y+1	; 0x01
     244:	9a 81       	ldd	r25, Y+2	; 0x02
     246:	01 96       	adiw	r24, 0x01	; 1
     248:	28 17       	cp	r18, r24
     24a:	39 07       	cpc	r19, r25
     24c:	19 f0       	breq	.+6      	; 0x254 <I2C_Test+0x62>
	  	  {
		     ReceivedWrongBytes++;									//One received byte!!!
     24e:	8b 81       	ldd	r24, Y+3	; 0x03
     250:	8f 5f       	subi	r24, 0xFF	; 255
     252:	8b 83       	std	Y+3, r24	; 0x03
  {
  	uint8_t ReceivedWrongBytes = 0;		//Set receivedwrongbytes to 0
	NumberOfI2Cerrors = 0; 				//Set numberofI2Cerrors to 0
	sei();								//Enable interrupt 

  	for(int Test_Value =0; Test_Value<10; Test_Value++)				//For loop: Send/Read 10 times
     254:	89 81       	ldd	r24, Y+1	; 0x01
     256:	9a 81       	ldd	r25, Y+2	; 0x02
     258:	01 96       	adiw	r24, 0x01	; 1
     25a:	9a 83       	std	Y+2, r25	; 0x02
     25c:	89 83       	std	Y+1, r24	; 0x01
     25e:	89 81       	ldd	r24, Y+1	; 0x01
     260:	9a 81       	ldd	r25, Y+2	; 0x02
     262:	8a 30       	cpi	r24, 0x0A	; 10
     264:	91 05       	cpc	r25, r1
     266:	94 f2       	brlt	.-92     	; 0x20c <I2C_Test+0x1a>
	  	  {
		     ReceivedWrongBytes++;									//One received byte!!!
	      }
      }
	  
    USART1_Write(1);					//Start Byte:  		1
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(255);					//Addres PC:   		255 
     26e:	8f ef       	ldi	r24, 0xFF	; 255
     270:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(7);					//Length: 			7 bytes 
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(200);					//Control Byte:		200 (I2C test repport)
     27a:	88 ec       	ldi	r24, 0xC8	; 200
     27c:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	USART1_Write(ReceivedWrongBytes);	//Data byte 0: 		Number of wrong received bytes
     280:	8b 81       	ldd	r24, Y+3	; 0x03
     282:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(NumberOfI2Cerrors);	//Byte byte 1: 		Number of transmission errors 
     286:	80 91 b1 02 	lds	r24, 0x02B1
     28a:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    USART1_Write(4);					//Stop Byte:		4 		
     28e:	84 e0       	ldi	r24, 0x04	; 4
     290:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>

  }
     294:	0f 90       	pop	r0
     296:	0f 90       	pop	r0
     298:	0f 90       	pop	r0
     29a:	cf 91       	pop	r28
     29c:	df 91       	pop	r29
     29e:	08 95       	ret

000002a0 <RF_Test>:

void RF_Test (void)
  {
     2a0:	df 93       	push	r29
     2a2:	cf 93       	push	r28
     2a4:	00 d0       	rcall	.+0      	; 0x2a6 <RF_Test+0x6>
     2a6:	cd b7       	in	r28, 0x3d	; 61
     2a8:	de b7       	in	r29, 0x3e	; 62
  	sei();		
     2aa:	78 94       	sei
	for(int Test_Value_RF =0; Test_Value_RF<10; Test_Value_RF++)		
     2ac:	1a 82       	std	Y+2, r1	; 0x02
     2ae:	19 82       	std	Y+1, r1	; 0x01
     2b0:	1b c0       	rjmp	.+54     	; 0x2e8 <RF_Test+0x48>
	  {
		USART1_Write(1);					//Start Byte:  		1
     2b2:	81 e0       	ldi	r24, 0x01	; 1
     2b4:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    	USART1_Write(255);					//Addres PC:   		255 
     2b8:	8f ef       	ldi	r24, 0xFF	; 255
     2ba:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    	USART1_Write(6);					//Length: 			7 bytes 
     2be:	86 e0       	ldi	r24, 0x06	; 6
     2c0:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    	USART1_Write(201);					//Control Byte:		200 (I2C test repport)
     2c4:	89 ec       	ldi	r24, 0xC9	; 201
     2c6:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
		USART1_Write(10);		//Data byte 0: 	
     2ca:	8a e0       	ldi	r24, 0x0A	; 10
     2cc:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
    	USART1_Write(4);					//Stop Byte:		4 		
     2d0:	84 e0       	ldi	r24, 0x04	; 4
     2d2:	0e 94 47 12 	call	0x248e	; 0x248e <USART1_Write>
	  
	  	mSleep(110);
     2d6:	8e e6       	ldi	r24, 0x6E	; 110
     2d8:	90 e0       	ldi	r25, 0x00	; 0
     2da:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
  }

void RF_Test (void)
  {
  	sei();		
	for(int Test_Value_RF =0; Test_Value_RF<10; Test_Value_RF++)		
     2de:	89 81       	ldd	r24, Y+1	; 0x01
     2e0:	9a 81       	ldd	r25, Y+2	; 0x02
     2e2:	01 96       	adiw	r24, 0x01	; 1
     2e4:	9a 83       	std	Y+2, r25	; 0x02
     2e6:	89 83       	std	Y+1, r24	; 0x01
     2e8:	89 81       	ldd	r24, Y+1	; 0x01
     2ea:	9a 81       	ldd	r25, Y+2	; 0x02
     2ec:	8a 30       	cpi	r24, 0x0A	; 10
     2ee:	91 05       	cpc	r25, r1
     2f0:	04 f3       	brlt	.-64     	; 0x2b2 <RF_Test+0x12>
	  
	  	mSleep(110);
	  }
	  

  }
     2f2:	0f 90       	pop	r0
     2f4:	0f 90       	pop	r0
     2f6:	cf 91       	pop	r28
     2f8:	df 91       	pop	r29
     2fa:	08 95       	ret

000002fc <Drive_Control>:
void Drive_Control (char Direction, char Speed, char Angle)
  {
     2fc:	0f 93       	push	r16
     2fe:	df 93       	push	r29
     300:	cf 93       	push	r28
     302:	00 d0       	rcall	.+0      	; 0x304 <Drive_Control+0x8>
     304:	00 d0       	rcall	.+0      	; 0x306 <Drive_Control+0xa>
     306:	0f 92       	push	r0
     308:	cd b7       	in	r28, 0x3d	; 61
     30a:	de b7       	in	r29, 0x3e	; 62
     30c:	89 83       	std	Y+1, r24	; 0x01
     30e:	6a 83       	std	Y+2, r22	; 0x02
     310:	4b 83       	std	Y+3, r20	; 0x03
  	  Autonomous = false; 
     312:	10 92 24 03 	sts	0x0324, r1
   	  switch (Direction)
     316:	89 81       	ldd	r24, Y+1	; 0x01
     318:	28 2f       	mov	r18, r24
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	3d 83       	std	Y+5, r19	; 0x05
     31e:	2c 83       	std	Y+4, r18	; 0x04
     320:	8c 81       	ldd	r24, Y+4	; 0x04
     322:	9d 81       	ldd	r25, Y+5	; 0x05
     324:	82 30       	cpi	r24, 0x02	; 2
     326:	91 05       	cpc	r25, r1
     328:	79 f1       	breq	.+94     	; 0x388 <Drive_Control+0x8c>
     32a:	2c 81       	ldd	r18, Y+4	; 0x04
     32c:	3d 81       	ldd	r19, Y+5	; 0x05
     32e:	23 30       	cpi	r18, 0x03	; 3
     330:	31 05       	cpc	r19, r1
     332:	54 f4       	brge	.+20     	; 0x348 <Drive_Control+0x4c>
     334:	8c 81       	ldd	r24, Y+4	; 0x04
     336:	9d 81       	ldd	r25, Y+5	; 0x05
     338:	00 97       	sbiw	r24, 0x00	; 0
     33a:	b1 f0       	breq	.+44     	; 0x368 <Drive_Control+0x6c>
     33c:	2c 81       	ldd	r18, Y+4	; 0x04
     33e:	3d 81       	ldd	r19, Y+5	; 0x05
     340:	21 30       	cpi	r18, 0x01	; 1
     342:	31 05       	cpc	r19, r1
     344:	c9 f0       	breq	.+50     	; 0x378 <Drive_Control+0x7c>
     346:	3b c0       	rjmp	.+118    	; 0x3be <Drive_Control+0xc2>
     348:	8c 81       	ldd	r24, Y+4	; 0x04
     34a:	9d 81       	ldd	r25, Y+5	; 0x05
     34c:	84 30       	cpi	r24, 0x04	; 4
     34e:	91 05       	cpc	r25, r1
     350:	59 f1       	breq	.+86     	; 0x3a8 <Drive_Control+0xac>
     352:	2c 81       	ldd	r18, Y+4	; 0x04
     354:	3d 81       	ldd	r19, Y+5	; 0x05
     356:	24 30       	cpi	r18, 0x04	; 4
     358:	31 05       	cpc	r19, r1
     35a:	f4 f0       	brlt	.+60     	; 0x398 <Drive_Control+0x9c>
     35c:	8c 81       	ldd	r24, Y+4	; 0x04
     35e:	9d 81       	ldd	r25, Y+5	; 0x05
     360:	86 30       	cpi	r24, 0x06	; 6
     362:	91 05       	cpc	r25, r1
     364:	49 f1       	breq	.+82     	; 0x3b8 <Drive_Control+0xbc>
     366:	2b c0       	rjmp	.+86     	; 0x3be <Drive_Control+0xc2>
       	 {
		  case 0: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_STOP_ALL, 			Speed, Angle); break;
     368:	8a e0       	ldi	r24, 0x0A	; 10
     36a:	60 e0       	ldi	r22, 0x00	; 0
     36c:	41 e0       	ldi	r20, 0x01	; 1
     36e:	2a 81       	ldd	r18, Y+2	; 0x02
     370:	0b 81       	ldd	r16, Y+3	; 0x03
     372:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     376:	23 c0       	rjmp	.+70     	; 0x3be <Drive_Control+0xc2>
	 	  case 1: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, Speed, Angle); break;
     378:	8a e0       	ldi	r24, 0x0A	; 10
     37a:	60 e0       	ldi	r22, 0x00	; 0
     37c:	42 e0       	ldi	r20, 0x02	; 2
     37e:	2a 81       	ldd	r18, Y+2	; 0x02
     380:	0b 81       	ldd	r16, Y+3	; 0x03
     382:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     386:	1b c0       	rjmp	.+54     	; 0x3be <Drive_Control+0xc2>
		  case 2: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_RIGHT, Speed, Angle); break;
     388:	8a e0       	ldi	r24, 0x0A	; 10
     38a:	60 e0       	ldi	r22, 0x00	; 0
     38c:	43 e0       	ldi	r20, 0x03	; 3
     38e:	2a 81       	ldd	r18, Y+2	; 0x02
     390:	0b 81       	ldd	r16, Y+3	; 0x03
     392:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     396:	13 c0       	rjmp	.+38     	; 0x3be <Drive_Control+0xc2>
		  case 3: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_LEFT, Speed, Angle); break;
     398:	8a e0       	ldi	r24, 0x0A	; 10
     39a:	60 e0       	ldi	r22, 0x00	; 0
     39c:	44 e0       	ldi	r20, 0x04	; 4
     39e:	2a 81       	ldd	r18, Y+2	; 0x02
     3a0:	0b 81       	ldd	r16, Y+3	; 0x03
     3a2:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     3a6:	0b c0       	rjmp	.+22     	; 0x3be <Drive_Control+0xc2>
		  case 4: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_RIGHT, Speed, Angle); break;
     3a8:	8a e0       	ldi	r24, 0x0A	; 10
     3aa:	60 e0       	ldi	r22, 0x00	; 0
     3ac:	45 e0       	ldi	r20, 0x05	; 5
     3ae:	2a 81       	ldd	r18, Y+2	; 0x02
     3b0:	0b 81       	ldd	r16, Y+3	; 0x03
     3b2:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     3b6:	03 c0       	rjmp	.+6      	; 0x3be <Drive_Control+0xc2>
		  case 6: Autonomous = true; break;
     3b8:	81 e0       	ldi	r24, 0x01	; 1
     3ba:	80 93 24 03 	sts	0x0324, r24
		}
  }
     3be:	0f 90       	pop	r0
     3c0:	0f 90       	pop	r0
     3c2:	0f 90       	pop	r0
     3c4:	0f 90       	pop	r0
     3c6:	0f 90       	pop	r0
     3c8:	cf 91       	pop	r28
     3ca:	df 91       	pop	r29
     3cc:	0f 91       	pop	r16
     3ce:	08 95       	ret

000003d0 <RF_ReceivedDataHandler1>:


//When a valid packet received from the APC220, this function is called. 
//This function check the control byte, and handles the data
void RF_ReceivedDataHandler1 (unsigned char ControlByte, char *InformationBytes)
  {	
     3d0:	0f 93       	push	r16
     3d2:	df 93       	push	r29
     3d4:	cf 93       	push	r28
     3d6:	00 d0       	rcall	.+0      	; 0x3d8 <RF_ReceivedDataHandler1+0x8>
     3d8:	00 d0       	rcall	.+0      	; 0x3da <RF_ReceivedDataHandler1+0xa>
     3da:	0f 92       	push	r0
     3dc:	cd b7       	in	r28, 0x3d	; 61
     3de:	de b7       	in	r29, 0x3e	; 62
     3e0:	89 83       	std	Y+1, r24	; 0x01
     3e2:	7b 83       	std	Y+3, r23	; 0x03
     3e4:	6a 83       	std	Y+2, r22	; 0x02

	setStopwatch4(0);
     3e6:	10 92 70 03 	sts	0x0370, r1
     3ea:	10 92 6f 03 	sts	0x036F, r1
	if (block == false)
     3ee:	80 91 b0 02 	lds	r24, 0x02B0
     3f2:	88 23       	and	r24, r24
     3f4:	09 f0       	breq	.+2      	; 0x3f8 <RF_ReceivedDataHandler1+0x28>
     3f6:	b2 c1       	rjmp	.+868    	; 0x75c <RF_ReceivedDataHandler1+0x38c>
	{
	  block = true;
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	80 93 b0 02 	sts	0x02B0, r24
   
	  switch (ControlByte)
     3fe:	89 81       	ldd	r24, Y+1	; 0x01
     400:	28 2f       	mov	r18, r24
     402:	30 e0       	ldi	r19, 0x00	; 0
     404:	3d 83       	std	Y+5, r19	; 0x05
     406:	2c 83       	std	Y+4, r18	; 0x04
     408:	8c 81       	ldd	r24, Y+4	; 0x04
     40a:	9d 81       	ldd	r25, Y+5	; 0x05
     40c:	8e 30       	cpi	r24, 0x0E	; 14
     40e:	91 05       	cpc	r25, r1
     410:	09 f4       	brne	.+2      	; 0x414 <RF_ReceivedDataHandler1+0x44>
     412:	24 c1       	rjmp	.+584    	; 0x65c <RF_ReceivedDataHandler1+0x28c>
     414:	2c 81       	ldd	r18, Y+4	; 0x04
     416:	3d 81       	ldd	r19, Y+5	; 0x05
     418:	2f 30       	cpi	r18, 0x0F	; 15
     41a:	31 05       	cpc	r19, r1
     41c:	0c f0       	brlt	.+2      	; 0x420 <RF_ReceivedDataHandler1+0x50>
     41e:	48 c0       	rjmp	.+144    	; 0x4b0 <RF_ReceivedDataHandler1+0xe0>
     420:	8c 81       	ldd	r24, Y+4	; 0x04
     422:	9d 81       	ldd	r25, Y+5	; 0x05
     424:	84 30       	cpi	r24, 0x04	; 4
     426:	91 05       	cpc	r25, r1
     428:	09 f4       	brne	.+2      	; 0x42c <RF_ReceivedDataHandler1+0x5c>
     42a:	cd c0       	rjmp	.+410    	; 0x5c6 <RF_ReceivedDataHandler1+0x1f6>
     42c:	2c 81       	ldd	r18, Y+4	; 0x04
     42e:	3d 81       	ldd	r19, Y+5	; 0x05
     430:	25 30       	cpi	r18, 0x05	; 5
     432:	31 05       	cpc	r19, r1
     434:	f4 f4       	brge	.+60     	; 0x472 <RF_ReceivedDataHandler1+0xa2>
     436:	8c 81       	ldd	r24, Y+4	; 0x04
     438:	9d 81       	ldd	r25, Y+5	; 0x05
     43a:	81 30       	cpi	r24, 0x01	; 1
     43c:	91 05       	cpc	r25, r1
     43e:	09 f4       	brne	.+2      	; 0x442 <RF_ReceivedDataHandler1+0x72>
     440:	95 c0       	rjmp	.+298    	; 0x56c <RF_ReceivedDataHandler1+0x19c>
     442:	2c 81       	ldd	r18, Y+4	; 0x04
     444:	3d 81       	ldd	r19, Y+5	; 0x05
     446:	22 30       	cpi	r18, 0x02	; 2
     448:	31 05       	cpc	r19, r1
     44a:	34 f4       	brge	.+12     	; 0x458 <RF_ReceivedDataHandler1+0x88>
     44c:	8c 81       	ldd	r24, Y+4	; 0x04
     44e:	9d 81       	ldd	r25, Y+5	; 0x05
     450:	00 97       	sbiw	r24, 0x00	; 0
     452:	09 f4       	brne	.+2      	; 0x456 <RF_ReceivedDataHandler1+0x86>
     454:	7c c0       	rjmp	.+248    	; 0x54e <RF_ReceivedDataHandler1+0x17e>
     456:	7c c1       	rjmp	.+760    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     458:	2c 81       	ldd	r18, Y+4	; 0x04
     45a:	3d 81       	ldd	r19, Y+5	; 0x05
     45c:	22 30       	cpi	r18, 0x02	; 2
     45e:	31 05       	cpc	r19, r1
     460:	09 f4       	brne	.+2      	; 0x464 <RF_ReceivedDataHandler1+0x94>
     462:	93 c0       	rjmp	.+294    	; 0x58a <RF_ReceivedDataHandler1+0x1ba>
     464:	8c 81       	ldd	r24, Y+4	; 0x04
     466:	9d 81       	ldd	r25, Y+5	; 0x05
     468:	83 30       	cpi	r24, 0x03	; 3
     46a:	91 05       	cpc	r25, r1
     46c:	09 f4       	brne	.+2      	; 0x470 <RF_ReceivedDataHandler1+0xa0>
     46e:	9c c0       	rjmp	.+312    	; 0x5a8 <RF_ReceivedDataHandler1+0x1d8>
     470:	6f c1       	rjmp	.+734    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     472:	2c 81       	ldd	r18, Y+4	; 0x04
     474:	3d 81       	ldd	r19, Y+5	; 0x05
     476:	2b 30       	cpi	r18, 0x0B	; 11
     478:	31 05       	cpc	r19, r1
     47a:	09 f4       	brne	.+2      	; 0x47e <RF_ReceivedDataHandler1+0xae>
     47c:	c2 c0       	rjmp	.+388    	; 0x602 <RF_ReceivedDataHandler1+0x232>
     47e:	8c 81       	ldd	r24, Y+4	; 0x04
     480:	9d 81       	ldd	r25, Y+5	; 0x05
     482:	8c 30       	cpi	r24, 0x0C	; 12
     484:	91 05       	cpc	r25, r1
     486:	3c f4       	brge	.+14     	; 0x496 <RF_ReceivedDataHandler1+0xc6>
     488:	2c 81       	ldd	r18, Y+4	; 0x04
     48a:	3d 81       	ldd	r19, Y+5	; 0x05
     48c:	2a 30       	cpi	r18, 0x0A	; 10
     48e:	31 05       	cpc	r19, r1
     490:	09 f4       	brne	.+2      	; 0x494 <RF_ReceivedDataHandler1+0xc4>
     492:	a8 c0       	rjmp	.+336    	; 0x5e4 <RF_ReceivedDataHandler1+0x214>
     494:	5d c1       	rjmp	.+698    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     496:	8c 81       	ldd	r24, Y+4	; 0x04
     498:	9d 81       	ldd	r25, Y+5	; 0x05
     49a:	8c 30       	cpi	r24, 0x0C	; 12
     49c:	91 05       	cpc	r25, r1
     49e:	09 f4       	brne	.+2      	; 0x4a2 <RF_ReceivedDataHandler1+0xd2>
     4a0:	bf c0       	rjmp	.+382    	; 0x620 <RF_ReceivedDataHandler1+0x250>
     4a2:	2c 81       	ldd	r18, Y+4	; 0x04
     4a4:	3d 81       	ldd	r19, Y+5	; 0x05
     4a6:	2d 30       	cpi	r18, 0x0D	; 13
     4a8:	31 05       	cpc	r19, r1
     4aa:	09 f4       	brne	.+2      	; 0x4ae <RF_ReceivedDataHandler1+0xde>
     4ac:	c8 c0       	rjmp	.+400    	; 0x63e <RF_ReceivedDataHandler1+0x26e>
     4ae:	50 c1       	rjmp	.+672    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     4b0:	8c 81       	ldd	r24, Y+4	; 0x04
     4b2:	9d 81       	ldd	r25, Y+5	; 0x05
     4b4:	89 3c       	cpi	r24, 0xC9	; 201
     4b6:	91 05       	cpc	r25, r1
     4b8:	09 f4       	brne	.+2      	; 0x4bc <RF_ReceivedDataHandler1+0xec>
     4ba:	03 c1       	rjmp	.+518    	; 0x6c2 <RF_ReceivedDataHandler1+0x2f2>
     4bc:	2c 81       	ldd	r18, Y+4	; 0x04
     4be:	3d 81       	ldd	r19, Y+5	; 0x05
     4c0:	2a 3c       	cpi	r18, 0xCA	; 202
     4c2:	31 05       	cpc	r19, r1
     4c4:	fc f4       	brge	.+62     	; 0x504 <RF_ReceivedDataHandler1+0x134>
     4c6:	8c 81       	ldd	r24, Y+4	; 0x04
     4c8:	9d 81       	ldd	r25, Y+5	; 0x05
     4ca:	84 36       	cpi	r24, 0x64	; 100
     4cc:	91 05       	cpc	r25, r1
     4ce:	09 f4       	brne	.+2      	; 0x4d2 <RF_ReceivedDataHandler1+0x102>
     4d0:	e3 c0       	rjmp	.+454    	; 0x698 <RF_ReceivedDataHandler1+0x2c8>
     4d2:	2c 81       	ldd	r18, Y+4	; 0x04
     4d4:	3d 81       	ldd	r19, Y+5	; 0x05
     4d6:	25 36       	cpi	r18, 0x65	; 101
     4d8:	31 05       	cpc	r19, r1
     4da:	3c f4       	brge	.+14     	; 0x4ea <RF_ReceivedDataHandler1+0x11a>
     4dc:	8c 81       	ldd	r24, Y+4	; 0x04
     4de:	9d 81       	ldd	r25, Y+5	; 0x05
     4e0:	8f 30       	cpi	r24, 0x0F	; 15
     4e2:	91 05       	cpc	r25, r1
     4e4:	09 f4       	brne	.+2      	; 0x4e8 <RF_ReceivedDataHandler1+0x118>
     4e6:	c9 c0       	rjmp	.+402    	; 0x67a <RF_ReceivedDataHandler1+0x2aa>
     4e8:	33 c1       	rjmp	.+614    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     4ea:	2c 81       	ldd	r18, Y+4	; 0x04
     4ec:	3d 81       	ldd	r19, Y+5	; 0x05
     4ee:	25 36       	cpi	r18, 0x65	; 101
     4f0:	31 05       	cpc	r19, r1
     4f2:	09 f4       	brne	.+2      	; 0x4f6 <RF_ReceivedDataHandler1+0x126>
     4f4:	d9 c0       	rjmp	.+434    	; 0x6a8 <RF_ReceivedDataHandler1+0x2d8>
     4f6:	8c 81       	ldd	r24, Y+4	; 0x04
     4f8:	9d 81       	ldd	r25, Y+5	; 0x05
     4fa:	88 3c       	cpi	r24, 0xC8	; 200
     4fc:	91 05       	cpc	r25, r1
     4fe:	09 f4       	brne	.+2      	; 0x502 <RF_ReceivedDataHandler1+0x132>
     500:	dd c0       	rjmp	.+442    	; 0x6bc <RF_ReceivedDataHandler1+0x2ec>
     502:	26 c1       	rjmp	.+588    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     504:	2c 81       	ldd	r18, Y+4	; 0x04
     506:	3d 81       	ldd	r19, Y+5	; 0x05
     508:	22 3f       	cpi	r18, 0xF2	; 242
     50a:	31 05       	cpc	r19, r1
     50c:	09 f4       	brne	.+2      	; 0x510 <RF_ReceivedDataHandler1+0x140>
     50e:	fa c0       	rjmp	.+500    	; 0x704 <RF_ReceivedDataHandler1+0x334>
     510:	8c 81       	ldd	r24, Y+4	; 0x04
     512:	9d 81       	ldd	r25, Y+5	; 0x05
     514:	83 3f       	cpi	r24, 0xF3	; 243
     516:	91 05       	cpc	r25, r1
     518:	6c f4       	brge	.+26     	; 0x534 <RF_ReceivedDataHandler1+0x164>
     51a:	2c 81       	ldd	r18, Y+4	; 0x04
     51c:	3d 81       	ldd	r19, Y+5	; 0x05
     51e:	20 3f       	cpi	r18, 0xF0	; 240
     520:	31 05       	cpc	r19, r1
     522:	09 f4       	brne	.+2      	; 0x526 <RF_ReceivedDataHandler1+0x156>
     524:	d1 c0       	rjmp	.+418    	; 0x6c8 <RF_ReceivedDataHandler1+0x2f8>
     526:	8c 81       	ldd	r24, Y+4	; 0x04
     528:	9d 81       	ldd	r25, Y+5	; 0x05
     52a:	81 3f       	cpi	r24, 0xF1	; 241
     52c:	91 05       	cpc	r25, r1
     52e:	09 f4       	brne	.+2      	; 0x532 <RF_ReceivedDataHandler1+0x162>
     530:	da c0       	rjmp	.+436    	; 0x6e6 <RF_ReceivedDataHandler1+0x316>
     532:	0e c1       	rjmp	.+540    	; 0x750 <RF_ReceivedDataHandler1+0x380>
     534:	2c 81       	ldd	r18, Y+4	; 0x04
     536:	3d 81       	ldd	r19, Y+5	; 0x05
     538:	2e 3f       	cpi	r18, 0xFE	; 254
     53a:	31 05       	cpc	r19, r1
     53c:	09 f4       	brne	.+2      	; 0x540 <RF_ReceivedDataHandler1+0x170>
     53e:	f1 c0       	rjmp	.+482    	; 0x722 <RF_ReceivedDataHandler1+0x352>
     540:	8c 81       	ldd	r24, Y+4	; 0x04
     542:	9d 81       	ldd	r25, Y+5	; 0x05
     544:	8f 3f       	cpi	r24, 0xFF	; 255
     546:	91 05       	cpc	r25, r1
     548:	09 f4       	brne	.+2      	; 0x54c <RF_ReceivedDataHandler1+0x17c>
     54a:	00 c1       	rjmp	.+512    	; 0x74c <RF_ReceivedDataHandler1+0x37c>
     54c:	01 c1       	rjmp	.+514    	; 0x750 <RF_ReceivedDataHandler1+0x380>
       {		

	  	  //Move controls: All motors
		  // InformationBytes[0] = Speed
		  // InformationBytes[1] = Angle
		  case 0: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_STOP_ALL, 			InformationBytes[0], InformationBytes[1]); break;
     54e:	ea 81       	ldd	r30, Y+2	; 0x02
     550:	fb 81       	ldd	r31, Y+3	; 0x03
     552:	20 81       	ld	r18, Z
     554:	8a 81       	ldd	r24, Y+2	; 0x02
     556:	9b 81       	ldd	r25, Y+3	; 0x03
     558:	fc 01       	movw	r30, r24
     55a:	31 96       	adiw	r30, 0x01	; 1
     55c:	90 81       	ld	r25, Z
     55e:	8a e0       	ldi	r24, 0x0A	; 10
     560:	60 e0       	ldi	r22, 0x00	; 0
     562:	41 e0       	ldi	r20, 0x01	; 1
     564:	09 2f       	mov	r16, r25
     566:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     56a:	f2 c0       	rjmp	.+484    	; 0x750 <RF_ReceivedDataHandler1+0x380>
	 	  case 1: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, InformationBytes[0], InformationBytes[1]); break;
     56c:	ea 81       	ldd	r30, Y+2	; 0x02
     56e:	fb 81       	ldd	r31, Y+3	; 0x03
     570:	20 81       	ld	r18, Z
     572:	8a 81       	ldd	r24, Y+2	; 0x02
     574:	9b 81       	ldd	r25, Y+3	; 0x03
     576:	fc 01       	movw	r30, r24
     578:	31 96       	adiw	r30, 0x01	; 1
     57a:	90 81       	ld	r25, Z
     57c:	8a e0       	ldi	r24, 0x0A	; 10
     57e:	60 e0       	ldi	r22, 0x00	; 0
     580:	42 e0       	ldi	r20, 0x02	; 2
     582:	09 2f       	mov	r16, r25
     584:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     588:	e3 c0       	rjmp	.+454    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 2: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_RIGHT, InformationBytes[0], InformationBytes[1]); break;
     58a:	ea 81       	ldd	r30, Y+2	; 0x02
     58c:	fb 81       	ldd	r31, Y+3	; 0x03
     58e:	20 81       	ld	r18, Z
     590:	8a 81       	ldd	r24, Y+2	; 0x02
     592:	9b 81       	ldd	r25, Y+3	; 0x03
     594:	fc 01       	movw	r30, r24
     596:	31 96       	adiw	r30, 0x01	; 1
     598:	90 81       	ld	r25, Z
     59a:	8a e0       	ldi	r24, 0x0A	; 10
     59c:	60 e0       	ldi	r22, 0x00	; 0
     59e:	43 e0       	ldi	r20, 0x03	; 3
     5a0:	09 2f       	mov	r16, r25
     5a2:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     5a6:	d4 c0       	rjmp	.+424    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 3: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_LEFT, InformationBytes[0], InformationBytes[1]); break;
     5a8:	ea 81       	ldd	r30, Y+2	; 0x02
     5aa:	fb 81       	ldd	r31, Y+3	; 0x03
     5ac:	20 81       	ld	r18, Z
     5ae:	8a 81       	ldd	r24, Y+2	; 0x02
     5b0:	9b 81       	ldd	r25, Y+3	; 0x03
     5b2:	fc 01       	movw	r30, r24
     5b4:	31 96       	adiw	r30, 0x01	; 1
     5b6:	90 81       	ld	r25, Z
     5b8:	8a e0       	ldi	r24, 0x0A	; 10
     5ba:	60 e0       	ldi	r22, 0x00	; 0
     5bc:	44 e0       	ldi	r20, 0x04	; 4
     5be:	09 2f       	mov	r16, r25
     5c0:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     5c4:	c5 c0       	rjmp	.+394    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 4: I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_RIGHT, InformationBytes[0], InformationBytes[1]); break;
     5c6:	ea 81       	ldd	r30, Y+2	; 0x02
     5c8:	fb 81       	ldd	r31, Y+3	; 0x03
     5ca:	20 81       	ld	r18, Z
     5cc:	8a 81       	ldd	r24, Y+2	; 0x02
     5ce:	9b 81       	ldd	r25, Y+3	; 0x03
     5d0:	fc 01       	movw	r30, r24
     5d2:	31 96       	adiw	r30, 0x01	; 1
     5d4:	90 81       	ld	r25, Z
     5d6:	8a e0       	ldi	r24, 0x0A	; 10
     5d8:	60 e0       	ldi	r22, 0x00	; 0
     5da:	45 e0       	ldi	r20, 0x05	; 5
     5dc:	09 2f       	mov	r16, r25
     5de:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     5e2:	b6 c0       	rjmp	.+364    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		 	
		  //Move controls: One motor 
		  // InformationBytes[0] = Speed
		  // InformationBytes[1] = Direction
		  case 10:	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_CHANGE_MOTOR_1, InformationBytes[0],InformationBytes[1]); break;
     5e4:	ea 81       	ldd	r30, Y+2	; 0x02
     5e6:	fb 81       	ldd	r31, Y+3	; 0x03
     5e8:	20 81       	ld	r18, Z
     5ea:	8a 81       	ldd	r24, Y+2	; 0x02
     5ec:	9b 81       	ldd	r25, Y+3	; 0x03
     5ee:	fc 01       	movw	r30, r24
     5f0:	31 96       	adiw	r30, 0x01	; 1
     5f2:	90 81       	ld	r25, Z
     5f4:	8a e0       	ldi	r24, 0x0A	; 10
     5f6:	60 e0       	ldi	r22, 0x00	; 0
     5f8:	4a e0       	ldi	r20, 0x0A	; 10
     5fa:	09 2f       	mov	r16, r25
     5fc:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     600:	a7 c0       	rjmp	.+334    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 11:	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_CHANGE_MOTOR_2, InformationBytes[0],InformationBytes[1]); break;
     602:	ea 81       	ldd	r30, Y+2	; 0x02
     604:	fb 81       	ldd	r31, Y+3	; 0x03
     606:	20 81       	ld	r18, Z
     608:	8a 81       	ldd	r24, Y+2	; 0x02
     60a:	9b 81       	ldd	r25, Y+3	; 0x03
     60c:	fc 01       	movw	r30, r24
     60e:	31 96       	adiw	r30, 0x01	; 1
     610:	90 81       	ld	r25, Z
     612:	8a e0       	ldi	r24, 0x0A	; 10
     614:	60 e0       	ldi	r22, 0x00	; 0
     616:	4b e0       	ldi	r20, 0x0B	; 11
     618:	09 2f       	mov	r16, r25
     61a:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     61e:	98 c0       	rjmp	.+304    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 12:	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_CHANGE_MOTOR_3, InformationBytes[0],InformationBytes[1]); break;
     620:	ea 81       	ldd	r30, Y+2	; 0x02
     622:	fb 81       	ldd	r31, Y+3	; 0x03
     624:	20 81       	ld	r18, Z
     626:	8a 81       	ldd	r24, Y+2	; 0x02
     628:	9b 81       	ldd	r25, Y+3	; 0x03
     62a:	fc 01       	movw	r30, r24
     62c:	31 96       	adiw	r30, 0x01	; 1
     62e:	90 81       	ld	r25, Z
     630:	8a e0       	ldi	r24, 0x0A	; 10
     632:	60 e0       	ldi	r22, 0x00	; 0
     634:	4c e0       	ldi	r20, 0x0C	; 12
     636:	09 2f       	mov	r16, r25
     638:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     63c:	89 c0       	rjmp	.+274    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 13:	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_CHANGE_MOTOR_4, InformationBytes[0],InformationBytes[1]); break;
     63e:	ea 81       	ldd	r30, Y+2	; 0x02
     640:	fb 81       	ldd	r31, Y+3	; 0x03
     642:	20 81       	ld	r18, Z
     644:	8a 81       	ldd	r24, Y+2	; 0x02
     646:	9b 81       	ldd	r25, Y+3	; 0x03
     648:	fc 01       	movw	r30, r24
     64a:	31 96       	adiw	r30, 0x01	; 1
     64c:	90 81       	ld	r25, Z
     64e:	8a e0       	ldi	r24, 0x0A	; 10
     650:	60 e0       	ldi	r22, 0x00	; 0
     652:	4d e0       	ldi	r20, 0x0D	; 13
     654:	09 2f       	mov	r16, r25
     656:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     65a:	7a c0       	rjmp	.+244    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 14:	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_CHANGE_MOTOR_5, InformationBytes[0],InformationBytes[1]); break;
     65c:	ea 81       	ldd	r30, Y+2	; 0x02
     65e:	fb 81       	ldd	r31, Y+3	; 0x03
     660:	20 81       	ld	r18, Z
     662:	8a 81       	ldd	r24, Y+2	; 0x02
     664:	9b 81       	ldd	r25, Y+3	; 0x03
     666:	fc 01       	movw	r30, r24
     668:	31 96       	adiw	r30, 0x01	; 1
     66a:	90 81       	ld	r25, Z
     66c:	8a e0       	ldi	r24, 0x0A	; 10
     66e:	60 e0       	ldi	r22, 0x00	; 0
     670:	4e e0       	ldi	r20, 0x0E	; 14
     672:	09 2f       	mov	r16, r25
     674:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     678:	6b c0       	rjmp	.+214    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 15:	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_CHANGE_MOTOR_6, InformationBytes[0],InformationBytes[1]); break;
     67a:	ea 81       	ldd	r30, Y+2	; 0x02
     67c:	fb 81       	ldd	r31, Y+3	; 0x03
     67e:	20 81       	ld	r18, Z
     680:	8a 81       	ldd	r24, Y+2	; 0x02
     682:	9b 81       	ldd	r25, Y+3	; 0x03
     684:	fc 01       	movw	r30, r24
     686:	31 96       	adiw	r30, 0x01	; 1
     688:	90 81       	ld	r25, Z
     68a:	8a e0       	ldi	r24, 0x0A	; 10
     68c:	60 e0       	ldi	r22, 0x00	; 0
     68e:	4f e0       	ldi	r20, 0x0F	; 15
     690:	09 2f       	mov	r16, r25
     692:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     696:	5c c0       	rjmp	.+184    	; 0x750 <RF_ReceivedDataHandler1+0x380>

	 	  //Led controls: 
		  case 100: statusLEDs.byte = InformationBytes[0]; updateStatusLEDs();break; 
     698:	ea 81       	ldd	r30, Y+2	; 0x02
     69a:	fb 81       	ldd	r31, Y+3	; 0x03
     69c:	80 81       	ld	r24, Z
     69e:	80 93 28 03 	sts	0x0328, r24
     6a2:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
     6a6:	54 c0       	rjmp	.+168    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 101: I2CTWI_transmit3Bytes(I2C_WT_ADR,WRITE_COMMAND, CMD_SET_LEDS, InformationBytes[0]); break; 
     6a8:	ea 81       	ldd	r30, Y+2	; 0x02
     6aa:	fb 81       	ldd	r31, Y+3	; 0x03
     6ac:	90 81       	ld	r25, Z
     6ae:	8a e0       	ldi	r24, 0x0A	; 10
     6b0:	60 e0       	ldi	r22, 0x00	; 0
     6b2:	4c e1       	ldi	r20, 0x1C	; 28
     6b4:	29 2f       	mov	r18, r25
     6b6:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <I2CTWI_transmit3Bytes>
     6ba:	4a c0       	rjmp	.+148    	; 0x750 <RF_ReceivedDataHandler1+0x380>
	
		  //Test Controls
		  case 200:  I2C_Test(); break;
     6bc:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <I2C_Test>
     6c0:	47 c0       	rjmp	.+142    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 201:  RF_Test();  break;
     6c2:	0e 94 50 01 	call	0x2a0	; 0x2a0 <RF_Test>
     6c6:	44 c0       	rjmp	.+136    	; 0x750 <RF_ReceivedDataHandler1+0x380>

		  //PID controls
		  case 240:  I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_PID_P, InformationBytes[0],InformationBytes[1]); break; //P
     6c8:	ea 81       	ldd	r30, Y+2	; 0x02
     6ca:	fb 81       	ldd	r31, Y+3	; 0x03
     6cc:	20 81       	ld	r18, Z
     6ce:	8a 81       	ldd	r24, Y+2	; 0x02
     6d0:	9b 81       	ldd	r25, Y+3	; 0x03
     6d2:	fc 01       	movw	r30, r24
     6d4:	31 96       	adiw	r30, 0x01	; 1
     6d6:	90 81       	ld	r25, Z
     6d8:	8a e0       	ldi	r24, 0x0A	; 10
     6da:	60 e0       	ldi	r22, 0x00	; 0
     6dc:	41 e2       	ldi	r20, 0x21	; 33
     6de:	09 2f       	mov	r16, r25
     6e0:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     6e4:	35 c0       	rjmp	.+106    	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 241:  I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_PID_I, InformationBytes[0],InformationBytes[1]); break; //I
     6e6:	ea 81       	ldd	r30, Y+2	; 0x02
     6e8:	fb 81       	ldd	r31, Y+3	; 0x03
     6ea:	20 81       	ld	r18, Z
     6ec:	8a 81       	ldd	r24, Y+2	; 0x02
     6ee:	9b 81       	ldd	r25, Y+3	; 0x03
     6f0:	fc 01       	movw	r30, r24
     6f2:	31 96       	adiw	r30, 0x01	; 1
     6f4:	90 81       	ld	r25, Z
     6f6:	8a e0       	ldi	r24, 0x0A	; 10
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	42 e2       	ldi	r20, 0x22	; 34
     6fc:	09 2f       	mov	r16, r25
     6fe:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     702:	26 c0       	rjmp	.+76     	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  case 242:  I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_PID_D, InformationBytes[0],InformationBytes[1]); break; //D
     704:	ea 81       	ldd	r30, Y+2	; 0x02
     706:	fb 81       	ldd	r31, Y+3	; 0x03
     708:	20 81       	ld	r18, Z
     70a:	8a 81       	ldd	r24, Y+2	; 0x02
     70c:	9b 81       	ldd	r25, Y+3	; 0x03
     70e:	fc 01       	movw	r30, r24
     710:	31 96       	adiw	r30, 0x01	; 1
     712:	90 81       	ld	r25, Z
     714:	8a e0       	ldi	r24, 0x0A	; 10
     716:	60 e0       	ldi	r22, 0x00	; 0
     718:	43 e2       	ldi	r20, 0x23	; 35
     71a:	09 2f       	mov	r16, r25
     71c:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
     720:	17 c0       	rjmp	.+46     	; 0x750 <RF_ReceivedDataHandler1+0x380>
	
		  //Data Controls
		  case 254: WriteDataHandler_Main(); 
     722:	0e 94 5d 00 	call	0xba	; 0xba <WriteDataHandler_Main>
		  			Drive_Control(InformationBytes[0], InformationBytes[1], InformationBytes[2] );
     726:	ea 81       	ldd	r30, Y+2	; 0x02
     728:	fb 81       	ldd	r31, Y+3	; 0x03
     72a:	30 81       	ld	r19, Z
     72c:	8a 81       	ldd	r24, Y+2	; 0x02
     72e:	9b 81       	ldd	r25, Y+3	; 0x03
     730:	fc 01       	movw	r30, r24
     732:	31 96       	adiw	r30, 0x01	; 1
     734:	20 81       	ld	r18, Z
     736:	8a 81       	ldd	r24, Y+2	; 0x02
     738:	9b 81       	ldd	r25, Y+3	; 0x03
     73a:	fc 01       	movw	r30, r24
     73c:	32 96       	adiw	r30, 0x02	; 2
     73e:	90 81       	ld	r25, Z
     740:	83 2f       	mov	r24, r19
     742:	62 2f       	mov	r22, r18
     744:	49 2f       	mov	r20, r25
     746:	0e 94 7e 01 	call	0x2fc	; 0x2fc <Drive_Control>
     74a:	02 c0       	rjmp	.+4      	; 0x750 <RF_ReceivedDataHandler1+0x380>
		  			break; 
		  
		  case 255: WriteDataHandler_Test(); break;	
     74c:	0e 94 a7 00 	call	0x14e	; 0x14e <WriteDataHandler_Test>
	   }

	   block = false; 
     750:	10 92 b0 02 	sts	0x02B0, r1
	   setStopwatch5(0);
     754:	10 92 72 03 	sts	0x0372, r1
     758:	10 92 71 03 	sts	0x0371, r1
     }

	
  }
     75c:	0f 90       	pop	r0
     75e:	0f 90       	pop	r0
     760:	0f 90       	pop	r0
     762:	0f 90       	pop	r0
     764:	0f 90       	pop	r0
     766:	cf 91       	pop	r28
     768:	df 91       	pop	r29
     76a:	0f 91       	pop	r16
     76c:	08 95       	ret

0000076e <I2C_Event_Handler>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

//  I2C interrupt Handler 
void I2C_Event_Handler(void)
  {
     76e:	df 93       	push	r29
     770:	cf 93       	push	r28
     772:	cd b7       	in	r28, 0x3d	; 61
     774:	de b7       	in	r29, 0x3e	; 62
    // this code will be called anytime that PCINT31 switches 
    //    (hi to lo, or lo to hi)

	if(!block && (PIND & (1<< PIND7))) 
     776:	80 91 b0 02 	lds	r24, 0x02B0
     77a:	88 23       	and	r24, r24
     77c:	71 f4       	brne	.+28     	; 0x79a <I2C_Event_Handler+0x2c>
     77e:	e9 e2       	ldi	r30, 0x29	; 41
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	80 81       	ld	r24, Z
     784:	88 23       	and	r24, r24
     786:	4c f4       	brge	.+18     	; 0x79a <I2C_Event_Handler+0x2c>
	{
		block = true; // Block further requests and wait until 
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	80 93 b0 02 	sts	0x02B0, r24
					  // this request has been processed.
		I2CTWI_requestRegisterFromDevice(I2C_WT_ADR, INT0_STATUS_CHECK, 0, 20);
     78e:	8a e0       	ldi	r24, 0x0A	; 10
     790:	60 e0       	ldi	r22, 0x00	; 0
     792:	40 e0       	ldi	r20, 0x00	; 0
     794:	24 e1       	ldi	r18, 0x14	; 20
     796:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <I2CTWI_requestRegisterFromDevice>

	}

  }
     79a:	cf 91       	pop	r28
     79c:	df 91       	pop	r29
     79e:	08 95       	ret

000007a0 <I2C_requestedDataReady>:

// I2C interrupt Handler 
// This Event Handler is very nice for reacting on an interrupt request 
// from the Slave controller and read all the data from it! 
void I2C_requestedDataReady(uint8_t dataRequestID)
  {
     7a0:	df 93       	push	r29
     7a2:	cf 93       	push	r28
     7a4:	0f 92       	push	r0
     7a6:	cd b7       	in	r28, 0x3d	; 61
     7a8:	de b7       	in	r29, 0x3e	; 62
     7aa:	89 83       	std	Y+1, r24	; 0x01
	if(dataRequestID == INT0_STATUS_CHECK) 
     7ac:	89 81       	ldd	r24, Y+1	; 0x01
     7ae:	88 23       	and	r24, r24
     7b0:	39 f4       	brne	.+14     	; 0x7c0 <I2C_requestedDataReady+0x20>
	  {                                      
	  	// get received data (6 bytes)
        I2CTWI_getReceivedData(result, 20); 
     7b2:	89 e2       	ldi	r24, 0x29	; 41
     7b4:	93 e0       	ldi	r25, 0x03	; 3
     7b6:	64 e1       	ldi	r22, 0x14	; 20
     7b8:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <I2CTWI_getReceivedData>
		// updateStatusLEDs();

		// ------------------------------------
		// IMPORTANT - reset the block flag:

		block = false;
     7bc:	10 92 b0 02 	sts	0x02B0, r1
	  }
  }
     7c0:	0f 90       	pop	r0
     7c2:	cf 91       	pop	r28
     7c4:	df 91       	pop	r29
     7c6:	08 95       	ret

000007c8 <I2C_transmissionError>:

//  I2C error Handler
void I2C_transmissionError(uint8_t errorState)
  {
     7c8:	df 93       	push	r29
     7ca:	cf 93       	push	r28
     7cc:	0f 92       	push	r0
     7ce:	cd b7       	in	r28, 0x3d	; 61
     7d0:	de b7       	in	r29, 0x3e	; 62
     7d2:	89 83       	std	Y+1, r24	; 0x01
    NumberOfI2Cerrors++;
     7d4:	80 91 b1 02 	lds	r24, 0x02B1
     7d8:	8f 5f       	subi	r24, 0xFF	; 255
     7da:	80 93 b1 02 	sts	0x02B1, r24
	USART0_WriteString("\nI2C ERROR - TWI STATE: 0x");
     7de:	80 e0       	ldi	r24, 0x00	; 0
     7e0:	91 e0       	ldi	r25, 0x01	; 1
     7e2:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
	USART0_Write(errorState);
     7e6:	89 81       	ldd	r24, Y+1	; 0x01
     7e8:	0e 94 60 11 	call	0x22c0	; 0x22c0 <USART0_Write>
	block = false;
     7ec:	10 92 b0 02 	sts	0x02B0, r1
  }
     7f0:	0f 90       	pop	r0
     7f2:	cf 91       	pop	r28
     7f4:	df 91       	pop	r29
     7f6:	08 95       	ret

000007f8 <task_Sensors>:



void task_Sensors (void)
  {
     7f8:	df 93       	push	r29
     7fa:	cf 93       	push	r28
     7fc:	cd b7       	in	r28, 0x3d	; 61
     7fe:	de b7       	in	r29, 0x3e	; 62
	Sensor.BUMPER_R = get_bumper_right();
     800:	0e 94 27 09 	call	0x124e	; 0x124e <get_bumper_right>
     804:	81 70       	andi	r24, 0x01	; 1
     806:	98 2f       	mov	r25, r24
     808:	91 70       	andi	r25, 0x01	; 1
     80a:	80 91 27 03 	lds	r24, 0x0327
     80e:	8e 7f       	andi	r24, 0xFE	; 254
     810:	89 2b       	or	r24, r25
     812:	80 93 27 03 	sts	0x0327, r24
	Sensor.BUMPER_L = get_bumper_left();
     816:	0e 94 10 09 	call	0x1220	; 0x1220 <get_bumper_left>
     81a:	81 70       	andi	r24, 0x01	; 1
     81c:	81 70       	andi	r24, 0x01	; 1
     81e:	98 2f       	mov	r25, r24
     820:	99 0f       	add	r25, r25
     822:	80 91 27 03 	lds	r24, 0x0327
     826:	8d 7f       	andi	r24, 0xFD	; 253
     828:	89 2b       	or	r24, r25
     82a:	80 93 27 03 	sts	0x0327, r24
	Sensor.ACS_R = ACS_Check_Right();
     82e:	0e 94 c6 07 	call	0xf8c	; 0xf8c <ACS_Check_Right>
     832:	81 70       	andi	r24, 0x01	; 1
     834:	81 70       	andi	r24, 0x01	; 1
     836:	98 2f       	mov	r25, r24
     838:	99 0f       	add	r25, r25
     83a:	99 0f       	add	r25, r25
     83c:	80 91 27 03 	lds	r24, 0x0327
     840:	8b 7f       	andi	r24, 0xFB	; 251
     842:	89 2b       	or	r24, r25
     844:	80 93 27 03 	sts	0x0327, r24
	mSleep(1);
     848:	81 e0       	ldi	r24, 0x01	; 1
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
	Sensor.ACS_L = ACS_Check_Left();
     850:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ACS_Check_Left>
     854:	81 70       	andi	r24, 0x01	; 1
     856:	81 70       	andi	r24, 0x01	; 1
     858:	98 2f       	mov	r25, r24
     85a:	99 0f       	add	r25, r25
     85c:	99 0f       	add	r25, r25
     85e:	99 0f       	add	r25, r25
     860:	80 91 27 03 	lds	r24, 0x0327
     864:	87 7f       	andi	r24, 0xF7	; 247
     866:	89 2b       	or	r24, r25
     868:	80 93 27 03 	sts	0x0327, r24
	mSleep(1);
     86c:	81 e0       	ldi	r24, 0x01	; 1
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
	Sensor.ACS_RF = ACS_Check_Front_Right();
     874:	0e 94 3d 08 	call	0x107a	; 0x107a <ACS_Check_Front_Right>
     878:	81 70       	andi	r24, 0x01	; 1
     87a:	81 70       	andi	r24, 0x01	; 1
     87c:	98 2f       	mov	r25, r24
     87e:	92 95       	swap	r25
     880:	90 7f       	andi	r25, 0xF0	; 240
     882:	80 91 27 03 	lds	r24, 0x0327
     886:	8f 7e       	andi	r24, 0xEF	; 239
     888:	89 2b       	or	r24, r25
     88a:	80 93 27 03 	sts	0x0327, r24
	mSleep(1);
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	90 e0       	ldi	r25, 0x00	; 0
     892:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
	Sensor.ACS_LF = ACS_Check_Front_Left();	
     896:	0e 94 4f 07 	call	0xe9e	; 0xe9e <ACS_Check_Front_Left>
     89a:	81 70       	andi	r24, 0x01	; 1
     89c:	81 70       	andi	r24, 0x01	; 1
     89e:	98 2f       	mov	r25, r24
     8a0:	92 95       	swap	r25
     8a2:	99 0f       	add	r25, r25
     8a4:	90 7e       	andi	r25, 0xE0	; 224
     8a6:	80 91 27 03 	lds	r24, 0x0327
     8aa:	8f 7d       	andi	r24, 0xDF	; 223
     8ac:	89 2b       	or	r24, r25
     8ae:	80 93 27 03 	sts	0x0327, r24

  }
     8b2:	cf 91       	pop	r28
     8b4:	df 91       	pop	r29
     8b6:	08 95       	ret

000008b8 <task_Application_Timeout>:

void task_Application_Timeout (void)
  {
     8b8:	0f 93       	push	r16
     8ba:	df 93       	push	r29
     8bc:	cf 93       	push	r28
     8be:	cd b7       	in	r28, 0x3d	; 61
     8c0:	de b7       	in	r29, 0x3e	; 62
	if(getStopwatch5() > 1000)
     8c2:	80 91 71 03 	lds	r24, 0x0371
     8c6:	90 91 72 03 	lds	r25, 0x0372
     8ca:	23 e0       	ldi	r18, 0x03	; 3
     8cc:	89 3e       	cpi	r24, 0xE9	; 233
     8ce:	92 07       	cpc	r25, r18
     8d0:	38 f0       	brcs	.+14     	; 0x8e0 <task_Application_Timeout+0x28>
	  	  {
			I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_STOP_ALL, 0, 0);
     8d2:	8a e0       	ldi	r24, 0x0A	; 10
     8d4:	60 e0       	ldi	r22, 0x00	; 0
     8d6:	41 e0       	ldi	r20, 0x01	; 1
     8d8:	20 e0       	ldi	r18, 0x00	; 0
     8da:	00 e0       	ldi	r16, 0x00	; 0
     8dc:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
		  }

  }
     8e0:	cf 91       	pop	r28
     8e2:	df 91       	pop	r29
     8e4:	0f 91       	pop	r16
     8e6:	08 95       	ret

000008e8 <Drive_autonomous>:

void Drive_autonomous(void)
  { 
     8e8:	0f 93       	push	r16
     8ea:	df 93       	push	r29
     8ec:	cf 93       	push	r28
     8ee:	cd b7       	in	r28, 0x3d	; 61
     8f0:	de b7       	in	r29, 0x3e	; 62

   	if (getStopwatch6() > 2000)
     8f2:	80 91 73 03 	lds	r24, 0x0373
     8f6:	90 91 74 03 	lds	r25, 0x0374
     8fa:	27 e0       	ldi	r18, 0x07	; 7
     8fc:	81 3d       	cpi	r24, 0xD1	; 209
     8fe:	92 07       	cpc	r25, r18
     900:	a8 f0       	brcs	.+42     	; 0x92c <Drive_autonomous+0x44>
  	  {
		I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, 80, 0); 
     902:	8a e0       	ldi	r24, 0x0A	; 10
     904:	60 e0       	ldi	r22, 0x00	; 0
     906:	42 e0       	ldi	r20, 0x02	; 2
     908:	20 e5       	ldi	r18, 0x50	; 80
     90a:	00 e0       	ldi	r16, 0x00	; 0
     90c:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
		setStopwatch6(0);
     910:	10 92 74 03 	sts	0x0374, r1
     914:	10 92 73 03 	sts	0x0373, r1
		stopStopwatch6();
     918:	80 91 68 03 	lds	r24, 0x0368
     91c:	8f 7d       	andi	r24, 0xDF	; 223
     91e:	80 93 68 03 	sts	0x0368, r24
		Obstacle_Right = false; 
     922:	10 92 25 03 	sts	0x0325, r1
		Obstacle_Left = false; 
     926:	10 92 26 03 	sts	0x0326, r1
     92a:	55 c0       	rjmp	.+170    	; 0x9d6 <Drive_autonomous+0xee>
	  }

	else if (Sensor.BUMPER_R || Sensor.ACS_R || Sensor.ACS_RF || Obstacle_Right)
     92c:	80 91 27 03 	lds	r24, 0x0327
     930:	81 70       	andi	r24, 0x01	; 1
     932:	88 23       	and	r24, r24
     934:	71 f4       	brne	.+28     	; 0x952 <Drive_autonomous+0x6a>
     936:	80 91 27 03 	lds	r24, 0x0327
     93a:	84 70       	andi	r24, 0x04	; 4
     93c:	88 23       	and	r24, r24
     93e:	49 f4       	brne	.+18     	; 0x952 <Drive_autonomous+0x6a>
     940:	80 91 27 03 	lds	r24, 0x0327
     944:	80 71       	andi	r24, 0x10	; 16
     946:	88 23       	and	r24, r24
     948:	21 f4       	brne	.+8      	; 0x952 <Drive_autonomous+0x6a>
     94a:	80 91 25 03 	lds	r24, 0x0325
     94e:	88 23       	and	r24, r24
     950:	a1 f0       	breq	.+40     	; 0x97a <Drive_autonomous+0x92>
	  {
	  	startStopwatch6();
     952:	80 91 68 03 	lds	r24, 0x0368
     956:	80 62       	ori	r24, 0x20	; 32
     958:	80 93 68 03 	sts	0x0368, r24
 		if (Obstacle_Right )I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_RIGHT, 70, 6); 
     95c:	80 91 25 03 	lds	r24, 0x0325
     960:	88 23       	and	r24, r24
     962:	39 f0       	breq	.+14     	; 0x972 <Drive_autonomous+0x8a>
     964:	8a e0       	ldi	r24, 0x0A	; 10
     966:	60 e0       	ldi	r22, 0x00	; 0
     968:	45 e0       	ldi	r20, 0x05	; 5
     96a:	26 e4       	ldi	r18, 0x46	; 70
     96c:	06 e0       	ldi	r16, 0x06	; 6
     96e:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
		Obstacle_Right = true; 
     972:	81 e0       	ldi	r24, 0x01	; 1
     974:	80 93 25 03 	sts	0x0325, r24
     978:	2e c0       	rjmp	.+92     	; 0x9d6 <Drive_autonomous+0xee>
	  }

	 else if (Sensor.BUMPER_L || Sensor.ACS_L || Sensor.ACS_LF || Obstacle_Left)
     97a:	80 91 27 03 	lds	r24, 0x0327
     97e:	82 70       	andi	r24, 0x02	; 2
     980:	88 23       	and	r24, r24
     982:	71 f4       	brne	.+28     	; 0x9a0 <Drive_autonomous+0xb8>
     984:	80 91 27 03 	lds	r24, 0x0327
     988:	88 70       	andi	r24, 0x08	; 8
     98a:	88 23       	and	r24, r24
     98c:	49 f4       	brne	.+18     	; 0x9a0 <Drive_autonomous+0xb8>
     98e:	80 91 27 03 	lds	r24, 0x0327
     992:	80 72       	andi	r24, 0x20	; 32
     994:	88 23       	and	r24, r24
     996:	21 f4       	brne	.+8      	; 0x9a0 <Drive_autonomous+0xb8>
     998:	80 91 26 03 	lds	r24, 0x0326
     99c:	88 23       	and	r24, r24
     99e:	a1 f0       	breq	.+40     	; 0x9c8 <Drive_autonomous+0xe0>
      {
	 	startStopwatch6();
     9a0:	80 91 68 03 	lds	r24, 0x0368
     9a4:	80 62       	ori	r24, 0x20	; 32
     9a6:	80 93 68 03 	sts	0x0368, r24
		if (Obstacle_Left)	I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_BACKWARD_LEFT, 70, 6); 
     9aa:	80 91 26 03 	lds	r24, 0x0326
     9ae:	88 23       	and	r24, r24
     9b0:	39 f0       	breq	.+14     	; 0x9c0 <Drive_autonomous+0xd8>
     9b2:	8a e0       	ldi	r24, 0x0A	; 10
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	44 e0       	ldi	r20, 0x04	; 4
     9b8:	26 e4       	ldi	r18, 0x46	; 70
     9ba:	06 e0       	ldi	r16, 0x06	; 6
     9bc:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>
		Obstacle_Left = true; 
     9c0:	81 e0       	ldi	r24, 0x01	; 1
     9c2:	80 93 26 03 	sts	0x0326, r24
     9c6:	07 c0       	rjmp	.+14     	; 0x9d6 <Drive_autonomous+0xee>
	  }
	
	 else I2CTWI_transmit4Bytes(I2C_WT_ADR, WRITE_COMMAND, CMD_MOTORS_FORWARD_LEFT, 80, 0); 
     9c8:	8a e0       	ldi	r24, 0x0A	; 10
     9ca:	60 e0       	ldi	r22, 0x00	; 0
     9cc:	42 e0       	ldi	r20, 0x02	; 2
     9ce:	20 e5       	ldi	r18, 0x50	; 80
     9d0:	00 e0       	ldi	r16, 0x00	; 0
     9d2:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <I2CTWI_transmit4Bytes>

  }
     9d6:	cf 91       	pop	r28
     9d8:	df 91       	pop	r29
     9da:	0f 91       	pop	r16
     9dc:	08 95       	ret

000009de <main>:
//  Main loop																		//
//																					//
//////////////////////////////////////////////////////////////////////////////////////

int main (void)
  {
     9de:	df 93       	push	r29
     9e0:	cf 93       	push	r28
     9e2:	cd b7       	in	r28, 0x3d	; 61
     9e4:	de b7       	in	r29, 0x3e	; 62
	//////////////////////////////
	//   Configuration          //
	//////////////////////////////
	
	portInit();							//Set Input and Outputs
     9e6:	e2 e2       	ldi	r30, 0x22	; 34
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	10 82       	st	Z, r1
     9ec:	e5 e2       	ldi	r30, 0x25	; 37
     9ee:	f0 e0       	ldi	r31, 0x00	; 0
     9f0:	8b e1       	ldi	r24, 0x1B	; 27
     9f2:	80 83       	st	Z, r24
     9f4:	e8 e2       	ldi	r30, 0x28	; 40
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	8c ef       	ldi	r24, 0xFC	; 252
     9fa:	80 83       	st	Z, r24
     9fc:	eb e2       	ldi	r30, 0x2B	; 43
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	81 e7       	ldi	r24, 0x71	; 113
     a02:	80 83       	st	Z, r24
     a04:	e1 e2       	ldi	r30, 0x21	; 33
     a06:	f0 e0       	ldi	r31, 0x00	; 0
     a08:	10 82       	st	Z, r1
     a0a:	e4 e2       	ldi	r30, 0x24	; 36
     a0c:	f0 e0       	ldi	r31, 0x00	; 0
     a0e:	8b eb       	ldi	r24, 0xBB	; 187
     a10:	80 83       	st	Z, r24
     a12:	e7 e2       	ldi	r30, 0x27	; 39
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	80 ec       	ldi	r24, 0xC0	; 192
     a18:	80 83       	st	Z, r24
     a1a:	ea e2       	ldi	r30, 0x2A	; 42
     a1c:	f0 e0       	ldi	r31, 0x00	; 0
     a1e:	8a e7       	ldi	r24, 0x7A	; 122
     a20:	80 83       	st	Z, r24

	USART0_Init(9600);					//Init USART0 
     a22:	60 e8       	ldi	r22, 0x80	; 128
     a24:	75 e2       	ldi	r23, 0x25	; 37
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	0e 94 a1 10 	call	0x2142	; 0x2142 <USART0_Init>

	USART1_Init(9600);					//Init USART1
     a2e:	60 e8       	ldi	r22, 0x80	; 128
     a30:	75 e2       	ldi	r23, 0x25	; 37
     a32:	80 e0       	ldi	r24, 0x00	; 0
     a34:	90 e0       	ldi	r25, 0x00	; 0
     a36:	0e 94 f9 10 	call	0x21f2	; 0x21f2 <USART1_Init>

	Timer1_Init();						//Init Timer1
     a3a:	0e 94 c6 0a 	call	0x158c	; 0x158c <Timer1_Init>

	I2CTWI_initMaster(200);				//Init I2C as master (100kHz clock)
     a3e:	8a e2       	ldi	r24, 0x2A	; 42
     a40:	0e 94 17 0c 	call	0x182e	; 0x182e <__I2CTWI_initMaster>
	
	ADC_Init();
     a44:	0e 94 20 06 	call	0xc40	; 0xc40 <ADC_Init>

	initACS();
     a48:	0e 94 c1 06 	call	0xd82	; 0xd82 <initACS>

	PCMSK3 |= (1 << PCINT31);			
     a4c:	a3 e7       	ldi	r26, 0x73	; 115
     a4e:	b0 e0       	ldi	r27, 0x00	; 0
     a50:	e3 e7       	ldi	r30, 0x73	; 115
     a52:	f0 e0       	ldi	r31, 0x00	; 0
     a54:	80 81       	ld	r24, Z
     a56:	80 68       	ori	r24, 0x80	; 128
     a58:	8c 93       	st	X, r24
  	PCICR |= (1 << PCIE3);
     a5a:	a8 e6       	ldi	r26, 0x68	; 104
     a5c:	b0 e0       	ldi	r27, 0x00	; 0
     a5e:	e8 e6       	ldi	r30, 0x68	; 104
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	80 81       	ld	r24, Z
     a64:	88 60       	ori	r24, 0x08	; 8
     a66:	8c 93       	st	X, r24
	EICRA = (1<<ISC21)|(0<<ISC20);
     a68:	e9 e6       	ldi	r30, 0x69	; 105
     a6a:	f0 e0       	ldi	r31, 0x00	; 0
     a6c:	80 e2       	ldi	r24, 0x20	; 32
     a6e:	80 83       	st	Z, r24
	EIMSK = (1<<INT2);	
     a70:	ed e3       	ldi	r30, 0x3D	; 61
     a72:	f0 e0       	ldi	r31, 0x00	; 0
     a74:	84 e0       	ldi	r24, 0x04	; 4
     a76:	80 83       	st	Z, r24

	sei();								// Enable interrupt	
     a78:	78 94       	sei
	
	/////////////////////////////
	//   Start_Up functions    //
	/////////////////////////////
	
	Timer1_Start();									//Start Timer 1 (Enable Stopwatches and delay functions)
     a7a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <Timer1_Start>

	StartUp_Ledblinking();							//By start-up led blinking
     a7e:	0e 94 da 05 	call	0xbb4	; 0xbb4 <StartUp_Ledblinking>

	mSleep(500);
     a82:	84 ef       	ldi	r24, 0xF4	; 244
     a84:	91 e0       	ldi	r25, 0x01	; 1
     a86:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>

	LedOnOff(0b00101010);
     a8a:	8a e2       	ldi	r24, 0x2A	; 42
     a8c:	0e 94 11 06 	call	0xc22	; 0xc22 <LedOnOff>

	USART0_WriteString("Gestart Wild Thumper");		//Write to Uart
     a90:	8b e1       	ldi	r24, 0x1B	; 27
     a92:	91 e0       	ldi	r25, 0x01	; 1
     a94:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>

	sei();
     a98:	78 94       	sei
	
	//////////////////////////////////////
	//   Register Event Handlers I2c    //
	//////////////////////////////////////

	I2CTWI_setTransmissionErrorHandler(I2C_transmissionError);
     a9a:	84 ee       	ldi	r24, 0xE4	; 228
     a9c:	93 e0       	ldi	r25, 0x03	; 3
     a9e:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <I2CTWI_setTransmissionErrorHandler>

	I2CTWI_setRequestedDataReadyHandler(I2C_requestedDataReady);
     aa2:	80 ed       	ldi	r24, 0xD0	; 208
     aa4:	93 e0       	ldi	r25, 0x03	; 3
     aa6:	0e 94 41 0c 	call	0x1882	; 0x1882 <I2CTWI_setRequestedDataReadyHandler>

	I2C_setInterruptEventHandler(I2C_Event_Handler);
     aaa:	87 eb       	ldi	r24, 0xB7	; 183
     aac:	93 e0       	ldi	r25, 0x03	; 3
     aae:	0e 94 82 0a 	call	0x1504	; 0x1504 <I2C_setInterruptEventHandler>

	RF_SetReceivedDataHandler(RF_ReceivedDataHandler1);
     ab2:	88 ee       	ldi	r24, 0xE8	; 232
     ab4:	91 e0       	ldi	r25, 0x01	; 1
     ab6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <RF_SetReceivedDataHandler>

	startStopwatch4();
     aba:	80 91 68 03 	lds	r24, 0x0368
     abe:	88 60       	ori	r24, 0x08	; 8
     ac0:	80 93 68 03 	sts	0x0368, r24
	startStopwatch5();
     ac4:	80 91 68 03 	lds	r24, 0x0368
     ac8:	80 61       	ori	r24, 0x10	; 16
     aca:	80 93 68 03 	sts	0x0368, r24
	/////////////////////////////

	while(1==1)			
	  {

	  	if(getStopwatch4() > 100 && block == false)
     ace:	80 91 6f 03 	lds	r24, 0x036F
     ad2:	90 91 70 03 	lds	r25, 0x0370
     ad6:	85 36       	cpi	r24, 0x65	; 101
     ad8:	91 05       	cpc	r25, r1
     ada:	c8 f0       	brcs	.+50     	; 0xb0e <main+0x130>
     adc:	80 91 b0 02 	lds	r24, 0x02B0
     ae0:	88 23       	and	r24, r24
     ae2:	a9 f4       	brne	.+42     	; 0xb0e <main+0x130>
	  	  {
	    	//update of the register from the motor controller
			//This will happend every 200ms
			block = true; 
     ae4:	81 e0       	ldi	r24, 0x01	; 1
     ae6:	80 93 b0 02 	sts	0x02B0, r24
			I2CTWI_transmitByte(10,0);
     aea:	8a e0       	ldi	r24, 0x0A	; 10
     aec:	60 e0       	ldi	r22, 0x00	; 0
     aee:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <I2CTWI_transmitByte>
			I2CTWI_readRegisters(10,0,result,20);
     af2:	29 e2       	ldi	r18, 0x29	; 41
     af4:	33 e0       	ldi	r19, 0x03	; 3
     af6:	8a e0       	ldi	r24, 0x0A	; 10
     af8:	60 e0       	ldi	r22, 0x00	; 0
     afa:	a9 01       	movw	r20, r18
     afc:	24 e1       	ldi	r18, 0x14	; 20
     afe:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2CTWI_readRegisters>
			block = false;
     b02:	10 92 b0 02 	sts	0x02B0, r1
			setStopwatch4(0);
     b06:	10 92 70 03 	sts	0x0370, r1
     b0a:	10 92 6f 03 	sts	0x036F, r1
	  	  }
	
	  	task_I2CTWI();
     b0e:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
	  	task_Sensors(); 
     b12:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <task_Sensors>
		task_Application_Timeout();
     b16:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <task_Application_Timeout>
		
		if (Autonomous == true && (getStopwatch5() < 1000))
     b1a:	80 91 24 03 	lds	r24, 0x0324
     b1e:	88 23       	and	r24, r24
     b20:	b1 f2       	breq	.-84     	; 0xace <main+0xf0>
     b22:	80 91 71 03 	lds	r24, 0x0371
     b26:	90 91 72 03 	lds	r25, 0x0372
     b2a:	23 e0       	ldi	r18, 0x03	; 3
     b2c:	88 3e       	cpi	r24, 0xE8	; 232
     b2e:	92 07       	cpc	r25, r18
     b30:	70 f6       	brcc	.-100    	; 0xace <main+0xf0>

	 	  {
		  Drive_autonomous();
     b32:	0e 94 74 04 	call	0x8e8	; 0x8e8 <Drive_autonomous>
     b36:	cb cf       	rjmp	.-106    	; 0xace <main+0xf0>

00000b38 <updateStatusLEDs>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

//This function update the shiftregister 
void updateStatusLEDs(void)
  {
     b38:	df 93       	push	r29
     b3a:	cf 93       	push	r28
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <updateStatusLEDs+0x6>
     b3e:	cd b7       	in	r28, 0x3d	; 61
     b40:	de b7       	in	r29, 0x3e	; 62
	//Configuration SPI
	//SPE =  1 ---> Enable SPI
	//MSTR = 1 ---> Microcontroller is master, Shiftregister is slave 
	//SPR0 = 1 
	//SPR1 = 0 ---> SCK frequency = fosc / 16 = 20.000.000 / 16 = 1,25 MHz.  
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0)|(1<<SPR1);
     b42:	ec e4       	ldi	r30, 0x4C	; 76
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	83 e5       	ldi	r24, 0x53	; 83
     b48:	80 83       	st	Z, r24

	// Write byte to shift register, transmission automatically start 
	SPDR = statusLEDs.byte;			
     b4a:	ee e4       	ldi	r30, 0x4E	; 78
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	80 91 28 03 	lds	r24, 0x0328
     b52:	80 83       	st	Z, r24
	
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF))); 
     b54:	ed e4       	ldi	r30, 0x4D	; 77
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	80 81       	ld	r24, Z
     b5a:	88 23       	and	r24, r24
     b5c:	dc f7       	brge	.-10     	; 0xb54 <updateStatusLEDs+0x1c>

	//Configuration SPI
	//SPE =  1 ---> Disable SPI
	//MSTR = 1 ---> Microcontroller is slave, Shiftregister is master
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
     b5e:	ec e4       	ldi	r30, 0x4C	; 76
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	10 82       	st	Z, r1
	PORTB  |= 01000000;				// pull up sck 
     b64:	a5 e2       	ldi	r26, 0x25	; 37
     b66:	b0 e0       	ldi	r27, 0x00	; 0
     b68:	e5 e2       	ldi	r30, 0x25	; 37
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	80 81       	ld	r24, Z
     b6e:	8c 93       	st	X, r24
	PORTB  |= MISO;					// Enable STRB 	
     b70:	a5 e2       	ldi	r26, 0x25	; 37
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	e5 e2       	ldi	r30, 0x25	; 37
     b76:	f0 e0       	ldi	r31, 0x00	; 0
     b78:	80 81       	ld	r24, Z
     b7a:	80 64       	ori	r24, 0x40	; 64
     b7c:	8c 93       	st	X, r24
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
     b7e:	1a 82       	std	Y+2, r1	; 0x02
     b80:	19 82       	std	Y+1, r1	; 0x01
     b82:	06 c0       	rjmp	.+12     	; 0xb90 <updateStatusLEDs+0x58>
	{asm(" nop");}					// Short time delay 
     b84:	00 00       	nop
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
	PORTB  |= 01000000;				// pull up sck 
	PORTB  |= MISO;					// Enable STRB 	
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	9a 81       	ldd	r25, Y+2	; 0x02
     b8a:	01 96       	adiw	r24, 0x01	; 1
     b8c:	9a 83       	std	Y+2, r25	; 0x02
     b8e:	89 83       	std	Y+1, r24	; 0x01
     b90:	89 81       	ldd	r24, Y+1	; 0x01
     b92:	9a 81       	ldd	r25, Y+2	; 0x02
     b94:	21 e0       	ldi	r18, 0x01	; 1
     b96:	8c 32       	cpi	r24, 0x2C	; 44
     b98:	92 07       	cpc	r25, r18
     b9a:	a4 f3       	brlt	.-24     	; 0xb84 <updateStatusLEDs+0x4c>
	{asm(" nop");}					// Short time delay 


	PORTB  &= ~MISO;				// Disable STRB
     b9c:	a5 e2       	ldi	r26, 0x25	; 37
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	e5 e2       	ldi	r30, 0x25	; 37
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	80 81       	ld	r24, Z
     ba6:	8f 7b       	andi	r24, 0xBF	; 191
     ba8:	8c 93       	st	X, r24
	
  }
     baa:	0f 90       	pop	r0
     bac:	0f 90       	pop	r0
     bae:	cf 91       	pop	r28
     bb0:	df 91       	pop	r29
     bb2:	08 95       	ret

00000bb4 <StartUp_Ledblinking>:


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
     bb4:	df 93       	push	r29
     bb6:	cf 93       	push	r28
     bb8:	00 d0       	rcall	.+0      	; 0xbba <StartUp_Ledblinking+0x6>
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
     bbe:	1a 82       	std	Y+2, r1	; 0x02
     bc0:	1b c0       	rjmp	.+54     	; 0xbf8 <StartUp_Ledblinking+0x44>
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
     bc2:	80 91 28 03 	lds	r24, 0x0328
     bc6:	81 60       	ori	r24, 0x01	; 1
     bc8:	80 93 28 03 	sts	0x0328, r24
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
     bcc:	19 82       	std	Y+1, r1	; 0x01
     bce:	0e c0       	rjmp	.+28     	; 0xbec <StartUp_Ledblinking+0x38>
		  {	
			mSleep(100);			//delay 100ms 
     bd0:	84 e6       	ldi	r24, 0x64	; 100
     bd2:	90 e0       	ldi	r25, 0x00	; 0
     bd4:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
			updateStatusLEDs();		//update de leds (write to shift register)
     bd8:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
     bdc:	80 91 28 03 	lds	r24, 0x0328
     be0:	88 0f       	add	r24, r24
     be2:	80 93 28 03 	sts	0x0328, r24
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
     be6:	89 81       	ldd	r24, Y+1	; 0x01
     be8:	8f 5f       	subi	r24, 0xFF	; 255
     bea:	89 83       	std	Y+1, r24	; 0x01
     bec:	89 81       	ldd	r24, Y+1	; 0x01
     bee:	86 30       	cpi	r24, 0x06	; 6
     bf0:	78 f3       	brcs	.-34     	; 0xbd0 <StartUp_Ledblinking+0x1c>


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
     bf2:	8a 81       	ldd	r24, Y+2	; 0x02
     bf4:	8f 5f       	subi	r24, 0xFF	; 255
     bf6:	8a 83       	std	Y+2, r24	; 0x02
     bf8:	8a 81       	ldd	r24, Y+2	; 0x02
     bfa:	83 30       	cpi	r24, 0x03	; 3
     bfc:	10 f3       	brcs	.-60     	; 0xbc2 <StartUp_Ledblinking+0xe>
			updateStatusLEDs();		//update de leds (write to shift register)
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
		  }
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
     bfe:	8f e3       	ldi	r24, 0x3F	; 63
     c00:	80 93 28 03 	sts	0x0328, r24
	updateStatusLEDs();				//update de leds (write to shift register)
     c04:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
	mSleep(500);					//delay 500ms
     c08:	84 ef       	ldi	r24, 0xF4	; 244
     c0a:	91 e0       	ldi	r25, 0x01	; 1
     c0c:	0e 94 b5 0b 	call	0x176a	; 0x176a <mSleep>
	statusLEDs.byte = 0b00000000;   //All leds off 
     c10:	10 92 28 03 	sts	0x0328, r1
	updateStatusLEDs();				//Update de leds (write to shift register)
     c14:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
 }
     c18:	0f 90       	pop	r0
     c1a:	0f 90       	pop	r0
     c1c:	cf 91       	pop	r28
     c1e:	df 91       	pop	r29
     c20:	08 95       	ret

00000c22 <LedOnOff>:

void LedOnOff (uint8_t led)
	{
     c22:	df 93       	push	r29
     c24:	cf 93       	push	r28
     c26:	0f 92       	push	r0
     c28:	cd b7       	in	r28, 0x3d	; 61
     c2a:	de b7       	in	r29, 0x3e	; 62
     c2c:	89 83       	std	Y+1, r24	; 0x01
		statusLEDs.byte = (uint8_t) led; 	//read data as byte
     c2e:	89 81       	ldd	r24, Y+1	; 0x01
     c30:	80 93 28 03 	sts	0x0328, r24
		updateStatusLEDs();					//Update de leds (write to shift register)
     c34:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
	//	mSleep(2000);					//wait for 2 sec else the leds are not visible. 
	//	statusLEDs.byte = 0b00000000;		//All leds off
	//	updateStatusLEDs();					//Update de leds (write to shift register)
	}
     c38:	0f 90       	pop	r0
     c3a:	cf 91       	pop	r28
     c3c:	df 91       	pop	r29
     c3e:	08 95       	ret

00000c40 <ADC_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
     c40:	df 93       	push	r29
     c42:	cf 93       	push	r28
     c44:	cd b7       	in	r28, 0x3d	; 61
     c46:	de b7       	in	r29, 0x3e	; 62
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     c48:	ec e7       	ldi	r30, 0x7C	; 124
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 e2       	ldi	r24, 0x20	; 32
     c4e:	80 83       	st	Z, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(1<<ADPS2)|(0<<ADPS1)|(0<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     c50:	ea e7       	ldi	r30, 0x7A	; 122
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	84 ee       	ldi	r24, 0xE4	; 228
     c56:	80 83       	st	Z, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     c58:	eb e7       	ldi	r30, 0x7B	; 123
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	10 82       	st	Z, r1
  }
     c5e:	cf 91       	pop	r28
     c60:	df 91       	pop	r29
     c62:	08 95       	ret

00000c64 <ADC_Conversion>:

// Funtion for ADC Conversion
unsigned char ADC_Conversion (unsigned char Channel) //PA0 = Channel 1 ... PA7 = Channel 8
  {
     c64:	df 93       	push	r29
     c66:	cf 93       	push	r28
     c68:	00 d0       	rcall	.+0      	; 0xc6a <ADC_Conversion+0x6>
     c6a:	0f 92       	push	r0
     c6c:	cd b7       	in	r28, 0x3d	; 61
     c6e:	de b7       	in	r29, 0x3e	; 62
     c70:	8b 83       	std	Y+3, r24	; 0x03
  	ADCL = 0;	// Reset ADCL
     c72:	e8 e7       	ldi	r30, 0x78	; 120
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	10 82       	st	Z, r1
	ADCH = 0;	// Reset ADCH
     c78:	e9 e7       	ldi	r30, 0x79	; 121
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	10 82       	st	Z, r1
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
     c7e:	ac e7       	ldi	r26, 0x7C	; 124
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	ec e7       	ldi	r30, 0x7C	; 124
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	80 72       	andi	r24, 0x20	; 32
     c8a:	8c 93       	st	X, r24
	ADMUX |= Channel;	// Set Channel 
     c8c:	ac e7       	ldi	r26, 0x7C	; 124
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	ec e7       	ldi	r30, 0x7C	; 124
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	90 81       	ld	r25, Z
     c96:	8b 81       	ldd	r24, Y+3	; 0x03
     c98:	89 2b       	or	r24, r25
     c9a:	8c 93       	st	X, r24
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
     c9c:	1a 82       	std	Y+2, r1	; 0x02
     c9e:	19 82       	std	Y+1, r1	; 0x01
     ca0:	06 c0       	rjmp	.+12     	; 0xcae <ADC_Conversion+0x4a>
	{asm(" nop");}					// Short time delay 
     ca2:	00 00       	nop
	ADCH = 0;	// Reset ADCH
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
	ADMUX |= Channel;	// Set Channel 
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
     ca4:	89 81       	ldd	r24, Y+1	; 0x01
     ca6:	9a 81       	ldd	r25, Y+2	; 0x02
     ca8:	01 96       	adiw	r24, 0x01	; 1
     caa:	9a 83       	std	Y+2, r25	; 0x02
     cac:	89 83       	std	Y+1, r24	; 0x01
     cae:	89 81       	ldd	r24, Y+1	; 0x01
     cb0:	9a 81       	ldd	r25, Y+2	; 0x02
     cb2:	21 e0       	ldi	r18, 0x01	; 1
     cb4:	8c 32       	cpi	r24, 0x2C	; 44
     cb6:	92 07       	cpc	r25, r18
     cb8:	a4 f3       	brlt	.-24     	; 0xca2 <ADC_Conversion+0x3e>
	{asm(" nop");}					// Short time delay 
	
	ADCSRA |= (1 << ADSC); 			// start Analog to Digital Conversion 
     cba:	aa e7       	ldi	r26, 0x7A	; 122
     cbc:	b0 e0       	ldi	r27, 0x00	; 0
     cbe:	ea e7       	ldi	r30, 0x7A	; 122
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	80 64       	ori	r24, 0x40	; 64
     cc6:	8c 93       	st	X, r24
	while(!(ADCSRA & (1<<ADIF)));	// Wait for the AD conversion to complete
     cc8:	ea e7       	ldi	r30, 0x7A	; 122
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	88 2f       	mov	r24, r24
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	80 71       	andi	r24, 0x10	; 16
     cd4:	90 70       	andi	r25, 0x00	; 0
     cd6:	00 97       	sbiw	r24, 0x00	; 0
     cd8:	b9 f3       	breq	.-18     	; 0xcc8 <ADC_Conversion+0x64>
	ADCSRA |= (1 << ADIF); 			//set the bit to clear ADIF flag 
     cda:	aa e7       	ldi	r26, 0x7A	; 122
     cdc:	b0 e0       	ldi	r27, 0x00	; 0
     cde:	ea e7       	ldi	r30, 0x7A	; 122
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	80 61       	ori	r24, 0x10	; 16
     ce6:	8c 93       	st	X, r24
	
	return ADCH;					//Return the measured value 
     ce8:	e9 e7       	ldi	r30, 0x79	; 121
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	80 81       	ld	r24, Z
  }
     cee:	0f 90       	pop	r0
     cf0:	0f 90       	pop	r0
     cf2:	0f 90       	pop	r0
     cf4:	cf 91       	pop	r28
     cf6:	df 91       	pop	r29
     cf8:	08 95       	ret

00000cfa <GetADCValue_BatteryVoltage>:

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_BatteryVoltage (void)
  {
     cfa:	df 93       	push	r29
     cfc:	cf 93       	push	r28
     cfe:	cd b7       	in	r28, 0x3d	; 61
     d00:	de b7       	in	r29, 0x3e	; 62
	return ADC_Conversion(0);
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	0e 94 32 06 	call	0xc64	; 0xc64 <ADC_Conversion>
  }
     d08:	cf 91       	pop	r28
     d0a:	df 91       	pop	r29
     d0c:	08 95       	ret

00000d0e <GetADCValue_Temprature>:

// This function retrun 1 byte Temprature ADC Value
unsigned char GetADCValue_Temprature (void)
  {
     d0e:	df 93       	push	r29
     d10:	cf 93       	push	r28
     d12:	cd b7       	in	r28, 0x3d	; 61
     d14:	de b7       	in	r29, 0x3e	; 62
	return ADC_Conversion(3) * 1.6;
     d16:	83 e0       	ldi	r24, 0x03	; 3
     d18:	0e 94 32 06 	call	0xc64	; 0xc64 <ADC_Conversion>
     d1c:	88 2f       	mov	r24, r24
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	aa 27       	eor	r26, r26
     d22:	97 fd       	sbrc	r25, 7
     d24:	a0 95       	com	r26
     d26:	ba 2f       	mov	r27, r26
     d28:	bc 01       	movw	r22, r24
     d2a:	cd 01       	movw	r24, r26
     d2c:	0e 94 fb 16 	call	0x2df6	; 0x2df6 <__floatsisf>
     d30:	dc 01       	movw	r26, r24
     d32:	cb 01       	movw	r24, r22
     d34:	bc 01       	movw	r22, r24
     d36:	cd 01       	movw	r24, r26
     d38:	2d ec       	ldi	r18, 0xCD	; 205
     d3a:	3c ec       	ldi	r19, 0xCC	; 204
     d3c:	4c ec       	ldi	r20, 0xCC	; 204
     d3e:	5f e3       	ldi	r21, 0x3F	; 63
     d40:	0e 94 d1 15 	call	0x2ba2	; 0x2ba2 <__mulsf3>
     d44:	dc 01       	movw	r26, r24
     d46:	cb 01       	movw	r24, r22
     d48:	bc 01       	movw	r22, r24
     d4a:	cd 01       	movw	r24, r26
     d4c:	0e 94 fb 13 	call	0x27f6	; 0x27f6 <__fixunssfsi>
     d50:	dc 01       	movw	r26, r24
     d52:	cb 01       	movw	r24, r22
  }
     d54:	cf 91       	pop	r28
     d56:	df 91       	pop	r29
     d58:	08 95       	ret

00000d5a <GetADCValue_LDR1>:

// This function retrun 1 byte LDR1 ADC Value
unsigned char GetADCValue_LDR1 (void)
  {
     d5a:	df 93       	push	r29
     d5c:	cf 93       	push	r28
     d5e:	cd b7       	in	r28, 0x3d	; 61
     d60:	de b7       	in	r29, 0x3e	; 62
	return ADC_Conversion(1);
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	0e 94 32 06 	call	0xc64	; 0xc64 <ADC_Conversion>
  }
     d68:	cf 91       	pop	r28
     d6a:	df 91       	pop	r29
     d6c:	08 95       	ret

00000d6e <GetADCValue_LDR2>:

// This function retrun 1 byte LDR2 ADC Value
unsigned char GetADCValue_LDR2 (void)
  {
     d6e:	df 93       	push	r29
     d70:	cf 93       	push	r28
     d72:	cd b7       	in	r28, 0x3d	; 61
     d74:	de b7       	in	r29, 0x3e	; 62
	return ADC_Conversion(2);
     d76:	82 e0       	ldi	r24, 0x02	; 2
     d78:	0e 94 32 06 	call	0xc64	; 0xc64 <ADC_Conversion>
  }
     d7c:	cf 91       	pop	r28
     d7e:	df 91       	pop	r29
     d80:	08 95       	ret

00000d82 <initACS>:
//																					//
//	ACS																				//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
void initACS (void)
  {
     d82:	df 93       	push	r29
     d84:	cf 93       	push	r28
     d86:	cd b7       	in	r28, 0x3d	; 61
     d88:	de b7       	in	r29, 0x3e	; 62
	  // Initialize Timer 0 -  PWM ACS
	  TCCR0A =   (0 << WGM00)  | (1 << WGM01) 		//CTC MODE 
     d8a:	e4 e4       	ldi	r30, 0x44	; 68
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	82 e5       	ldi	r24, 0x52	; 82
     d90:	80 83       	st	Z, r24
    		  |  (1 << COM0A0) | (0 << COM0A1)		//OC2A OFF
			  |  (1 << COM0B0) | (0 << COM0B1);		//OC2B OFF 
	
	  TCCR0B = (0 << WGM02) |  (0 << CS02)  | (1 << CS01) | (0 << CS00);	//PRESCALER 1 
     d92:	e5 e4       	ldi	r30, 0x45	; 69
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	82 e0       	ldi	r24, 0x02	; 2
     d98:	80 83       	st	Z, r24
			
  	  OCR0A  = 34;	//	20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     d9a:	e7 e4       	ldi	r30, 0x47	; 71
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	82 e2       	ldi	r24, 0x22	; 34
     da0:	80 83       	st	Z, r24
	  OCR0B  = 34;	//  20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     da2:	e8 e4       	ldi	r30, 0x48	; 72
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	82 e2       	ldi	r24, 0x22	; 34
     da8:	80 83       	st	Z, r24
  } 
     daa:	cf 91       	pop	r28
     dac:	df 91       	pop	r29
     dae:	08 95       	ret

00000db0 <ACS_Check_Left>:

char ACS_Check_Left(void) 
  {
     db0:	df 93       	push	r29
     db2:	cf 93       	push	r28
     db4:	00 d0       	rcall	.+0      	; 0xdb6 <ACS_Check_Left+0x6>
     db6:	00 d0       	rcall	.+0      	; 0xdb8 <ACS_Check_Left+0x8>
     db8:	0f 92       	push	r0
     dba:	cd b7       	in	r28, 0x3d	; 61
     dbc:	de b7       	in	r29, 0x3e	; 62
	acs_detect_timeout=0;
     dbe:	10 92 52 03 	sts	0x0352, r1
     dc2:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     dc6:	10 92 53 03 	sts	0x0353, r1
	ACS_L_CLEAR;
     dca:	a8 e2       	ldi	r26, 0x28	; 40
     dcc:	b0 e0       	ldi	r27, 0x00	; 0
     dce:	e8 e2       	ldi	r30, 0x28	; 40
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	80 81       	ld	r24, Z
     dd4:	8f 77       	andi	r24, 0x7F	; 127
     dd6:	8c 93       	st	X, r24

	for (char i=0; i<20; i++)
     dd8:	19 82       	std	Y+1, r1	; 0x01
     dda:	19 c0       	rjmp	.+50     	; 0xe0e <ACS_Check_Left+0x5e>
		{	
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     ddc:	e4 e4       	ldi	r30, 0x44	; 68
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	82 e1       	ldi	r24, 0x12	; 18
     de2:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     de4:	e4 e4       	ldi	r30, 0x44	; 68
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	82 e4       	ldi	r24, 0x42	; 66
     dea:	80 83       	st	Z, r24
			sleep(20);
     dec:	84 e1       	ldi	r24, 0x14	; 20
     dee:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     df2:	e4 e4       	ldi	r30, 0x44	; 68
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	82 e0       	ldi	r24, 0x02	; 2
     df8:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     dfa:	e4 e4       	ldi	r30, 0x44	; 68
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	82 e4       	ldi	r24, 0x42	; 66
     e00:	80 83       	st	Z, r24
			sleep(20);
     e02:	84 e1       	ldi	r24, 0x14	; 20
     e04:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_L_CLEAR;

	for (char i=0; i<20; i++)
     e08:	89 81       	ldd	r24, Y+1	; 0x01
     e0a:	8f 5f       	subi	r24, 0xFF	; 255
     e0c:	89 83       	std	Y+1, r24	; 0x01
     e0e:	89 81       	ldd	r24, Y+1	; 0x01
     e10:	84 31       	cpi	r24, 0x14	; 20
     e12:	20 f3       	brcs	.-56     	; 0xddc <ACS_Check_Left+0x2c>
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     e14:	80 91 53 03 	lds	r24, 0x0353
     e18:	84 30       	cpi	r24, 0x04	; 4
     e1a:	88 f0       	brcs	.+34     	; 0xe3e <ACS_Check_Left+0x8e>
			{	
			  
			  statusLEDs.LED11 = true;
     e1c:	80 91 28 03 	lds	r24, 0x0328
     e20:	88 60       	ori	r24, 0x08	; 8
     e22:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();	
     e26:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_L_SET;
     e2a:	a8 e2       	ldi	r26, 0x28	; 40
     e2c:	b0 e0       	ldi	r27, 0x00	; 0
     e2e:	e8 e2       	ldi	r30, 0x28	; 40
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	80 81       	ld	r24, Z
     e34:	80 68       	ori	r24, 0x80	; 128
     e36:	8c 93       	st	X, r24
			  return 1;
     e38:	81 e0       	ldi	r24, 0x01	; 1
     e3a:	8d 83       	std	Y+5, r24	; 0x05
     e3c:	27 c0       	rjmp	.+78     	; 0xe8c <ACS_Check_Left+0xdc>
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     e3e:	80 91 51 03 	lds	r24, 0x0351
     e42:	90 91 52 03 	lds	r25, 0x0352
     e46:	9c 83       	std	Y+4, r25	; 0x04
     e48:	8b 83       	std	Y+3, r24	; 0x03
     e4a:	1a 82       	std	Y+2, r1	; 0x02
     e4c:	8b 81       	ldd	r24, Y+3	; 0x03
     e4e:	9c 81       	ldd	r25, Y+4	; 0x04
     e50:	80 31       	cpi	r24, 0x10	; 16
     e52:	91 05       	cpc	r25, r1
     e54:	10 f0       	brcs	.+4      	; 0xe5a <ACS_Check_Left+0xaa>
     e56:	91 e0       	ldi	r25, 0x01	; 1
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	8b 81       	ldd	r24, Y+3	; 0x03
     e5c:	9c 81       	ldd	r25, Y+4	; 0x04
     e5e:	01 96       	adiw	r24, 0x01	; 1
     e60:	90 93 52 03 	sts	0x0352, r25
     e64:	80 93 51 03 	sts	0x0351, r24
     e68:	8a 81       	ldd	r24, Y+2	; 0x02
     e6a:	88 23       	and	r24, r24
     e6c:	99 f2       	breq	.-90     	; 0xe14 <ACS_Check_Left+0x64>
			{
			  statusLEDs.LED11 = false;
     e6e:	80 91 28 03 	lds	r24, 0x0328
     e72:	87 7f       	andi	r24, 0xF7	; 247
     e74:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();	
     e78:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_L_SET;
     e7c:	a8 e2       	ldi	r26, 0x28	; 40
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	e8 e2       	ldi	r30, 0x28	; 40
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	80 68       	ori	r24, 0x80	; 128
     e88:	8c 93       	st	X, r24
			  return 0;
     e8a:	1d 82       	std	Y+5, r1	; 0x05
			}
		}
     e8c:	8d 81       	ldd	r24, Y+5	; 0x05
  }
     e8e:	0f 90       	pop	r0
     e90:	0f 90       	pop	r0
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	08 95       	ret

00000e9e <ACS_Check_Front_Left>:

char ACS_Check_Front_Left(void) 
  {
     e9e:	df 93       	push	r29
     ea0:	cf 93       	push	r28
     ea2:	00 d0       	rcall	.+0      	; 0xea4 <ACS_Check_Front_Left+0x6>
     ea4:	00 d0       	rcall	.+0      	; 0xea6 <ACS_Check_Front_Left+0x8>
     ea6:	0f 92       	push	r0
     ea8:	cd b7       	in	r28, 0x3d	; 61
     eaa:	de b7       	in	r29, 0x3e	; 62
	acs_detect_timeout=0;
     eac:	10 92 52 03 	sts	0x0352, r1
     eb0:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     eb4:	10 92 53 03 	sts	0x0353, r1
	ACS_LF_CLEAR;
     eb8:	a8 e2       	ldi	r26, 0x28	; 40
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e8 e2       	ldi	r30, 0x28	; 40
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	8f 7b       	andi	r24, 0xBF	; 191
     ec4:	8c 93       	st	X, r24

	for (char i=0; i<20; i++)
     ec6:	19 82       	std	Y+1, r1	; 0x01
     ec8:	19 c0       	rjmp	.+50     	; 0xefc <ACS_Check_Front_Left+0x5e>
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     eca:	e4 e4       	ldi	r30, 0x44	; 68
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	82 e1       	ldi	r24, 0x12	; 18
     ed0:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     ed2:	e4 e4       	ldi	r30, 0x44	; 68
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	82 e4       	ldi	r24, 0x42	; 66
     ed8:	80 83       	st	Z, r24
			sleep(20);
     eda:	84 e1       	ldi	r24, 0x14	; 20
     edc:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     ee0:	e4 e4       	ldi	r30, 0x44	; 68
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	82 e0       	ldi	r24, 0x02	; 2
     ee6:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     ee8:	e4 e4       	ldi	r30, 0x44	; 68
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	82 e4       	ldi	r24, 0x42	; 66
     eee:	80 83       	st	Z, r24
			sleep(20);
     ef0:	84 e1       	ldi	r24, 0x14	; 20
     ef2:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_LF_CLEAR;

	for (char i=0; i<20; i++)
     ef6:	89 81       	ldd	r24, Y+1	; 0x01
     ef8:	8f 5f       	subi	r24, 0xFF	; 255
     efa:	89 83       	std	Y+1, r24	; 0x01
     efc:	89 81       	ldd	r24, Y+1	; 0x01
     efe:	84 31       	cpi	r24, 0x14	; 20
     f00:	20 f3       	brcs	.-56     	; 0xeca <ACS_Check_Front_Left+0x2c>
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     f02:	80 91 53 03 	lds	r24, 0x0353
     f06:	84 30       	cpi	r24, 0x04	; 4
     f08:	88 f0       	brcs	.+34     	; 0xf2c <ACS_Check_Front_Left+0x8e>
			{	
			  
			  statusLEDs.LED10 = true;
     f0a:	80 91 28 03 	lds	r24, 0x0328
     f0e:	84 60       	ori	r24, 0x04	; 4
     f10:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();	
     f14:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_LF_SET;
     f18:	a8 e2       	ldi	r26, 0x28	; 40
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e8 e2       	ldi	r30, 0x28	; 40
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	80 64       	ori	r24, 0x40	; 64
     f24:	8c 93       	st	X, r24
			  return 1;
     f26:	81 e0       	ldi	r24, 0x01	; 1
     f28:	8d 83       	std	Y+5, r24	; 0x05
     f2a:	27 c0       	rjmp	.+78     	; 0xf7a <ACS_Check_Front_Left+0xdc>
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     f2c:	80 91 51 03 	lds	r24, 0x0351
     f30:	90 91 52 03 	lds	r25, 0x0352
     f34:	9c 83       	std	Y+4, r25	; 0x04
     f36:	8b 83       	std	Y+3, r24	; 0x03
     f38:	1a 82       	std	Y+2, r1	; 0x02
     f3a:	8b 81       	ldd	r24, Y+3	; 0x03
     f3c:	9c 81       	ldd	r25, Y+4	; 0x04
     f3e:	80 31       	cpi	r24, 0x10	; 16
     f40:	91 05       	cpc	r25, r1
     f42:	10 f0       	brcs	.+4      	; 0xf48 <ACS_Check_Front_Left+0xaa>
     f44:	91 e0       	ldi	r25, 0x01	; 1
     f46:	9a 83       	std	Y+2, r25	; 0x02
     f48:	8b 81       	ldd	r24, Y+3	; 0x03
     f4a:	9c 81       	ldd	r25, Y+4	; 0x04
     f4c:	01 96       	adiw	r24, 0x01	; 1
     f4e:	90 93 52 03 	sts	0x0352, r25
     f52:	80 93 51 03 	sts	0x0351, r24
     f56:	8a 81       	ldd	r24, Y+2	; 0x02
     f58:	88 23       	and	r24, r24
     f5a:	99 f2       	breq	.-90     	; 0xf02 <ACS_Check_Front_Left+0x64>
			{
			  statusLEDs.LED10 = false;
     f5c:	80 91 28 03 	lds	r24, 0x0328
     f60:	8b 7f       	andi	r24, 0xFB	; 251
     f62:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();	
     f66:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_LF_SET;
     f6a:	a8 e2       	ldi	r26, 0x28	; 40
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e8 e2       	ldi	r30, 0x28	; 40
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	80 64       	ori	r24, 0x40	; 64
     f76:	8c 93       	st	X, r24
			  return 0;
     f78:	1d 82       	std	Y+5, r1	; 0x05
			}
		}
     f7a:	8d 81       	ldd	r24, Y+5	; 0x05
  }
     f7c:	0f 90       	pop	r0
     f7e:	0f 90       	pop	r0
     f80:	0f 90       	pop	r0
     f82:	0f 90       	pop	r0
     f84:	0f 90       	pop	r0
     f86:	cf 91       	pop	r28
     f88:	df 91       	pop	r29
     f8a:	08 95       	ret

00000f8c <ACS_Check_Right>:

char ACS_Check_Right(void)
  {
     f8c:	df 93       	push	r29
     f8e:	cf 93       	push	r28
     f90:	00 d0       	rcall	.+0      	; 0xf92 <ACS_Check_Right+0x6>
     f92:	00 d0       	rcall	.+0      	; 0xf94 <ACS_Check_Right+0x8>
     f94:	0f 92       	push	r0
     f96:	cd b7       	in	r28, 0x3d	; 61
     f98:	de b7       	in	r29, 0x3e	; 62
	acs_detect_timeout=0;
     f9a:	10 92 52 03 	sts	0x0352, r1
     f9e:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
     fa2:	10 92 53 03 	sts	0x0353, r1
	ACS_R_CLEAR;
     fa6:	ab e2       	ldi	r26, 0x2B	; 43
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	eb e2       	ldi	r30, 0x2B	; 43
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	8f 7b       	andi	r24, 0xBF	; 191
     fb2:	8c 93       	st	X, r24

	for (char i=0; i<20; i++)
     fb4:	19 82       	std	Y+1, r1	; 0x01
     fb6:	19 c0       	rjmp	.+50     	; 0xfea <ACS_Check_Right+0x5e>
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     fb8:	e4 e4       	ldi	r30, 0x44	; 68
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	82 e1       	ldi	r24, 0x12	; 18
     fbe:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     fc0:	e4 e4       	ldi	r30, 0x44	; 68
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	82 e4       	ldi	r24, 0x42	; 66
     fc6:	80 83       	st	Z, r24
			sleep(20);
     fc8:	84 e1       	ldi	r24, 0x14	; 20
     fca:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);//0
     fce:	e4 e4       	ldi	r30, 0x44	; 68
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	82 e0       	ldi	r24, 0x02	; 2
     fd4:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);//1
     fd6:	e4 e4       	ldi	r30, 0x44	; 68
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	82 e4       	ldi	r24, 0x42	; 66
     fdc:	80 83       	st	Z, r24
			sleep(20);
     fde:	84 e1       	ldi	r24, 0x14	; 20
     fe0:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_R_CLEAR;

	for (char i=0; i<20; i++)
     fe4:	89 81       	ldd	r24, Y+1	; 0x01
     fe6:	8f 5f       	subi	r24, 0xFF	; 255
     fe8:	89 83       	std	Y+1, r24	; 0x01
     fea:	89 81       	ldd	r24, Y+1	; 0x01
     fec:	84 31       	cpi	r24, 0x14	; 20
     fee:	20 f3       	brcs	.-56     	; 0xfb8 <ACS_Check_Right+0x2c>
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 4)  // receive min. 5 pulses (object)
     ff0:	80 91 53 03 	lds	r24, 0x0353
     ff4:	85 30       	cpi	r24, 0x05	; 5
     ff6:	88 f0       	brcs	.+34     	; 0x101a <ACS_Check_Right+0x8e>
			{	
			  
			  statusLEDs.LED9 = true;
     ff8:	80 91 28 03 	lds	r24, 0x0328
     ffc:	82 60       	ori	r24, 0x02	; 2
     ffe:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();
    1002:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_R_SET;	
    1006:	ab e2       	ldi	r26, 0x2B	; 43
    1008:	b0 e0       	ldi	r27, 0x00	; 0
    100a:	eb e2       	ldi	r30, 0x2B	; 43
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
    1010:	80 64       	ori	r24, 0x40	; 64
    1012:	8c 93       	st	X, r24
			  return 1;
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	8d 83       	std	Y+5, r24	; 0x05
    1018:	27 c0       	rjmp	.+78     	; 0x1068 <ACS_Check_Right+0xdc>
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
    101a:	80 91 51 03 	lds	r24, 0x0351
    101e:	90 91 52 03 	lds	r25, 0x0352
    1022:	9c 83       	std	Y+4, r25	; 0x04
    1024:	8b 83       	std	Y+3, r24	; 0x03
    1026:	1a 82       	std	Y+2, r1	; 0x02
    1028:	8b 81       	ldd	r24, Y+3	; 0x03
    102a:	9c 81       	ldd	r25, Y+4	; 0x04
    102c:	80 31       	cpi	r24, 0x10	; 16
    102e:	91 05       	cpc	r25, r1
    1030:	10 f0       	brcs	.+4      	; 0x1036 <ACS_Check_Right+0xaa>
    1032:	91 e0       	ldi	r25, 0x01	; 1
    1034:	9a 83       	std	Y+2, r25	; 0x02
    1036:	8b 81       	ldd	r24, Y+3	; 0x03
    1038:	9c 81       	ldd	r25, Y+4	; 0x04
    103a:	01 96       	adiw	r24, 0x01	; 1
    103c:	90 93 52 03 	sts	0x0352, r25
    1040:	80 93 51 03 	sts	0x0351, r24
    1044:	8a 81       	ldd	r24, Y+2	; 0x02
    1046:	88 23       	and	r24, r24
    1048:	99 f2       	breq	.-90     	; 0xff0 <ACS_Check_Right+0x64>
			{
			  statusLEDs.LED9 = false;
    104a:	80 91 28 03 	lds	r24, 0x0328
    104e:	8d 7f       	andi	r24, 0xFD	; 253
    1050:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();	
    1054:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_R_SET;
    1058:	ab e2       	ldi	r26, 0x2B	; 43
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	eb e2       	ldi	r30, 0x2B	; 43
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	80 64       	ori	r24, 0x40	; 64
    1064:	8c 93       	st	X, r24
			  return 0;
    1066:	1d 82       	std	Y+5, r1	; 0x05
			}
		}
    1068:	8d 81       	ldd	r24, Y+5	; 0x05

  }
    106a:	0f 90       	pop	r0
    106c:	0f 90       	pop	r0
    106e:	0f 90       	pop	r0
    1070:	0f 90       	pop	r0
    1072:	0f 90       	pop	r0
    1074:	cf 91       	pop	r28
    1076:	df 91       	pop	r29
    1078:	08 95       	ret

0000107a <ACS_Check_Front_Right>:

char ACS_Check_Front_Right(void)
  {
    107a:	df 93       	push	r29
    107c:	cf 93       	push	r28
    107e:	00 d0       	rcall	.+0      	; 0x1080 <ACS_Check_Front_Right+0x6>
    1080:	00 d0       	rcall	.+0      	; 0x1082 <ACS_Check_Front_Right+0x8>
    1082:	0f 92       	push	r0
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
	acs_detect_timeout=0;
    1088:	10 92 52 03 	sts	0x0352, r1
    108c:	10 92 51 03 	sts	0x0351, r1
	acs_event_counter=0;
    1090:	10 92 53 03 	sts	0x0353, r1
	ACS_RF_CLEAR;
    1094:	ab e2       	ldi	r26, 0x2B	; 43
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	eb e2       	ldi	r30, 0x2B	; 43
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	8f 7d       	andi	r24, 0xDF	; 223
    10a0:	8c 93       	st	X, r24

	for (char i=0; i<20; i++)
    10a2:	19 82       	std	Y+1, r1	; 0x01
    10a4:	19 c0       	rjmp	.+50     	; 0x10d8 <ACS_Check_Front_Right+0x5e>
		{
			
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
    10a6:	e4 e4       	ldi	r30, 0x44	; 68
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	82 e1       	ldi	r24, 0x12	; 18
    10ac:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
    10ae:	e4 e4       	ldi	r30, 0x44	; 68
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	82 e4       	ldi	r24, 0x42	; 66
    10b4:	80 83       	st	Z, r24
			sleep(20);
    10b6:	84 e1       	ldi	r24, 0x14	; 20
    10b8:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);//0
    10bc:	e4 e4       	ldi	r30, 0x44	; 68
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	82 e0       	ldi	r24, 0x02	; 2
    10c2:	80 83       	st	Z, r24
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);//1
    10c4:	e4 e4       	ldi	r30, 0x44	; 68
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	82 e4       	ldi	r24, 0x42	; 66
    10ca:	80 83       	st	Z, r24
			sleep(20);
    10cc:	84 e1       	ldi	r24, 0x14	; 20
    10ce:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_RF_CLEAR;

	for (char i=0; i<20; i++)
    10d2:	89 81       	ldd	r24, Y+1	; 0x01
    10d4:	8f 5f       	subi	r24, 0xFF	; 255
    10d6:	89 83       	std	Y+1, r24	; 0x01
    10d8:	89 81       	ldd	r24, Y+1	; 0x01
    10da:	84 31       	cpi	r24, 0x14	; 20
    10dc:	20 f3       	brcs	.-56     	; 0x10a6 <ACS_Check_Front_Right+0x2c>
			sleep(20);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 4)  // receive min. 5 pulses (object)
    10de:	80 91 53 03 	lds	r24, 0x0353
    10e2:	85 30       	cpi	r24, 0x05	; 5
    10e4:	88 f0       	brcs	.+34     	; 0x1108 <__stack+0x9>
			{	
			  
			  statusLEDs.LED8 = true;
    10e6:	80 91 28 03 	lds	r24, 0x0328
    10ea:	81 60       	ori	r24, 0x01	; 1
    10ec:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();
    10f0:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_RF_SET;	
    10f4:	ab e2       	ldi	r26, 0x2B	; 43
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	eb e2       	ldi	r30, 0x2B	; 43
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	80 62       	ori	r24, 0x20	; 32
    1100:	8c 93       	st	X, r24
			  return 1;
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	8d 83       	std	Y+5, r24	; 0x05
    1106:	27 c0       	rjmp	.+78     	; 0x1156 <__stack+0x57>
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
    1108:	80 91 51 03 	lds	r24, 0x0351
    110c:	90 91 52 03 	lds	r25, 0x0352
    1110:	9c 83       	std	Y+4, r25	; 0x04
    1112:	8b 83       	std	Y+3, r24	; 0x03
    1114:	1a 82       	std	Y+2, r1	; 0x02
    1116:	8b 81       	ldd	r24, Y+3	; 0x03
    1118:	9c 81       	ldd	r25, Y+4	; 0x04
    111a:	80 31       	cpi	r24, 0x10	; 16
    111c:	91 05       	cpc	r25, r1
    111e:	10 f0       	brcs	.+4      	; 0x1124 <__stack+0x25>
    1120:	91 e0       	ldi	r25, 0x01	; 1
    1122:	9a 83       	std	Y+2, r25	; 0x02
    1124:	8b 81       	ldd	r24, Y+3	; 0x03
    1126:	9c 81       	ldd	r25, Y+4	; 0x04
    1128:	01 96       	adiw	r24, 0x01	; 1
    112a:	90 93 52 03 	sts	0x0352, r25
    112e:	80 93 51 03 	sts	0x0351, r24
    1132:	8a 81       	ldd	r24, Y+2	; 0x02
    1134:	88 23       	and	r24, r24
    1136:	99 f2       	breq	.-90     	; 0x10de <ACS_Check_Front_Right+0x64>
			{
			  statusLEDs.LED8 = false;
    1138:	80 91 28 03 	lds	r24, 0x0328
    113c:	8e 7f       	andi	r24, 0xFE	; 254
    113e:	80 93 28 03 	sts	0x0328, r24
			  updateStatusLEDs();	
    1142:	0e 94 9c 05 	call	0xb38	; 0xb38 <updateStatusLEDs>
			  ACS_RF_SET;
    1146:	ab e2       	ldi	r26, 0x2B	; 43
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	eb e2       	ldi	r30, 0x2B	; 43
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	80 62       	ori	r24, 0x20	; 32
    1152:	8c 93       	st	X, r24
			  return 0;
    1154:	1d 82       	std	Y+5, r1	; 0x05
			}
		}
    1156:	8d 81       	ldd	r24, Y+5	; 0x05

  }
    1158:	0f 90       	pop	r0
    115a:	0f 90       	pop	r0
    115c:	0f 90       	pop	r0
    115e:	0f 90       	pop	r0
    1160:	0f 90       	pop	r0
    1162:	cf 91       	pop	r28
    1164:	df 91       	pop	r29
    1166:	08 95       	ret

00001168 <__vector_3>:

ISR (INT2_vect)
  {
    1168:	1f 92       	push	r1
    116a:	0f 92       	push	r0
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	0f 92       	push	r0
    1170:	11 24       	eor	r1, r1
    1172:	8f 93       	push	r24
    1174:	df 93       	push	r29
    1176:	cf 93       	push	r28
    1178:	cd b7       	in	r28, 0x3d	; 61
    117a:	de b7       	in	r29, 0x3e	; 62
		acs_event_counter++;		// Signal received(+1) 
    117c:	80 91 53 03 	lds	r24, 0x0353
    1180:	8f 5f       	subi	r24, 0xFF	; 255
    1182:	80 93 53 03 	sts	0x0353, r24
  }
    1186:	cf 91       	pop	r28
    1188:	df 91       	pop	r29
    118a:	8f 91       	pop	r24
    118c:	0f 90       	pop	r0
    118e:	0f be       	out	0x3f, r0	; 63
    1190:	0f 90       	pop	r0
    1192:	1f 90       	pop	r1
    1194:	18 95       	reti

00001196 <PCI_Init>:
//	Pin Change Interrupt															//
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void PCI_Init (void)
  {
    1196:	df 93       	push	r29
    1198:	cf 93       	push	r28
    119a:	cd b7       	in	r28, 0x3d	; 61
    119c:	de b7       	in	r29, 0x3e	; 62
	PCICR |= (1<<PCIE3)|(1<<PCIE2)|(1<<PCIE1)|(0<<PCIE0);	// Pin Change Interrupt Control Register 
    119e:	a8 e6       	ldi	r26, 0x68	; 104
    11a0:	b0 e0       	ldi	r27, 0x00	; 0
    11a2:	e8 e6       	ldi	r30, 0x68	; 104
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	80 81       	ld	r24, Z
    11a8:	8e 60       	ori	r24, 0x0E	; 14
    11aa:	8c 93       	st	X, r24
	PCIFR |= (0<<PCIF3)|(0<<PCIF2)|(0<<PCIF1)|(0<<PCIF0);	// Pin Change Interrupt Flag Register
    11ac:	ab e3       	ldi	r26, 0x3B	; 59
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	eb e3       	ldi	r30, 0x3B	; 59
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	80 81       	ld	r24, Z
    11b6:	8c 93       	st	X, r24

	// Pin Change Mask Register 0
	PCMSK0 |= (0<<PCINT7) |(0<<PCINT6) |(0<<PCINT5) |(0<<PCINT4) |(0<<PCINT3) |(0<<PCINT2) |(0<<PCINT1) |(0<<PCINT0);
    11b8:	ab e6       	ldi	r26, 0x6B	; 107
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	eb e6       	ldi	r30, 0x6B	; 107
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	8c 93       	st	X, r24
	// Pin Change Mask Register 1
	PCMSK1 |= (0<<PCINT15)|(0<<PCINT14)|(0<<PCINT13)|(0<<PCINT12)|(0<<PCINT11)|(0<<PCINT10)|(1<<PCINT9) |(1<<PCINT8);
    11c4:	ac e6       	ldi	r26, 0x6C	; 108
    11c6:	b0 e0       	ldi	r27, 0x00	; 0
    11c8:	ec e6       	ldi	r30, 0x6C	; 108
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	80 81       	ld	r24, Z
    11ce:	83 60       	ori	r24, 0x03	; 3
    11d0:	8c 93       	st	X, r24
	// Pin Change Mask Register 2
	PCMSK2 |= (0<<PCINT23)|(0<<PCINT22)|(0<<PCINT21)|(0<<PCINT20)|(0<<PCINT19)|(0<<PCINT18)|(0<<PCINT17)|(0<<PCINT16);
    11d2:	ad e6       	ldi	r26, 0x6D	; 109
    11d4:	b0 e0       	ldi	r27, 0x00	; 0
    11d6:	ed e6       	ldi	r30, 0x6D	; 109
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	80 81       	ld	r24, Z
    11dc:	8c 93       	st	X, r24
	// Pin Change Mask Register 3
	PCMSK3 |= (1<<PCINT31)|(0<<PCINT30)|(0<<PCINT29)|(0<<PCINT28)|(0<<PCINT27)|(0<<PCINT26)|(0<<PCINT25)|(0<<PCINT24);
    11de:	a3 e7       	ldi	r26, 0x73	; 115
    11e0:	b0 e0       	ldi	r27, 0x00	; 0
    11e2:	e3 e7       	ldi	r30, 0x73	; 115
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	80 68       	ori	r24, 0x80	; 128
    11ea:	8c 93       	st	X, r24
  }
    11ec:	cf 91       	pop	r28
    11ee:	df 91       	pop	r29
    11f0:	08 95       	ret

000011f2 <__vector_4>:


// Interrupt PCINT0..7
ISR(PCINT0_vect)
  {
    11f2:	1f 92       	push	r1
    11f4:	0f 92       	push	r0
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	0f 92       	push	r0
    11fa:	11 24       	eor	r1, r1
    11fc:	8f 93       	push	r24
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
	acs_event_counter++; 
    1206:	80 91 53 03 	lds	r24, 0x0353
    120a:	8f 5f       	subi	r24, 0xFF	; 255
    120c:	80 93 53 03 	sts	0x0353, r24
  }
    1210:	cf 91       	pop	r28
    1212:	df 91       	pop	r29
    1214:	8f 91       	pop	r24
    1216:	0f 90       	pop	r0
    1218:	0f be       	out	0x3f, r0	; 63
    121a:	0f 90       	pop	r0
    121c:	1f 90       	pop	r1
    121e:	18 95       	reti

00001220 <get_bumper_left>:


char get_bumper_left (void) 
  {
    1220:	df 93       	push	r29
    1222:	cf 93       	push	r28
    1224:	0f 92       	push	r0
    1226:	cd b7       	in	r28, 0x3d	; 61
    1228:	de b7       	in	r29, 0x3e	; 62
  	if (BUMPER_SWITCH2)
    122a:	e3 e2       	ldi	r30, 0x23	; 35
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	88 2f       	mov	r24, r24
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	82 70       	andi	r24, 0x02	; 2
    1236:	90 70       	andi	r25, 0x00	; 0
    1238:	00 97       	sbiw	r24, 0x00	; 0
    123a:	19 f4       	brne	.+6      	; 0x1242 <get_bumper_left+0x22>
	 {  return 1;}
    123c:	81 e0       	ldi	r24, 0x01	; 1
    123e:	89 83       	std	Y+1, r24	; 0x01
    1240:	01 c0       	rjmp	.+2      	; 0x1244 <get_bumper_left+0x24>
	else 
	{ return 0;}
    1242:	19 82       	std	Y+1, r1	; 0x01
    1244:	89 81       	ldd	r24, Y+1	; 0x01

  }
    1246:	0f 90       	pop	r0
    1248:	cf 91       	pop	r28
    124a:	df 91       	pop	r29
    124c:	08 95       	ret

0000124e <get_bumper_right>:

char get_bumper_right (void)
  {
    124e:	df 93       	push	r29
    1250:	cf 93       	push	r28
    1252:	0f 92       	push	r0
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
   	if (BUMPER_SWITCH1)
    1258:	e3 e2       	ldi	r30, 0x23	; 35
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	88 2f       	mov	r24, r24
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	81 70       	andi	r24, 0x01	; 1
    1264:	90 70       	andi	r25, 0x00	; 0
    1266:	00 97       	sbiw	r24, 0x00	; 0
    1268:	19 f4       	brne	.+6      	; 0x1270 <get_bumper_right+0x22>
	 {  return 1;}
    126a:	81 e0       	ldi	r24, 0x01	; 1
    126c:	89 83       	std	Y+1, r24	; 0x01
    126e:	01 c0       	rjmp	.+2      	; 0x1272 <get_bumper_right+0x24>
	else 
	{ return 0;}
    1270:	19 82       	std	Y+1, r1	; 0x01
    1272:	89 81       	ldd	r24, Y+1	; 0x01
  }
    1274:	0f 90       	pop	r0
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <__vector_5>:


// Interrupt PCINT8..15
INTERRUPT(PCINT1_vect)
  {
    127c:	78 94       	sei
    127e:	1f 92       	push	r1
    1280:	0f 92       	push	r0
    1282:	0f b6       	in	r0, 0x3f	; 63
    1284:	0f 92       	push	r0
    1286:	11 24       	eor	r1, r1
    1288:	2f 93       	push	r18
    128a:	3f 93       	push	r19
    128c:	4f 93       	push	r20
    128e:	5f 93       	push	r21
    1290:	6f 93       	push	r22
    1292:	7f 93       	push	r23
    1294:	8f 93       	push	r24
    1296:	9f 93       	push	r25
    1298:	af 93       	push	r26
    129a:	bf 93       	push	r27
    129c:	ef 93       	push	r30
    129e:	ff 93       	push	r31
    12a0:	df 93       	push	r29
    12a2:	cf 93       	push	r28
    12a4:	cd b7       	in	r28, 0x3d	; 61
    12a6:	de b7       	in	r29, 0x3e	; 62
    12a8:	62 97       	sbiw	r28, 0x12	; 18
    12aa:	f8 94       	cli
    12ac:	de bf       	out	0x3e, r29	; 62
    12ae:	78 94       	sei
    12b0:	cd bf       	out	0x3d, r28	; 61
 	if(BUMPER_SWITCH1) 	// If bumper switch 1 pressed
    12b2:	e3 e2       	ldi	r30, 0x23	; 35
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	88 2f       	mov	r24, r24
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	81 70       	andi	r24, 0x01	; 1
    12be:	90 70       	andi	r25, 0x00	; 0
    12c0:	00 97       	sbiw	r24, 0x00	; 0
    12c2:	09 f0       	breq	.+2      	; 0x12c6 <__vector_5+0x4a>
    12c4:	3e c0       	rjmp	.+124    	; 0x1342 <__vector_5+0xc6>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
    12c6:	90 91 b2 02 	lds	r25, 0x02B2
    12ca:	81 e0       	ldi	r24, 0x01	; 1
    12cc:	89 27       	eor	r24, r25
    12ce:	88 2f       	mov	r24, r24
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	8a 8b       	std	Y+18, r24	; 0x12
    12d4:	80 91 68 03 	lds	r24, 0x0368
    12d8:	88 2f       	mov	r24, r24
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	82 70       	andi	r24, 0x02	; 2
    12de:	90 70       	andi	r25, 0x00	; 0
    12e0:	19 8a       	std	Y+17, r1	; 0x11
    12e2:	18 8a       	std	Y+16, r1	; 0x10
    12e4:	00 97       	sbiw	r24, 0x00	; 0
    12e6:	21 f4       	brne	.+8      	; 0x12f0 <__vector_5+0x74>
    12e8:	21 e0       	ldi	r18, 0x01	; 1
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	39 8b       	std	Y+17, r19	; 0x11
    12ee:	28 8b       	std	Y+16, r18	; 0x10
    12f0:	80 91 6b 03 	lds	r24, 0x036B
    12f4:	90 91 6c 03 	lds	r25, 0x036C
    12f8:	1f 86       	std	Y+15, r1	; 0x0f
    12fa:	1e 86       	std	Y+14, r1	; 0x0e
    12fc:	85 31       	cpi	r24, 0x15	; 21
    12fe:	91 05       	cpc	r25, r1
    1300:	20 f0       	brcs	.+8      	; 0x130a <__vector_5+0x8e>
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	9f 87       	std	Y+15, r25	; 0x0f
    1308:	8e 87       	std	Y+14, r24	; 0x0e
    130a:	88 89       	ldd	r24, Y+16	; 0x10
    130c:	99 89       	ldd	r25, Y+17	; 0x11
    130e:	2e 85       	ldd	r18, Y+14	; 0x0e
    1310:	3f 85       	ldd	r19, Y+15	; 0x0f
    1312:	82 2b       	or	r24, r18
    1314:	93 2b       	or	r25, r19
    1316:	3a 89       	ldd	r19, Y+18	; 0x12
    1318:	83 23       	and	r24, r19
    131a:	88 23       	and	r24, r24
    131c:	09 f4       	brne	.+2      	; 0x1320 <__vector_5+0xa4>
    131e:	46 c0       	rjmp	.+140    	; 0x13ac <__vector_5+0x130>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
    1320:	10 92 6c 03 	sts	0x036C, r1
    1324:	10 92 6b 03 	sts	0x036B, r1
		  	startStopwatch2();			// Start the stopwatch
    1328:	80 91 68 03 	lds	r24, 0x0368
    132c:	82 60       	ori	r24, 0x02	; 2
    132e:	80 93 68 03 	sts	0x0368, r24
			Bumper1_WasPressed = true;	// Set boolean Button was pressed 
    1332:	81 e0       	ldi	r24, 0x01	; 1
    1334:	80 93 b2 02 	sts	0x02B2, r24
			// Progressing......
	 		USART0_WriteString("Bumper Switch 1 Pressed \r\n");	
    1338:	80 e3       	ldi	r24, 0x30	; 48
    133a:	91 e0       	ldi	r25, 0x01	; 1
    133c:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
    1340:	35 c0       	rjmp	.+106    	; 0x13ac <__vector_5+0x130>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
    1342:	80 91 b2 02 	lds	r24, 0x02B2
    1346:	28 2f       	mov	r18, r24
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	3d 87       	std	Y+13, r19	; 0x0d
    134c:	2c 87       	std	Y+12, r18	; 0x0c
    134e:	80 91 68 03 	lds	r24, 0x0368
    1352:	88 2f       	mov	r24, r24
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	82 70       	andi	r24, 0x02	; 2
    1358:	90 70       	andi	r25, 0x00	; 0
    135a:	1b 86       	std	Y+11, r1	; 0x0b
    135c:	00 97       	sbiw	r24, 0x00	; 0
    135e:	11 f4       	brne	.+4      	; 0x1364 <__vector_5+0xe8>
    1360:	31 e0       	ldi	r19, 0x01	; 1
    1362:	3b 87       	std	Y+11, r19	; 0x0b
    1364:	80 91 6b 03 	lds	r24, 0x036B
    1368:	90 91 6c 03 	lds	r25, 0x036C
    136c:	1a 86       	std	Y+10, r1	; 0x0a
    136e:	85 31       	cpi	r24, 0x15	; 21
    1370:	91 05       	cpc	r25, r1
    1372:	10 f0       	brcs	.+4      	; 0x1378 <__vector_5+0xfc>
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	8a 87       	std	Y+10, r24	; 0x0a
    1378:	8b 85       	ldd	r24, Y+11	; 0x0b
    137a:	9a 85       	ldd	r25, Y+10	; 0x0a
    137c:	89 2b       	or	r24, r25
    137e:	88 2f       	mov	r24, r24
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	2c 85       	ldd	r18, Y+12	; 0x0c
    1384:	3d 85       	ldd	r19, Y+13	; 0x0d
    1386:	82 23       	and	r24, r18
    1388:	93 23       	and	r25, r19
    138a:	00 97       	sbiw	r24, 0x00	; 0
    138c:	79 f0       	breq	.+30     	; 0x13ac <__vector_5+0x130>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
    138e:	10 92 6c 03 	sts	0x036C, r1
    1392:	10 92 6b 03 	sts	0x036B, r1
		  	startStopwatch2();			// Start the stopwatch
    1396:	80 91 68 03 	lds	r24, 0x0368
    139a:	82 60       	ori	r24, 0x02	; 2
    139c:	80 93 68 03 	sts	0x0368, r24
			Bumper1_WasPressed = false;	// Set boolean Button was pressed 
    13a0:	10 92 b2 02 	sts	0x02B2, r1
			// Progressing...... 
	 		USART0_WriteString("Bumper Switch 1 Unpressed \r\n");
    13a4:	8b e4       	ldi	r24, 0x4B	; 75
    13a6:	91 e0       	ldi	r25, 0x01	; 1
    13a8:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
		  }	 
	  }	// END Of BUMPER 1

	if(BUMPER_SWITCH2) 	// If bumper switch 1 pressed
    13ac:	e3 e2       	ldi	r30, 0x23	; 35
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	88 2f       	mov	r24, r24
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	82 70       	andi	r24, 0x02	; 2
    13b8:	90 70       	andi	r25, 0x00	; 0
    13ba:	00 97       	sbiw	r24, 0x00	; 0
    13bc:	09 f0       	breq	.+2      	; 0x13c0 <__vector_5+0x144>
    13be:	3e c0       	rjmp	.+124    	; 0x143c <__vector_5+0x1c0>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
    13c0:	90 91 b3 02 	lds	r25, 0x02B3
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	89 27       	eor	r24, r25
    13c8:	88 2f       	mov	r24, r24
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	89 87       	std	Y+9, r24	; 0x09
    13ce:	80 91 68 03 	lds	r24, 0x0368
    13d2:	88 2f       	mov	r24, r24
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	84 70       	andi	r24, 0x04	; 4
    13d8:	90 70       	andi	r25, 0x00	; 0
    13da:	18 86       	std	Y+8, r1	; 0x08
    13dc:	1f 82       	std	Y+7, r1	; 0x07
    13de:	00 97       	sbiw	r24, 0x00	; 0
    13e0:	21 f4       	brne	.+8      	; 0x13ea <__vector_5+0x16e>
    13e2:	81 e0       	ldi	r24, 0x01	; 1
    13e4:	90 e0       	ldi	r25, 0x00	; 0
    13e6:	98 87       	std	Y+8, r25	; 0x08
    13e8:	8f 83       	std	Y+7, r24	; 0x07
    13ea:	80 91 6d 03 	lds	r24, 0x036D
    13ee:	90 91 6e 03 	lds	r25, 0x036E
    13f2:	1e 82       	std	Y+6, r1	; 0x06
    13f4:	1d 82       	std	Y+5, r1	; 0x05
    13f6:	85 31       	cpi	r24, 0x15	; 21
    13f8:	91 05       	cpc	r25, r1
    13fa:	20 f0       	brcs	.+8      	; 0x1404 <__vector_5+0x188>
    13fc:	21 e0       	ldi	r18, 0x01	; 1
    13fe:	30 e0       	ldi	r19, 0x00	; 0
    1400:	3e 83       	std	Y+6, r19	; 0x06
    1402:	2d 83       	std	Y+5, r18	; 0x05
    1404:	8f 81       	ldd	r24, Y+7	; 0x07
    1406:	98 85       	ldd	r25, Y+8	; 0x08
    1408:	2d 81       	ldd	r18, Y+5	; 0x05
    140a:	3e 81       	ldd	r19, Y+6	; 0x06
    140c:	82 2b       	or	r24, r18
    140e:	93 2b       	or	r25, r19
    1410:	39 85       	ldd	r19, Y+9	; 0x09
    1412:	83 23       	and	r24, r19
    1414:	88 23       	and	r24, r24
    1416:	09 f4       	brne	.+2      	; 0x141a <__vector_5+0x19e>
    1418:	46 c0       	rjmp	.+140    	; 0x14a6 <__vector_5+0x22a>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
    141a:	10 92 6e 03 	sts	0x036E, r1
    141e:	10 92 6d 03 	sts	0x036D, r1
		  	startStopwatch3();			// Start the stopwatch
    1422:	80 91 68 03 	lds	r24, 0x0368
    1426:	84 60       	ori	r24, 0x04	; 4
    1428:	80 93 68 03 	sts	0x0368, r24
			Bumper2_WasPressed = true;	// Set boolean Button was pressed 
    142c:	81 e0       	ldi	r24, 0x01	; 1
    142e:	80 93 b3 02 	sts	0x02B3, r24
			// Progressing......
	 		USART0_WriteString("Bumper Switch 2 Pressed \r\n");	
    1432:	88 e6       	ldi	r24, 0x68	; 104
    1434:	91 e0       	ldi	r25, 0x01	; 1
    1436:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
    143a:	35 c0       	rjmp	.+106    	; 0x14a6 <__vector_5+0x22a>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
    143c:	80 91 b3 02 	lds	r24, 0x02B3
    1440:	28 2f       	mov	r18, r24
    1442:	30 e0       	ldi	r19, 0x00	; 0
    1444:	3c 83       	std	Y+4, r19	; 0x04
    1446:	2b 83       	std	Y+3, r18	; 0x03
    1448:	80 91 68 03 	lds	r24, 0x0368
    144c:	88 2f       	mov	r24, r24
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	84 70       	andi	r24, 0x04	; 4
    1452:	90 70       	andi	r25, 0x00	; 0
    1454:	1a 82       	std	Y+2, r1	; 0x02
    1456:	00 97       	sbiw	r24, 0x00	; 0
    1458:	11 f4       	brne	.+4      	; 0x145e <__vector_5+0x1e2>
    145a:	31 e0       	ldi	r19, 0x01	; 1
    145c:	3a 83       	std	Y+2, r19	; 0x02
    145e:	80 91 6d 03 	lds	r24, 0x036D
    1462:	90 91 6e 03 	lds	r25, 0x036E
    1466:	19 82       	std	Y+1, r1	; 0x01
    1468:	85 31       	cpi	r24, 0x15	; 21
    146a:	91 05       	cpc	r25, r1
    146c:	10 f0       	brcs	.+4      	; 0x1472 <__vector_5+0x1f6>
    146e:	81 e0       	ldi	r24, 0x01	; 1
    1470:	89 83       	std	Y+1, r24	; 0x01
    1472:	8a 81       	ldd	r24, Y+2	; 0x02
    1474:	99 81       	ldd	r25, Y+1	; 0x01
    1476:	89 2b       	or	r24, r25
    1478:	88 2f       	mov	r24, r24
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	2b 81       	ldd	r18, Y+3	; 0x03
    147e:	3c 81       	ldd	r19, Y+4	; 0x04
    1480:	82 23       	and	r24, r18
    1482:	93 23       	and	r25, r19
    1484:	00 97       	sbiw	r24, 0x00	; 0
    1486:	79 f0       	breq	.+30     	; 0x14a6 <__vector_5+0x22a>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
    1488:	10 92 6e 03 	sts	0x036E, r1
    148c:	10 92 6d 03 	sts	0x036D, r1
		  	startStopwatch3();			// Start the stopwatch
    1490:	80 91 68 03 	lds	r24, 0x0368
    1494:	84 60       	ori	r24, 0x04	; 4
    1496:	80 93 68 03 	sts	0x0368, r24
			Bumper2_WasPressed = false;	// Set boolean Button was pressed 
    149a:	10 92 b3 02 	sts	0x02B3, r1
			// Progressing...... 
	 		USART0_WriteString("Bumper Switch 2 Unpressed \r\n");
    149e:	83 e8       	ldi	r24, 0x83	; 131
    14a0:	91 e0       	ldi	r25, 0x01	; 1
    14a2:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
		  }	 
	  }	// END Of BUMPER 2

  }
    14a6:	62 96       	adiw	r28, 0x12	; 18
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	78 94       	sei
    14ae:	cd bf       	out	0x3d, r28	; 61
    14b0:	cf 91       	pop	r28
    14b2:	df 91       	pop	r29
    14b4:	ff 91       	pop	r31
    14b6:	ef 91       	pop	r30
    14b8:	bf 91       	pop	r27
    14ba:	af 91       	pop	r26
    14bc:	9f 91       	pop	r25
    14be:	8f 91       	pop	r24
    14c0:	7f 91       	pop	r23
    14c2:	6f 91       	pop	r22
    14c4:	5f 91       	pop	r21
    14c6:	4f 91       	pop	r20
    14c8:	3f 91       	pop	r19
    14ca:	2f 91       	pop	r18
    14cc:	0f 90       	pop	r0
    14ce:	0f be       	out	0x3f, r0	; 63
    14d0:	0f 90       	pop	r0
    14d2:	1f 90       	pop	r1
    14d4:	18 95       	reti

000014d6 <__vector_6>:

// Interrupt PCINT16..23
ISR(PCINT2_vect)
  {
    14d6:	1f 92       	push	r1
    14d8:	0f 92       	push	r0
    14da:	0f b6       	in	r0, 0x3f	; 63
    14dc:	0f 92       	push	r0
    14de:	11 24       	eor	r1, r1
    14e0:	df 93       	push	r29
    14e2:	cf 93       	push	r28
    14e4:	cd b7       	in	r28, 0x3d	; 61
    14e6:	de b7       	in	r29, 0x3e	; 62

  }
    14e8:	cf 91       	pop	r28
    14ea:	df 91       	pop	r29
    14ec:	0f 90       	pop	r0
    14ee:	0f be       	out	0x3f, r0	; 63
    14f0:	0f 90       	pop	r0
    14f2:	1f 90       	pop	r1
    14f4:	18 95       	reti

000014f6 <I2C_InterruptEventHandler_DUMMY>:

//When an interrupt occurs on PD7, the I2C slave has new data,
//When dis happend, this function handles the interrupt.  
void I2C_InterruptEventHandler_DUMMY(){}
    14f6:	df 93       	push	r29
    14f8:	cf 93       	push	r28
    14fa:	cd b7       	in	r28, 0x3d	; 61
    14fc:	de b7       	in	r29, 0x3e	; 62
    14fe:	cf 91       	pop	r28
    1500:	df 91       	pop	r29
    1502:	08 95       	ret

00001504 <I2C_setInterruptEventHandler>:
static void (*I2C_InterruptEventHandler)() = I2C_InterruptEventHandler_DUMMY;
void I2C_setInterruptEventHandler(void (*I2C_InterruptHandler)())
  {
    1504:	df 93       	push	r29
    1506:	cf 93       	push	r28
    1508:	00 d0       	rcall	.+0      	; 0x150a <I2C_setInterruptEventHandler+0x6>
    150a:	cd b7       	in	r28, 0x3d	; 61
    150c:	de b7       	in	r29, 0x3e	; 62
    150e:	9a 83       	std	Y+2, r25	; 0x02
    1510:	89 83       	std	Y+1, r24	; 0x01
	I2C_InterruptEventHandler = I2C_InterruptHandler;
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	9a 81       	ldd	r25, Y+2	; 0x02
    1516:	90 93 a1 01 	sts	0x01A1, r25
    151a:	80 93 a0 01 	sts	0x01A0, r24
  }
    151e:	0f 90       	pop	r0
    1520:	0f 90       	pop	r0
    1522:	cf 91       	pop	r28
    1524:	df 91       	pop	r29
    1526:	08 95       	ret

00001528 <__vector_7>:


// Interrupt PCINT24..31
ISR(PCINT3_vect)
  {
    1528:	1f 92       	push	r1
    152a:	0f 92       	push	r0
    152c:	0f b6       	in	r0, 0x3f	; 63
    152e:	0f 92       	push	r0
    1530:	11 24       	eor	r1, r1
    1532:	2f 93       	push	r18
    1534:	3f 93       	push	r19
    1536:	4f 93       	push	r20
    1538:	5f 93       	push	r21
    153a:	6f 93       	push	r22
    153c:	7f 93       	push	r23
    153e:	8f 93       	push	r24
    1540:	9f 93       	push	r25
    1542:	af 93       	push	r26
    1544:	bf 93       	push	r27
    1546:	ef 93       	push	r30
    1548:	ff 93       	push	r31
    154a:	df 93       	push	r29
    154c:	cf 93       	push	r28
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
    // this code will be called anytime that PCINT31 switches 
    // (hi to lo, or lo to hi)
	// Only on the postive flank we want to call the I2C_interrupteventhandler
  	if( PIND & (1<< PIND7) )				//Check if PD7 (PCINT31) is high 
    1552:	e9 e2       	ldi	r30, 0x29	; 41
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	80 81       	ld	r24, Z
    1558:	88 23       	and	r24, r24
    155a:	2c f4       	brge	.+10     	; 0x1566 <__vector_7+0x3e>
  	  { 
		I2C_InterruptEventHandler();		// Call I2C_InterruptEventHandler 
    155c:	e0 91 a0 01 	lds	r30, 0x01A0
    1560:	f0 91 a1 01 	lds	r31, 0x01A1
    1564:	09 95       	icall
  	  }
  }
    1566:	cf 91       	pop	r28
    1568:	df 91       	pop	r29
    156a:	ff 91       	pop	r31
    156c:	ef 91       	pop	r30
    156e:	bf 91       	pop	r27
    1570:	af 91       	pop	r26
    1572:	9f 91       	pop	r25
    1574:	8f 91       	pop	r24
    1576:	7f 91       	pop	r23
    1578:	6f 91       	pop	r22
    157a:	5f 91       	pop	r21
    157c:	4f 91       	pop	r20
    157e:	3f 91       	pop	r19
    1580:	2f 91       	pop	r18
    1582:	0f 90       	pop	r0
    1584:	0f be       	out	0x3f, r0	; 63
    1586:	0f 90       	pop	r0
    1588:	1f 90       	pop	r1
    158a:	18 95       	reti

0000158c <Timer1_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Start timer0
void Timer1_Init(void)
  {
    158c:	df 93       	push	r29
    158e:	cf 93       	push	r28
    1590:	cd b7       	in	r28, 0x3d	; 61
    1592:	de b7       	in	r29, 0x3e	; 62
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
    1594:	e0 e8       	ldi	r30, 0x80	; 128
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	10 82       	st	Z, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
    159a:	e1 e8       	ldi	r30, 0x81	; 129
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	8a e0       	ldi	r24, 0x0A	; 10
    15a0:	80 83       	st	Z, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
    15a2:	e8 e8       	ldi	r30, 0x88	; 136
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	89 ef       	ldi	r24, 0xF9	; 249
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	91 83       	std	Z+1, r25	; 0x01
    15ac:	80 83       	st	Z, r24
  }
    15ae:	cf 91       	pop	r28
    15b0:	df 91       	pop	r29
    15b2:	08 95       	ret

000015b4 <Timer1_Start>:


// Start timer1
void Timer1_Start(void)
  {
    15b4:	df 93       	push	r29
    15b6:	cf 93       	push	r28
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
    15bc:	ef e6       	ldi	r30, 0x6F	; 111
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	82 e0       	ldi	r24, 0x02	; 2
    15c2:	80 83       	st	Z, r24
	// Set Interrupt enable
	sei();
    15c4:	78 94       	sei
  }
    15c6:	cf 91       	pop	r28
    15c8:	df 91       	pop	r29
    15ca:	08 95       	ret

000015cc <__vector_13>:
volatile uint16_t delay_timer;
volatile uint8_t ms_timer;
volatile stopwatches_t stopwatches;
// Timer1 Compare match Interrupt Service Routine
ISR(TIMER1_COMPA_vect)
  {
    15cc:	1f 92       	push	r1
    15ce:	0f 92       	push	r0
    15d0:	0f b6       	in	r0, 0x3f	; 63
    15d2:	0f 92       	push	r0
    15d4:	11 24       	eor	r1, r1
    15d6:	8f 93       	push	r24
    15d8:	9f 93       	push	r25
    15da:	df 93       	push	r29
    15dc:	cf 93       	push	r28
    15de:	00 d0       	rcall	.+0      	; 0x15e0 <__vector_13+0x14>
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
  	delay_timer++;
    15e4:	80 91 79 03 	lds	r24, 0x0379
    15e8:	90 91 7a 03 	lds	r25, 0x037A
    15ec:	01 96       	adiw	r24, 0x01	; 1
    15ee:	90 93 7a 03 	sts	0x037A, r25
    15f2:	80 93 79 03 	sts	0x0379, r24

	if(ms_timer++ >= 10) // 10 * 100s = 1ms
    15f6:	80 91 7b 03 	lds	r24, 0x037B
    15fa:	8a 83       	std	Y+2, r24	; 0x02
    15fc:	19 82       	std	Y+1, r1	; 0x01
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	8a 30       	cpi	r24, 0x0A	; 10
    1602:	10 f0       	brcs	.+4      	; 0x1608 <__vector_13+0x3c>
    1604:	81 e0       	ldi	r24, 0x01	; 1
    1606:	89 83       	std	Y+1, r24	; 0x01
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	8f 5f       	subi	r24, 0xFF	; 255
    160c:	80 93 7b 03 	sts	0x037B, r24
    1610:	89 81       	ldd	r24, Y+1	; 0x01
    1612:	88 23       	and	r24, r24
    1614:	09 f4       	brne	.+2      	; 0x1618 <__vector_13+0x4c>
    1616:	86 c0       	rjmp	.+268    	; 0x1724 <__vector_13+0x158>
	  { 
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    1618:	80 91 68 03 	lds	r24, 0x0368
    161c:	88 2f       	mov	r24, r24
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	81 70       	andi	r24, 0x01	; 1
    1622:	90 70       	andi	r25, 0x00	; 0
    1624:	88 23       	and	r24, r24
    1626:	49 f0       	breq	.+18     	; 0x163a <__vector_13+0x6e>
			stopwatches.watch1++;
    1628:	80 91 69 03 	lds	r24, 0x0369
    162c:	90 91 6a 03 	lds	r25, 0x036A
    1630:	01 96       	adiw	r24, 0x01	; 1
    1632:	90 93 6a 03 	sts	0x036A, r25
    1636:	80 93 69 03 	sts	0x0369, r24
		if(stopwatches.watches & STOPWATCH2)
    163a:	80 91 68 03 	lds	r24, 0x0368
    163e:	88 2f       	mov	r24, r24
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	82 70       	andi	r24, 0x02	; 2
    1644:	90 70       	andi	r25, 0x00	; 0
    1646:	00 97       	sbiw	r24, 0x00	; 0
    1648:	49 f0       	breq	.+18     	; 0x165c <__vector_13+0x90>
			stopwatches.watch2++;
    164a:	80 91 6b 03 	lds	r24, 0x036B
    164e:	90 91 6c 03 	lds	r25, 0x036C
    1652:	01 96       	adiw	r24, 0x01	; 1
    1654:	90 93 6c 03 	sts	0x036C, r25
    1658:	80 93 6b 03 	sts	0x036B, r24
		if(stopwatches.watches & STOPWATCH3)
    165c:	80 91 68 03 	lds	r24, 0x0368
    1660:	88 2f       	mov	r24, r24
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	84 70       	andi	r24, 0x04	; 4
    1666:	90 70       	andi	r25, 0x00	; 0
    1668:	00 97       	sbiw	r24, 0x00	; 0
    166a:	49 f0       	breq	.+18     	; 0x167e <__vector_13+0xb2>
			stopwatches.watch3++;
    166c:	80 91 6d 03 	lds	r24, 0x036D
    1670:	90 91 6e 03 	lds	r25, 0x036E
    1674:	01 96       	adiw	r24, 0x01	; 1
    1676:	90 93 6e 03 	sts	0x036E, r25
    167a:	80 93 6d 03 	sts	0x036D, r24
		if(stopwatches.watches & STOPWATCH4)
    167e:	80 91 68 03 	lds	r24, 0x0368
    1682:	88 2f       	mov	r24, r24
    1684:	90 e0       	ldi	r25, 0x00	; 0
    1686:	88 70       	andi	r24, 0x08	; 8
    1688:	90 70       	andi	r25, 0x00	; 0
    168a:	00 97       	sbiw	r24, 0x00	; 0
    168c:	49 f0       	breq	.+18     	; 0x16a0 <__vector_13+0xd4>
			stopwatches.watch4++;
    168e:	80 91 6f 03 	lds	r24, 0x036F
    1692:	90 91 70 03 	lds	r25, 0x0370
    1696:	01 96       	adiw	r24, 0x01	; 1
    1698:	90 93 70 03 	sts	0x0370, r25
    169c:	80 93 6f 03 	sts	0x036F, r24
		if(stopwatches.watches & STOPWATCH5)
    16a0:	80 91 68 03 	lds	r24, 0x0368
    16a4:	88 2f       	mov	r24, r24
    16a6:	90 e0       	ldi	r25, 0x00	; 0
    16a8:	80 71       	andi	r24, 0x10	; 16
    16aa:	90 70       	andi	r25, 0x00	; 0
    16ac:	00 97       	sbiw	r24, 0x00	; 0
    16ae:	49 f0       	breq	.+18     	; 0x16c2 <__vector_13+0xf6>
			stopwatches.watch5++;
    16b0:	80 91 71 03 	lds	r24, 0x0371
    16b4:	90 91 72 03 	lds	r25, 0x0372
    16b8:	01 96       	adiw	r24, 0x01	; 1
    16ba:	90 93 72 03 	sts	0x0372, r25
    16be:	80 93 71 03 	sts	0x0371, r24
		if(stopwatches.watches & STOPWATCH6)
    16c2:	80 91 68 03 	lds	r24, 0x0368
    16c6:	88 2f       	mov	r24, r24
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	80 72       	andi	r24, 0x20	; 32
    16cc:	90 70       	andi	r25, 0x00	; 0
    16ce:	00 97       	sbiw	r24, 0x00	; 0
    16d0:	49 f0       	breq	.+18     	; 0x16e4 <__vector_13+0x118>
			stopwatches.watch6++;
    16d2:	80 91 73 03 	lds	r24, 0x0373
    16d6:	90 91 74 03 	lds	r25, 0x0374
    16da:	01 96       	adiw	r24, 0x01	; 1
    16dc:	90 93 74 03 	sts	0x0374, r25
    16e0:	80 93 73 03 	sts	0x0373, r24
		if(stopwatches.watches & STOPWATCH7)
    16e4:	80 91 68 03 	lds	r24, 0x0368
    16e8:	88 2f       	mov	r24, r24
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	80 74       	andi	r24, 0x40	; 64
    16ee:	90 70       	andi	r25, 0x00	; 0
    16f0:	00 97       	sbiw	r24, 0x00	; 0
    16f2:	49 f0       	breq	.+18     	; 0x1706 <__vector_13+0x13a>
			stopwatches.watch7++;
    16f4:	80 91 75 03 	lds	r24, 0x0375
    16f8:	90 91 76 03 	lds	r25, 0x0376
    16fc:	01 96       	adiw	r24, 0x01	; 1
    16fe:	90 93 76 03 	sts	0x0376, r25
    1702:	80 93 75 03 	sts	0x0375, r24
		if(stopwatches.watches & STOPWATCH8)
    1706:	80 91 68 03 	lds	r24, 0x0368
    170a:	88 23       	and	r24, r24
    170c:	4c f4       	brge	.+18     	; 0x1720 <__vector_13+0x154>
			stopwatches.watch8++;
    170e:	80 91 77 03 	lds	r24, 0x0377
    1712:	90 91 78 03 	lds	r25, 0x0378
    1716:	01 96       	adiw	r24, 0x01	; 1
    1718:	90 93 78 03 	sts	0x0378, r25
    171c:	80 93 77 03 	sts	0x0377, r24

		ms_timer=0;
    1720:	10 92 7b 03 	sts	0x037B, r1
	  }
  } 
    1724:	0f 90       	pop	r0
    1726:	0f 90       	pop	r0
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	9f 91       	pop	r25
    172e:	8f 91       	pop	r24
    1730:	0f 90       	pop	r0
    1732:	0f be       	out	0x3f, r0	; 63
    1734:	0f 90       	pop	r0
    1736:	1f 90       	pop	r1
    1738:	18 95       	reti

0000173a <sleep>:
// 		msleep(100); // delay 100 * 1ms = 100ms 
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
    173a:	df 93       	push	r29
    173c:	cf 93       	push	r28
    173e:	0f 92       	push	r0
    1740:	cd b7       	in	r28, 0x3d	; 61
    1742:	de b7       	in	r29, 0x3e	; 62
    1744:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    1746:	10 92 7a 03 	sts	0x037A, r1
    174a:	10 92 79 03 	sts	0x0379, r1
    174e:	89 81       	ldd	r24, Y+1	; 0x01
    1750:	28 2f       	mov	r18, r24
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	80 91 79 03 	lds	r24, 0x0379
    1758:	90 91 7a 03 	lds	r25, 0x037A
    175c:	82 17       	cp	r24, r18
    175e:	93 07       	cpc	r25, r19
    1760:	b0 f3       	brcs	.-20     	; 0x174e <sleep+0x14>
  }
    1762:	0f 90       	pop	r0
    1764:	cf 91       	pop	r28
    1766:	df 91       	pop	r29
    1768:	08 95       	ret

0000176a <mSleep>:


void mSleep(uint16_t time)
  {
    176a:	df 93       	push	r29
    176c:	cf 93       	push	r28
    176e:	00 d0       	rcall	.+0      	; 0x1770 <mSleep+0x6>
    1770:	0f 92       	push	r0
    1772:	cd b7       	in	r28, 0x3d	; 61
    1774:	de b7       	in	r29, 0x3e	; 62
    1776:	9a 83       	std	Y+2, r25	; 0x02
    1778:	89 83       	std	Y+1, r24	; 0x01
    177a:	03 c0       	rjmp	.+6      	; 0x1782 <mSleep+0x18>
	while (time--) sleep(10);
    177c:	8a e0       	ldi	r24, 0x0A	; 10
    177e:	0e 94 9d 0b 	call	0x173a	; 0x173a <sleep>
    1782:	1b 82       	std	Y+3, r1	; 0x03
    1784:	89 81       	ldd	r24, Y+1	; 0x01
    1786:	9a 81       	ldd	r25, Y+2	; 0x02
    1788:	00 97       	sbiw	r24, 0x00	; 0
    178a:	11 f0       	breq	.+4      	; 0x1790 <mSleep+0x26>
    178c:	81 e0       	ldi	r24, 0x01	; 1
    178e:	8b 83       	std	Y+3, r24	; 0x03
    1790:	89 81       	ldd	r24, Y+1	; 0x01
    1792:	9a 81       	ldd	r25, Y+2	; 0x02
    1794:	01 97       	sbiw	r24, 0x01	; 1
    1796:	9a 83       	std	Y+2, r25	; 0x02
    1798:	89 83       	std	Y+1, r24	; 0x01
    179a:	8b 81       	ldd	r24, Y+3	; 0x03
    179c:	88 23       	and	r24, r24
    179e:	71 f7       	brne	.-36     	; 0x177c <mSleep+0x12>
  }
    17a0:	0f 90       	pop	r0
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	cf 91       	pop	r28
    17a8:	df 91       	pop	r29
    17aa:	08 95       	ret

000017ac <WT_Main_Init_All>:
//	Init																			//
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WT_Main_Init_All (void)
  {
    17ac:	df 93       	push	r29
    17ae:	cf 93       	push	r28
    17b0:	cd b7       	in	r28, 0x3d	; 61
    17b2:	de b7       	in	r29, 0x3e	; 62
	portInit();					//Instellen Input Outputs
    17b4:	e2 e2       	ldi	r30, 0x22	; 34
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	10 82       	st	Z, r1
    17ba:	e5 e2       	ldi	r30, 0x25	; 37
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	8b e1       	ldi	r24, 0x1B	; 27
    17c0:	80 83       	st	Z, r24
    17c2:	e8 e2       	ldi	r30, 0x28	; 40
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	8c ef       	ldi	r24, 0xFC	; 252
    17c8:	80 83       	st	Z, r24
    17ca:	eb e2       	ldi	r30, 0x2B	; 43
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	81 e7       	ldi	r24, 0x71	; 113
    17d0:	80 83       	st	Z, r24
    17d2:	e1 e2       	ldi	r30, 0x21	; 33
    17d4:	f0 e0       	ldi	r31, 0x00	; 0
    17d6:	10 82       	st	Z, r1
    17d8:	e4 e2       	ldi	r30, 0x24	; 36
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	8b eb       	ldi	r24, 0xBB	; 187
    17de:	80 83       	st	Z, r24
    17e0:	e7 e2       	ldi	r30, 0x27	; 39
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	80 ec       	ldi	r24, 0xC0	; 192
    17e6:	80 83       	st	Z, r24
    17e8:	ea e2       	ldi	r30, 0x2A	; 42
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	8a e7       	ldi	r24, 0x7A	; 122
    17ee:	80 83       	st	Z, r24

	USART0_Init(9600);			//Init USART0 
    17f0:	60 e8       	ldi	r22, 0x80	; 128
    17f2:	75 e2       	ldi	r23, 0x25	; 37
    17f4:	80 e0       	ldi	r24, 0x00	; 0
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	0e 94 a1 10 	call	0x2142	; 0x2142 <USART0_Init>

	USART1_Init(9600);			//Init USART1
    17fc:	60 e8       	ldi	r22, 0x80	; 128
    17fe:	75 e2       	ldi	r23, 0x25	; 37
    1800:	80 e0       	ldi	r24, 0x00	; 0
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	0e 94 f9 10 	call	0x21f2	; 0x21f2 <USART1_Init>

	APC220_SET_1;				// Enable the SetLine
    1808:	ab e2       	ldi	r26, 0x2B	; 43
    180a:	b0 e0       	ldi	r27, 0x00	; 0
    180c:	eb e2       	ldi	r30, 0x2B	; 43
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	80 81       	ld	r24, Z
    1812:	80 61       	ori	r24, 0x10	; 16
    1814:	8c 93       	st	X, r24
	
	Timer1_Init();				// Init Timer 1
    1816:	0e 94 c6 0a 	call	0x158c	; 0x158c <Timer1_Init>

	ADC_Init();					// ADC Init
    181a:	0e 94 20 06 	call	0xc40	; 0xc40 <ADC_Init>

	PCI_Init();					// Pin Change Interrupt init
    181e:	0e 94 cb 08 	call	0x1196	; 0x1196 <PCI_Init>

	Timer1_Start();				// Start Timer 1
    1822:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <Timer1_Start>

	sei();						// Interrupt Enable 
    1826:	78 94       	sei
  }
    1828:	cf 91       	pop	r28
    182a:	df 91       	pop	r29
    182c:	08 95       	ret

0000182e <__I2CTWI_initMaster>:
// to call this first before you use the TWI interface!
// Example: 
// __I2CTWI_initMaster(32); // I2C Master mode with 250 kHz SCL frequency

void __I2CTWI_initMaster(uint8_t twi_bitrate)
{
    182e:	df 93       	push	r29
    1830:	cf 93       	push	r28
    1832:	0f 92       	push	r0
    1834:	cd b7       	in	r28, 0x3d	; 61
    1836:	de b7       	in	r29, 0x3e	; 62
    1838:	89 83       	std	Y+1, r24	; 0x01
	cli();
    183a:	f8 94       	cli
	TWBR = twi_bitrate;
    183c:	e8 eb       	ldi	r30, 0xB8	; 184
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	89 81       	ldd	r24, Y+1	; 0x01
    1842:	80 83       	st	Z, r24
	TWSR = 0x00;      // DO NOT USE PRESCALER! Otherwise you need to mask the
    1844:	e9 eb       	ldi	r30, 0xB9	; 185
    1846:	f0 e0       	ldi	r31, 0x00	; 0
    1848:	10 82       	st	Z, r1
	TWDR = 0xFF;      // TWSR Prescaler bits everywhere TWSR is read!  	      
    184a:	eb eb       	ldi	r30, 0xBB	; 187
    184c:	f0 e0       	ldi	r31, 0x00	; 0
    184e:	8f ef       	ldi	r24, 0xFF	; 255
    1850:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    1852:	ec eb       	ldi	r30, 0xBC	; 188
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	84 e0       	ldi	r24, 0x04	; 4
    1858:	80 83       	st	Z, r24
	TWI_statusReg.lastTransOK = 1;
    185a:	80 91 b4 02 	lds	r24, 0x02B4
    185e:	81 60       	ori	r24, 0x01	; 1
    1860:	80 93 b4 02 	sts	0x02B4, r24
    sei();                      
    1864:	78 94       	sei
}
    1866:	0f 90       	pop	r0
    1868:	cf 91       	pop	r28
    186a:	df 91       	pop	r29
    186c:	08 95       	ret

0000186e <I2CTWI_requestedDataReady_DUMMY>:
//	TWI Event handlers																//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// These functions are used to receive Data or react on errors.

void I2CTWI_requestedDataReady_DUMMY(uint8_t requestID){}
    186e:	df 93       	push	r29
    1870:	cf 93       	push	r28
    1872:	0f 92       	push	r0
    1874:	cd b7       	in	r28, 0x3d	; 61
    1876:	de b7       	in	r29, 0x3e	; 62
    1878:	89 83       	std	Y+1, r24	; 0x01
    187a:	0f 90       	pop	r0
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	08 95       	ret

00001882 <I2CTWI_setRequestedDataReadyHandler>:
static void (*I2CTWI_requestedDataReadyHandler)(uint8_t) = I2CTWI_requestedDataReady_DUMMY;
void I2CTWI_setRequestedDataReadyHandler(void (*requestedDataReadyHandler)(uint8_t))
  {
    1882:	df 93       	push	r29
    1884:	cf 93       	push	r28
    1886:	00 d0       	rcall	.+0      	; 0x1888 <I2CTWI_setRequestedDataReadyHandler+0x6>
    1888:	cd b7       	in	r28, 0x3d	; 61
    188a:	de b7       	in	r29, 0x3e	; 62
    188c:	9a 83       	std	Y+2, r25	; 0x02
    188e:	89 83       	std	Y+1, r24	; 0x01
	I2CTWI_requestedDataReadyHandler = requestedDataReadyHandler;
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	9a 81       	ldd	r25, Y+2	; 0x02
    1894:	90 93 a3 01 	sts	0x01A3, r25
    1898:	80 93 a2 01 	sts	0x01A2, r24
  }
    189c:	0f 90       	pop	r0
    189e:	0f 90       	pop	r0
    18a0:	cf 91       	pop	r28
    18a2:	df 91       	pop	r29
    18a4:	08 95       	ret

000018a6 <I2CTWI_transmissionError_DUMMY>:

void I2CTWI_transmissionError_DUMMY(uint8_t requestID){}
    18a6:	df 93       	push	r29
    18a8:	cf 93       	push	r28
    18aa:	0f 92       	push	r0
    18ac:	cd b7       	in	r28, 0x3d	; 61
    18ae:	de b7       	in	r29, 0x3e	; 62
    18b0:	89 83       	std	Y+1, r24	; 0x01
    18b2:	0f 90       	pop	r0
    18b4:	cf 91       	pop	r28
    18b6:	df 91       	pop	r29
    18b8:	08 95       	ret

000018ba <I2CTWI_setTransmissionErrorHandler>:
static void (*I2CTWI_transmissionErrorHandler)(uint8_t) = I2CTWI_transmissionError_DUMMY;
void I2CTWI_setTransmissionErrorHandler(void (*transmissionErrorHandler)(uint8_t))
  {
    18ba:	df 93       	push	r29
    18bc:	cf 93       	push	r28
    18be:	00 d0       	rcall	.+0      	; 0x18c0 <I2CTWI_setTransmissionErrorHandler+0x6>
    18c0:	cd b7       	in	r28, 0x3d	; 61
    18c2:	de b7       	in	r29, 0x3e	; 62
    18c4:	9a 83       	std	Y+2, r25	; 0x02
    18c6:	89 83       	std	Y+1, r24	; 0x01
	I2CTWI_transmissionErrorHandler = transmissionErrorHandler;
    18c8:	89 81       	ldd	r24, Y+1	; 0x01
    18ca:	9a 81       	ldd	r25, Y+2	; 0x02
    18cc:	90 93 a5 01 	sts	0x01A5, r25
    18d0:	80 93 a4 01 	sts	0x01A4, r24
  }
    18d4:	0f 90       	pop	r0
    18d6:	0f 90       	pop	r0
    18d8:	cf 91       	pop	r28
    18da:	df 91       	pop	r29
    18dc:	08 95       	ret

000018de <I2CTWI_delay>:
//////////////////////////////////////////////////////////////////////////////////////
// A small delay that is required between some transfers. Without this delay
// the transmission may fail.

void I2CTWI_delay(void)
  {
    18de:	df 93       	push	r29
    18e0:	cf 93       	push	r28
    18e2:	00 d0       	rcall	.+0      	; 0x18e4 <I2CTWI_delay+0x6>
    18e4:	0f 92       	push	r0
    18e6:	cd b7       	in	r28, 0x3d	; 61
    18e8:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t dly = 150;
    18ea:	86 e9       	ldi	r24, 0x96	; 150
    18ec:	89 83       	std	Y+1, r24	; 0x01
	while(dly--);
    18ee:	89 81       	ldd	r24, Y+1	; 0x01
    18f0:	8a 83       	std	Y+2, r24	; 0x02
    18f2:	8a 81       	ldd	r24, Y+2	; 0x02
    18f4:	8b 83       	std	Y+3, r24	; 0x03
    18f6:	8b 81       	ldd	r24, Y+3	; 0x03
    18f8:	88 23       	and	r24, r24
    18fa:	11 f0       	breq	.+4      	; 0x1900 <I2CTWI_delay+0x22>
    18fc:	81 e0       	ldi	r24, 0x01	; 1
    18fe:	8b 83       	std	Y+3, r24	; 0x03
    1900:	9b 81       	ldd	r25, Y+3	; 0x03
    1902:	8a 81       	ldd	r24, Y+2	; 0x02
    1904:	81 50       	subi	r24, 0x01	; 1
    1906:	89 83       	std	Y+1, r24	; 0x01
    1908:	99 23       	and	r25, r25
    190a:	89 f7       	brne	.-30     	; 0x18ee <I2CTWI_delay+0x10>
  }
    190c:	0f 90       	pop	r0
    190e:	0f 90       	pop	r0
    1910:	0f 90       	pop	r0
    1912:	cf 91       	pop	r28
    1914:	df 91       	pop	r29
    1916:	08 95       	ret

00001918 <task_I2CTWI>:

// You have to call this functions frequently out of the
// main loop. It calls the event handlers above automatically if data has been received.

void task_I2CTWI(void)
  {
    1918:	df 93       	push	r29
    191a:	cf 93       	push	r28
    191c:	0f 92       	push	r0
    191e:	cd b7       	in	r28, 0x3d	; 61
    1920:	de b7       	in	r29, 0x3e	; 62
	if (!I2CTWI_isBusy()) 
    1922:	ec eb       	ldi	r30, 0xBC	; 188
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	88 2f       	mov	r24, r24
    192a:	90 e0       	ldi	r25, 0x00	; 0
    192c:	81 70       	andi	r24, 0x01	; 1
    192e:	90 70       	andi	r25, 0x00	; 0
    1930:	00 97       	sbiw	r24, 0x00	; 0
    1932:	09 f0       	breq	.+2      	; 0x1936 <task_I2CTWI+0x1e>
    1934:	78 c0       	rjmp	.+240    	; 0x1a26 <task_I2CTWI+0x10e>
	  {
		if (TWI_statusReg.lastTransOK) 
    1936:	80 91 b4 02 	lds	r24, 0x02B4
    193a:	81 70       	andi	r24, 0x01	; 1
    193c:	88 23       	and	r24, r24
    193e:	09 f4       	brne	.+2      	; 0x1942 <task_I2CTWI+0x2a>
    1940:	57 c0       	rjmp	.+174    	; 0x19f0 <task_I2CTWI+0xd8>
		  {
			if(TWI_operation) 
    1942:	80 91 bb 02 	lds	r24, 0x02BB
    1946:	88 23       	and	r24, r24
    1948:	09 f4       	brne	.+2      	; 0x194c <task_I2CTWI+0x34>
    194a:	6d c0       	rjmp	.+218    	; 0x1a26 <task_I2CTWI+0x10e>
			  {
				if(TWI_operation == I2CTWI_SEND_REGISTER) 
    194c:	80 91 bb 02 	lds	r24, 0x02BB
    1950:	81 30       	cpi	r24, 0x01	; 1
    1952:	b9 f4       	brne	.+46     	; 0x1982 <task_I2CTWI+0x6a>
				  {
					I2CTWI_delay();
    1954:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
					TWI_msgSize = 2;
    1958:	82 e0       	ldi	r24, 0x02	; 2
    195a:	80 93 fd 02 	sts	0x02FD, r24
					I2CTWI_buf[0] = I2CTWI_request_adr;
    195e:	80 91 b6 02 	lds	r24, 0x02B6
    1962:	80 93 bd 02 	sts	0x02BD, r24
					I2CTWI_buf[1] = I2CTWI_request_reg;
    1966:	80 91 b7 02 	lds	r24, 0x02B7
    196a:	80 93 be 02 	sts	0x02BE, r24
					TWI_statusReg.all = 0;
    196e:	10 92 b4 02 	sts	0x02B4, r1
					TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1972:	ec eb       	ldi	r30, 0xBC	; 188
    1974:	f0 e0       	ldi	r31, 0x00	; 0
    1976:	85 ea       	ldi	r24, 0xA5	; 165
    1978:	80 83       	st	Z, r24
					TWI_operation = I2CTWI_REQUEST_BYTES;
    197a:	82 e0       	ldi	r24, 0x02	; 2
    197c:	80 93 bb 02 	sts	0x02BB, r24
    1980:	52 c0       	rjmp	.+164    	; 0x1a26 <task_I2CTWI+0x10e>
				  }
				else if (TWI_operation == I2CTWI_REQUEST_BYTES) 
    1982:	80 91 bb 02 	lds	r24, 0x02BB
    1986:	82 30       	cpi	r24, 0x02	; 2
    1988:	d9 f4       	brne	.+54     	; 0x19c0 <task_I2CTWI+0xa8>
				  {
					I2CTWI_delay();
    198a:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
					TWI_msgSize = I2CTWI_request_size + 1;
    198e:	80 91 b8 02 	lds	r24, 0x02B8
    1992:	8f 5f       	subi	r24, 0xFF	; 255
    1994:	80 93 fd 02 	sts	0x02FD, r24
					I2CTWI_request_adr = I2CTWI_request_adr | TWI_READ;
    1998:	80 91 b6 02 	lds	r24, 0x02B6
    199c:	81 60       	ori	r24, 0x01	; 1
    199e:	80 93 b6 02 	sts	0x02B6, r24
					I2CTWI_buf[0]  = I2CTWI_request_adr | TWI_READ; 
    19a2:	80 91 b6 02 	lds	r24, 0x02B6
    19a6:	81 60       	ori	r24, 0x01	; 1
    19a8:	80 93 bd 02 	sts	0x02BD, r24
					TWI_statusReg.all = 0;
    19ac:	10 92 b4 02 	sts	0x02B4, r1
					TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);	
    19b0:	ec eb       	ldi	r30, 0xBC	; 188
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	85 ea       	ldi	r24, 0xA5	; 165
    19b6:	80 83       	st	Z, r24
					TWI_operation = I2CTWI_READ_BYTES_FROM_BUFFER;
    19b8:	83 e0       	ldi	r24, 0x03	; 3
    19ba:	80 93 bb 02 	sts	0x02BB, r24
    19be:	33 c0       	rjmp	.+102    	; 0x1a26 <task_I2CTWI+0x10e>
				  }
				else if (TWI_operation == I2CTWI_READ_BYTES_FROM_BUFFER) 
    19c0:	80 91 bb 02 	lds	r24, 0x02BB
    19c4:	83 30       	cpi	r24, 0x03	; 3
    19c6:	79 f5       	brne	.+94     	; 0x1a26 <task_I2CTWI+0x10e>
				  { 
					TWI_operation = I2CTWI_NO_OPERATION;
    19c8:	10 92 bb 02 	sts	0x02BB, r1
					if(I2CTWI_requestID!=-1)
    19cc:	80 91 b9 02 	lds	r24, 0x02B9
    19d0:	90 91 ba 02 	lds	r25, 0x02BA
    19d4:	2f ef       	ldi	r18, 0xFF	; 255
    19d6:	8f 3f       	cpi	r24, 0xFF	; 255
    19d8:	92 07       	cpc	r25, r18
    19da:	29 f1       	breq	.+74     	; 0x1a26 <task_I2CTWI+0x10e>
					  {
						I2CTWI_requestedDataReadyHandler(I2CTWI_requestID);
    19dc:	e0 91 a2 01 	lds	r30, 0x01A2
    19e0:	f0 91 a3 01 	lds	r31, 0x01A3
    19e4:	80 91 b9 02 	lds	r24, 0x02B9
    19e8:	90 91 ba 02 	lds	r25, 0x02BA
    19ec:	09 95       	icall
    19ee:	1b c0       	rjmp	.+54     	; 0x1a26 <task_I2CTWI+0x10e>
				  }
			  }
		  }
		else 
		  {
			uint8_t errState = I2CTWI_getState();
    19f0:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <I2CTWI_getState>
    19f4:	89 83       	std	Y+1, r24	; 0x01
			if(errState != 0) 
    19f6:	89 81       	ldd	r24, Y+1	; 0x01
    19f8:	88 23       	and	r24, r24
    19fa:	a9 f0       	breq	.+42     	; 0x1a26 <task_I2CTWI+0x10e>
			  {
				TWI_operation = I2CTWI_NO_OPERATION;
    19fc:	10 92 bb 02 	sts	0x02BB, r1
				TWI_statusReg.lastTransOK = 1;
    1a00:	80 91 b4 02 	lds	r24, 0x02B4
    1a04:	81 60       	ori	r24, 0x01	; 1
    1a06:	80 93 b4 02 	sts	0x02B4, r24
				I2CTWI_request_adr = 0;
    1a0a:	10 92 b6 02 	sts	0x02B6, r1
				I2CTWI_requestID = 0;
    1a0e:	10 92 ba 02 	sts	0x02BA, r1
    1a12:	10 92 b9 02 	sts	0x02B9, r1
				I2CTWI_request_size = 0;
    1a16:	10 92 b8 02 	sts	0x02B8, r1
				I2CTWI_transmissionErrorHandler(errState);
    1a1a:	e0 91 a4 01 	lds	r30, 0x01A4
    1a1e:	f0 91 a5 01 	lds	r31, 0x01A5
    1a22:	89 81       	ldd	r24, Y+1	; 0x01
    1a24:	09 95       	icall
			  }
		  }
	  }
  }
    1a26:	0f 90       	pop	r0
    1a28:	cf 91       	pop	r28
    1a2a:	df 91       	pop	r29
    1a2c:	08 95       	ret

00001a2e <I2CTWI_requestDataFromDevice>:
// Requests a number of Bytes from the target device. You need to set a requestID 
// to be able to identify the request after the data has been received and the 
// "requestedDataReady" event handler is called.

void I2CTWI_requestDataFromDevice(uint8_t targetAdr, uint8_t requestID, uint8_t numberOfBytes)
  {	
    1a2e:	df 93       	push	r29
    1a30:	cf 93       	push	r28
    1a32:	00 d0       	rcall	.+0      	; 0x1a34 <I2CTWI_requestDataFromDevice+0x6>
    1a34:	0f 92       	push	r0
    1a36:	cd b7       	in	r28, 0x3d	; 61
    1a38:	de b7       	in	r29, 0x3e	; 62
    1a3a:	89 83       	std	Y+1, r24	; 0x01
    1a3c:	6a 83       	std	Y+2, r22	; 0x02
    1a3e:	4b 83       	std	Y+3, r20	; 0x03
    1a40:	02 c0       	rjmp	.+4      	; 0x1a46 <I2CTWI_requestDataFromDevice+0x18>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1a42:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1a46:	ec eb       	ldi	r30, 0xBC	; 188
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	80 81       	ld	r24, Z
    1a4c:	88 2f       	mov	r24, r24
    1a4e:	90 e0       	ldi	r25, 0x00	; 0
    1a50:	81 70       	andi	r24, 0x01	; 1
    1a52:	90 70       	andi	r25, 0x00	; 0
    1a54:	88 23       	and	r24, r24
    1a56:	a9 f7       	brne	.-22     	; 0x1a42 <I2CTWI_requestDataFromDevice+0x14>
    1a58:	80 91 bb 02 	lds	r24, 0x02BB
    1a5c:	88 23       	and	r24, r24
    1a5e:	89 f7       	brne	.-30     	; 0x1a42 <I2CTWI_requestDataFromDevice+0x14>
	TWI_operation = I2CTWI_REQUEST_BYTES;
    1a60:	82 e0       	ldi	r24, 0x02	; 2
    1a62:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
    1a66:	89 81       	ldd	r24, Y+1	; 0x01
    1a68:	80 93 b6 02 	sts	0x02B6, r24
	I2CTWI_requestID = (int16_t)requestID;
    1a6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6e:	88 2f       	mov	r24, r24
    1a70:	90 e0       	ldi	r25, 0x00	; 0
    1a72:	90 93 ba 02 	sts	0x02BA, r25
    1a76:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_size = numberOfBytes;
    1a7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7c:	80 93 b8 02 	sts	0x02B8, r24
  }
    1a80:	0f 90       	pop	r0
    1a82:	0f 90       	pop	r0
    1a84:	0f 90       	pop	r0
    1a86:	cf 91       	pop	r28
    1a88:	df 91       	pop	r29
    1a8a:	08 95       	ret

00001a8c <I2CTWI_requestRegisterFromDevice>:
// that has to be read and transmits the register number before! 
// This is neccessary for the reaction on interrupt requests of slave devices as this
// function is non-blocking and thus very well suited for calls directly from ISRs. 

void I2CTWI_requestRegisterFromDevice(uint8_t targetAdr, uint8_t requestID, uint8_t reg, uint8_t numberOfBytes)
  {	
    1a8c:	df 93       	push	r29
    1a8e:	cf 93       	push	r28
    1a90:	00 d0       	rcall	.+0      	; 0x1a92 <I2CTWI_requestRegisterFromDevice+0x6>
    1a92:	00 d0       	rcall	.+0      	; 0x1a94 <I2CTWI_requestRegisterFromDevice+0x8>
    1a94:	cd b7       	in	r28, 0x3d	; 61
    1a96:	de b7       	in	r29, 0x3e	; 62
    1a98:	89 83       	std	Y+1, r24	; 0x01
    1a9a:	6a 83       	std	Y+2, r22	; 0x02
    1a9c:	4b 83       	std	Y+3, r20	; 0x03
    1a9e:	2c 83       	std	Y+4, r18	; 0x04
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <I2CTWI_requestRegisterFromDevice+0x1a>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1aa2:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1aa6:	ec eb       	ldi	r30, 0xBC	; 188
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	88 2f       	mov	r24, r24
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	81 70       	andi	r24, 0x01	; 1
    1ab2:	90 70       	andi	r25, 0x00	; 0
    1ab4:	88 23       	and	r24, r24
    1ab6:	a9 f7       	brne	.-22     	; 0x1aa2 <I2CTWI_requestRegisterFromDevice+0x16>
    1ab8:	80 91 bb 02 	lds	r24, 0x02BB
    1abc:	88 23       	and	r24, r24
    1abe:	89 f7       	brne	.-30     	; 0x1aa2 <I2CTWI_requestRegisterFromDevice+0x16>
	TWI_operation = I2CTWI_SEND_REGISTER;
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_requestID = (int16_t)requestID;
    1ac6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac8:	88 2f       	mov	r24, r24
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	90 93 ba 02 	sts	0x02BA, r25
    1ad0:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_adr = targetAdr;
    1ad4:	89 81       	ldd	r24, Y+1	; 0x01
    1ad6:	80 93 b6 02 	sts	0x02B6, r24
	I2CTWI_request_reg = reg;
    1ada:	8b 81       	ldd	r24, Y+3	; 0x03
    1adc:	80 93 b7 02 	sts	0x02B7, r24
	I2CTWI_request_size = numberOfBytes;
    1ae0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ae2:	80 93 b8 02 	sts	0x02B8, r24
  }
    1ae6:	0f 90       	pop	r0
    1ae8:	0f 90       	pop	r0
    1aea:	0f 90       	pop	r0
    1aec:	0f 90       	pop	r0
    1aee:	cf 91       	pop	r28
    1af0:	df 91       	pop	r29
    1af2:	08 95       	ret

00001af4 <I2CTWI_getReceivedData>:
// with the msgSize parameter.
// It does not make sense to use this function anywhere else as you 
// can not guarantee what is in the reception buffer...

void I2CTWI_getReceivedData(uint8_t *msg, uint8_t msgSize)
  {
    1af4:	df 93       	push	r29
    1af6:	cf 93       	push	r28
    1af8:	00 d0       	rcall	.+0      	; 0x1afa <I2CTWI_getReceivedData+0x6>
    1afa:	00 d0       	rcall	.+0      	; 0x1afc <I2CTWI_getReceivedData+0x8>
    1afc:	cd b7       	in	r28, 0x3d	; 61
    1afe:	de b7       	in	r29, 0x3e	; 62
    1b00:	9b 83       	std	Y+3, r25	; 0x03
    1b02:	8a 83       	std	Y+2, r24	; 0x02
    1b04:	6c 83       	std	Y+4, r22	; 0x04
	while(I2CTWI_isBusy());
    1b06:	ec eb       	ldi	r30, 0xBC	; 188
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	88 2f       	mov	r24, r24
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	81 70       	andi	r24, 0x01	; 1
    1b12:	90 70       	andi	r25, 0x00	; 0
    1b14:	88 23       	and	r24, r24
    1b16:	b9 f7       	brne	.-18     	; 0x1b06 <I2CTWI_getReceivedData+0x12>
	uint8_t i = 0;
    1b18:	19 82       	std	Y+1, r1	; 0x01
	if(TWI_statusReg.lastTransOK)
    1b1a:	80 91 b4 02 	lds	r24, 0x02B4
    1b1e:	81 70       	andi	r24, 0x01	; 1
    1b20:	88 23       	and	r24, r24
    1b22:	c9 f0       	breq	.+50     	; 0x1b56 <I2CTWI_getReceivedData+0x62>
    1b24:	14 c0       	rjmp	.+40     	; 0x1b4e <I2CTWI_getReceivedData+0x5a>
	  {
		for(; i < msgSize; i++)
		  {
			msg[i] = I2CTWI_recbuf[i+1];
    1b26:	89 81       	ldd	r24, Y+1	; 0x01
    1b28:	28 2f       	mov	r18, r24
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2e:	9b 81       	ldd	r25, Y+3	; 0x03
    1b30:	dc 01       	movw	r26, r24
    1b32:	a2 0f       	add	r26, r18
    1b34:	b3 1f       	adc	r27, r19
    1b36:	89 81       	ldd	r24, Y+1	; 0x01
    1b38:	88 2f       	mov	r24, r24
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	01 96       	adiw	r24, 0x01	; 1
    1b3e:	fc 01       	movw	r30, r24
    1b40:	e3 53       	subi	r30, 0x33	; 51
    1b42:	fd 4f       	sbci	r31, 0xFD	; 253
    1b44:	80 81       	ld	r24, Z
    1b46:	8c 93       	st	X, r24
  {
	while(I2CTWI_isBusy());
	uint8_t i = 0;
	if(TWI_statusReg.lastTransOK)
	  {
		for(; i < msgSize; i++)
    1b48:	89 81       	ldd	r24, Y+1	; 0x01
    1b4a:	8f 5f       	subi	r24, 0xFF	; 255
    1b4c:	89 83       	std	Y+1, r24	; 0x01
    1b4e:	99 81       	ldd	r25, Y+1	; 0x01
    1b50:	8c 81       	ldd	r24, Y+4	; 0x04
    1b52:	98 17       	cp	r25, r24
    1b54:	40 f3       	brcs	.-48     	; 0x1b26 <I2CTWI_getReceivedData+0x32>
		  {
			msg[i] = I2CTWI_recbuf[i+1];
		  }
	  }
  }
    1b56:	0f 90       	pop	r0
    1b58:	0f 90       	pop	r0
    1b5a:	0f 90       	pop	r0
    1b5c:	0f 90       	pop	r0
    1b5e:	cf 91       	pop	r28
    1b60:	df 91       	pop	r29
    1b62:	08 95       	ret

00001b64 <I2CTWI_getState>:

// This function returns the last TWI State / Error State. It waits until
// TWI Module has completed last operation! 

uint8_t I2CTWI_getState(void)
  {
    1b64:	df 93       	push	r29
    1b66:	cf 93       	push	r28
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
	while(I2CTWI_isBusy()); // Wait until TWI has completed the transmission.
    1b6c:	ec eb       	ldi	r30, 0xBC	; 188
    1b6e:	f0 e0       	ldi	r31, 0x00	; 0
    1b70:	80 81       	ld	r24, Z
    1b72:	88 2f       	mov	r24, r24
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	81 70       	andi	r24, 0x01	; 1
    1b78:	90 70       	andi	r25, 0x00	; 0
    1b7a:	88 23       	and	r24, r24
    1b7c:	b9 f7       	brne	.-18     	; 0x1b6c <I2CTWI_getState+0x8>
	return (TWI_TWSR_state); // Return error state.
    1b7e:	80 91 b5 02 	lds	r24, 0x02B5
  }
    1b82:	cf 91       	pop	r28
    1b84:	df 91       	pop	r29
    1b86:	08 95       	ret

00001b88 <I2CTWI_readRegisters>:

// Reads "numberOfBytes" from "targetAdr" Register "reg" into "messageBuffer". 
// If the slave device supports auto increment, then it reads all subsequent registers of course! 

void I2CTWI_readRegisters(uint8_t targetAdr, uint8_t reg, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
    1b88:	df 93       	push	r29
    1b8a:	cf 93       	push	r28
    1b8c:	00 d0       	rcall	.+0      	; 0x1b8e <I2CTWI_readRegisters+0x6>
    1b8e:	00 d0       	rcall	.+0      	; 0x1b90 <I2CTWI_readRegisters+0x8>
    1b90:	0f 92       	push	r0
    1b92:	cd b7       	in	r28, 0x3d	; 61
    1b94:	de b7       	in	r29, 0x3e	; 62
    1b96:	89 83       	std	Y+1, r24	; 0x01
    1b98:	6a 83       	std	Y+2, r22	; 0x02
    1b9a:	5c 83       	std	Y+4, r21	; 0x04
    1b9c:	4b 83       	std	Y+3, r20	; 0x03
    1b9e:	2d 83       	std	Y+5, r18	; 0x05
    1ba0:	02 c0       	rjmp	.+4      	; 0x1ba6 <I2CTWI_readRegisters+0x1e>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1ba2:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1ba6:	ec eb       	ldi	r30, 0xBC	; 188
    1ba8:	f0 e0       	ldi	r31, 0x00	; 0
    1baa:	80 81       	ld	r24, Z
    1bac:	88 2f       	mov	r24, r24
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	81 70       	andi	r24, 0x01	; 1
    1bb2:	90 70       	andi	r25, 0x00	; 0
    1bb4:	88 23       	and	r24, r24
    1bb6:	a9 f7       	brne	.-22     	; 0x1ba2 <I2CTWI_readRegisters+0x1a>
    1bb8:	80 91 bb 02 	lds	r24, 0x02BB
    1bbc:	88 23       	and	r24, r24
    1bbe:	89 f7       	brne	.-30     	; 0x1ba2 <I2CTWI_readRegisters+0x1a>
	TWI_operation = I2CTWI_SEND_REGISTER;
    1bc0:	81 e0       	ldi	r24, 0x01	; 1
    1bc2:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
    1bc6:	89 81       	ldd	r24, Y+1	; 0x01
    1bc8:	80 93 b6 02 	sts	0x02B6, r24
	I2CTWI_requestID = -1;
    1bcc:	8f ef       	ldi	r24, 0xFF	; 255
    1bce:	9f ef       	ldi	r25, 0xFF	; 255
    1bd0:	90 93 ba 02 	sts	0x02BA, r25
    1bd4:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_reg = reg;
    1bd8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bda:	80 93 b7 02 	sts	0x02B7, r24
	I2CTWI_request_size = numberOfBytes;
    1bde:	8d 81       	ldd	r24, Y+5	; 0x05
    1be0:	80 93 b8 02 	sts	0x02B8, r24
    1be4:	02 c0       	rjmp	.+4      	; 0x1bea <I2CTWI_readRegisters+0x62>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1be6:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1bea:	ec eb       	ldi	r30, 0xBC	; 188
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	88 2f       	mov	r24, r24
    1bf2:	90 e0       	ldi	r25, 0x00	; 0
    1bf4:	81 70       	andi	r24, 0x01	; 1
    1bf6:	90 70       	andi	r25, 0x00	; 0
    1bf8:	88 23       	and	r24, r24
    1bfa:	a9 f7       	brne	.-22     	; 0x1be6 <I2CTWI_readRegisters+0x5e>
    1bfc:	80 91 bb 02 	lds	r24, 0x02BB
    1c00:	88 23       	and	r24, r24
    1c02:	89 f7       	brne	.-30     	; 0x1be6 <I2CTWI_readRegisters+0x5e>
	if (TWI_statusReg.lastTransOK) 
    1c04:	80 91 b4 02 	lds	r24, 0x02B4
    1c08:	81 70       	andi	r24, 0x01	; 1
    1c0a:	88 23       	and	r24, r24
    1c0c:	41 f0       	breq	.+16     	; 0x1c1e <I2CTWI_readRegisters+0x96>
	  {
		I2CTWI_getReceivedData(&messageBuffer[0], numberOfBytes+1);
    1c0e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c10:	28 2f       	mov	r18, r24
    1c12:	2f 5f       	subi	r18, 0xFF	; 255
    1c14:	8b 81       	ldd	r24, Y+3	; 0x03
    1c16:	9c 81       	ldd	r25, Y+4	; 0x04
    1c18:	62 2f       	mov	r22, r18
    1c1a:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <I2CTWI_getReceivedData>
	  }
  }
    1c1e:	0f 90       	pop	r0
    1c20:	0f 90       	pop	r0
    1c22:	0f 90       	pop	r0
    1c24:	0f 90       	pop	r0
    1c26:	0f 90       	pop	r0
    1c28:	cf 91       	pop	r28
    1c2a:	df 91       	pop	r29
    1c2c:	08 95       	ret

00001c2e <I2CTWI_readBytes>:

// Same as readRegisters, but you need to make sure which register to read yourself - if there
// are any registers at all in your slave device.  

void I2CTWI_readBytes(uint8_t targetAdr, uint8_t * messageBuffer, uint8_t numberOfBytes)
  {
    1c2e:	df 93       	push	r29
    1c30:	cf 93       	push	r28
    1c32:	00 d0       	rcall	.+0      	; 0x1c34 <I2CTWI_readBytes+0x6>
    1c34:	00 d0       	rcall	.+0      	; 0x1c36 <I2CTWI_readBytes+0x8>
    1c36:	cd b7       	in	r28, 0x3d	; 61
    1c38:	de b7       	in	r29, 0x3e	; 62
    1c3a:	89 83       	std	Y+1, r24	; 0x01
    1c3c:	7b 83       	std	Y+3, r23	; 0x03
    1c3e:	6a 83       	std	Y+2, r22	; 0x02
    1c40:	4c 83       	std	Y+4, r20	; 0x04
    1c42:	02 c0       	rjmp	.+4      	; 0x1c48 <I2CTWI_readBytes+0x1a>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1c44:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1c48:	ec eb       	ldi	r30, 0xBC	; 188
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	80 81       	ld	r24, Z
    1c4e:	88 2f       	mov	r24, r24
    1c50:	90 e0       	ldi	r25, 0x00	; 0
    1c52:	81 70       	andi	r24, 0x01	; 1
    1c54:	90 70       	andi	r25, 0x00	; 0
    1c56:	88 23       	and	r24, r24
    1c58:	a9 f7       	brne	.-22     	; 0x1c44 <I2CTWI_readBytes+0x16>
    1c5a:	80 91 bb 02 	lds	r24, 0x02BB
    1c5e:	88 23       	and	r24, r24
    1c60:	89 f7       	brne	.-30     	; 0x1c44 <I2CTWI_readBytes+0x16>
	I2CTWI_delay();
    1c62:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	TWI_operation = I2CTWI_REQUEST_BYTES;
    1c66:	82 e0       	ldi	r24, 0x02	; 2
    1c68:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01
    1c6e:	80 93 b6 02 	sts	0x02B6, r24
	I2CTWI_requestID = -1;
    1c72:	8f ef       	ldi	r24, 0xFF	; 255
    1c74:	9f ef       	ldi	r25, 0xFF	; 255
    1c76:	90 93 ba 02 	sts	0x02BA, r25
    1c7a:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_size = numberOfBytes;
    1c7e:	8c 81       	ldd	r24, Y+4	; 0x04
    1c80:	80 93 b8 02 	sts	0x02B8, r24
    1c84:	02 c0       	rjmp	.+4      	; 0x1c8a <I2CTWI_readBytes+0x5c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1c86:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1c8a:	ec eb       	ldi	r30, 0xBC	; 188
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	80 81       	ld	r24, Z
    1c90:	88 2f       	mov	r24, r24
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	81 70       	andi	r24, 0x01	; 1
    1c96:	90 70       	andi	r25, 0x00	; 0
    1c98:	88 23       	and	r24, r24
    1c9a:	a9 f7       	brne	.-22     	; 0x1c86 <I2CTWI_readBytes+0x58>
    1c9c:	80 91 bb 02 	lds	r24, 0x02BB
    1ca0:	88 23       	and	r24, r24
    1ca2:	89 f7       	brne	.-30     	; 0x1c86 <I2CTWI_readBytes+0x58>
	if (TWI_statusReg.lastTransOK)
    1ca4:	80 91 b4 02 	lds	r24, 0x02B4
    1ca8:	81 70       	andi	r24, 0x01	; 1
    1caa:	88 23       	and	r24, r24
    1cac:	41 f0       	breq	.+16     	; 0x1cbe <I2CTWI_readBytes+0x90>
	  { 
		I2CTWI_getReceivedData(&messageBuffer[0], numberOfBytes+1);
    1cae:	8c 81       	ldd	r24, Y+4	; 0x04
    1cb0:	28 2f       	mov	r18, r24
    1cb2:	2f 5f       	subi	r18, 0xFF	; 255
    1cb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb6:	9b 81       	ldd	r25, Y+3	; 0x03
    1cb8:	62 2f       	mov	r22, r18
    1cba:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <I2CTWI_getReceivedData>
	  }
  }
    1cbe:	0f 90       	pop	r0
    1cc0:	0f 90       	pop	r0
    1cc2:	0f 90       	pop	r0
    1cc4:	0f 90       	pop	r0
    1cc6:	cf 91       	pop	r28
    1cc8:	df 91       	pop	r29
    1cca:	08 95       	ret

00001ccc <I2CTWI_readByte>:


// Reads a single byte from the slave device. 

uint8_t I2CTWI_readByte(uint8_t targetAdr)
  {
    1ccc:	df 93       	push	r29
    1cce:	cf 93       	push	r28
    1cd0:	00 d0       	rcall	.+0      	; 0x1cd2 <I2CTWI_readByte+0x6>
    1cd2:	cd b7       	in	r28, 0x3d	; 61
    1cd4:	de b7       	in	r29, 0x3e	; 62
    1cd6:	89 83       	std	Y+1, r24	; 0x01
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <I2CTWI_readByte+0x12>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1cda:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1cde:	ec eb       	ldi	r30, 0xBC	; 188
    1ce0:	f0 e0       	ldi	r31, 0x00	; 0
    1ce2:	80 81       	ld	r24, Z
    1ce4:	88 2f       	mov	r24, r24
    1ce6:	90 e0       	ldi	r25, 0x00	; 0
    1ce8:	81 70       	andi	r24, 0x01	; 1
    1cea:	90 70       	andi	r25, 0x00	; 0
    1cec:	88 23       	and	r24, r24
    1cee:	a9 f7       	brne	.-22     	; 0x1cda <I2CTWI_readByte+0xe>
    1cf0:	80 91 bb 02 	lds	r24, 0x02BB
    1cf4:	88 23       	and	r24, r24
    1cf6:	89 f7       	brne	.-30     	; 0x1cda <I2CTWI_readByte+0xe>
	I2CTWI_delay();
    1cf8:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	TWI_operation = I2CTWI_REQUEST_BYTES;
    1cfc:	82 e0       	ldi	r24, 0x02	; 2
    1cfe:	80 93 bb 02 	sts	0x02BB, r24
	I2CTWI_request_adr = targetAdr;
    1d02:	89 81       	ldd	r24, Y+1	; 0x01
    1d04:	80 93 b6 02 	sts	0x02B6, r24
	I2CTWI_requestID = -1;
    1d08:	8f ef       	ldi	r24, 0xFF	; 255
    1d0a:	9f ef       	ldi	r25, 0xFF	; 255
    1d0c:	90 93 ba 02 	sts	0x02BA, r25
    1d10:	80 93 b9 02 	sts	0x02B9, r24
	I2CTWI_request_size = 1;
    1d14:	81 e0       	ldi	r24, 0x01	; 1
    1d16:	80 93 b8 02 	sts	0x02B8, r24
    1d1a:	02 c0       	rjmp	.+4      	; 0x1d20 <I2CTWI_readByte+0x54>
	while(TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1d1c:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1d20:	80 91 bb 02 	lds	r24, 0x02BB
    1d24:	88 23       	and	r24, r24
    1d26:	d1 f7       	brne	.-12     	; 0x1d1c <I2CTWI_readByte+0x50>
	if (TWI_statusReg.lastTransOK)
    1d28:	80 91 b4 02 	lds	r24, 0x02B4
    1d2c:	81 70       	andi	r24, 0x01	; 1
    1d2e:	88 23       	and	r24, r24
    1d30:	21 f0       	breq	.+8      	; 0x1d3a <I2CTWI_readByte+0x6e>
	  {
		return I2CTWI_recbuf[1];
    1d32:	80 91 ce 02 	lds	r24, 0x02CE
    1d36:	8a 83       	std	Y+2, r24	; 0x02
    1d38:	01 c0       	rjmp	.+2      	; 0x1d3c <I2CTWI_readByte+0x70>
	  }
	else
	  {
		return 0;
    1d3a:	1a 82       	std	Y+2, r1	; 0x02
    1d3c:	8a 81       	ldd	r24, Y+2	; 0x02
	  }
  }
    1d3e:	0f 90       	pop	r0
    1d40:	0f 90       	pop	r0
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <I2CTWI_transmitByte>:
// it does NOT wait until this transmission is finished! 
// This allows you to perform other things while the transmission is 
// in progress! 

void I2CTWI_transmitByte(uint8_t targetAdr, uint8_t data)
  {
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	00 d0       	rcall	.+0      	; 0x1d4e <I2CTWI_transmitByte+0x6>
    1d4e:	cd b7       	in	r28, 0x3d	; 61
    1d50:	de b7       	in	r29, 0x3e	; 62
    1d52:	89 83       	std	Y+1, r24	; 0x01
    1d54:	6a 83       	std	Y+2, r22	; 0x02
    1d56:	02 c0       	rjmp	.+4      	; 0x1d5c <I2CTWI_transmitByte+0x14>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1d58:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1d5c:	ec eb       	ldi	r30, 0xBC	; 188
    1d5e:	f0 e0       	ldi	r31, 0x00	; 0
    1d60:	80 81       	ld	r24, Z
    1d62:	88 2f       	mov	r24, r24
    1d64:	90 e0       	ldi	r25, 0x00	; 0
    1d66:	81 70       	andi	r24, 0x01	; 1
    1d68:	90 70       	andi	r25, 0x00	; 0
    1d6a:	88 23       	and	r24, r24
    1d6c:	a9 f7       	brne	.-22     	; 0x1d58 <I2CTWI_transmitByte+0x10>
    1d6e:	80 91 bb 02 	lds	r24, 0x02BB
    1d72:	88 23       	and	r24, r24
    1d74:	89 f7       	brne	.-30     	; 0x1d58 <I2CTWI_transmitByte+0x10>
	I2CTWI_delay();
    1d76:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	TWI_msgSize = 2;
    1d7a:	82 e0       	ldi	r24, 0x02	; 2
    1d7c:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    1d80:	89 81       	ldd	r24, Y+1	; 0x01
    1d82:	80 93 bd 02 	sts	0x02BD, r24
	I2CTWI_buf[1] = data;
    1d86:	8a 81       	ldd	r24, Y+2	; 0x02
    1d88:	80 93 be 02 	sts	0x02BE, r24
	TWI_statusReg.all = 0;
    1d8c:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1d90:	ec eb       	ldi	r30, 0xBC	; 188
    1d92:	f0 e0       	ldi	r31, 0x00	; 0
    1d94:	85 ea       	ldi	r24, 0xA5	; 165
    1d96:	80 83       	st	Z, r24
  }
    1d98:	0f 90       	pop	r0
    1d9a:	0f 90       	pop	r0
    1d9c:	cf 91       	pop	r28
    1d9e:	df 91       	pop	r29
    1da0:	08 95       	ret

00001da2 <I2CTWI_transmit2Bytes>:

// This is just the same as transmitByte, but you can pass 2 Bytes to
// this function which are then transferred. 

void I2CTWI_transmit2Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2)
  {
    1da2:	df 93       	push	r29
    1da4:	cf 93       	push	r28
    1da6:	00 d0       	rcall	.+0      	; 0x1da8 <I2CTWI_transmit2Bytes+0x6>
    1da8:	0f 92       	push	r0
    1daa:	cd b7       	in	r28, 0x3d	; 61
    1dac:	de b7       	in	r29, 0x3e	; 62
    1dae:	89 83       	std	Y+1, r24	; 0x01
    1db0:	6a 83       	std	Y+2, r22	; 0x02
    1db2:	4b 83       	std	Y+3, r20	; 0x03
    1db4:	02 c0       	rjmp	.+4      	; 0x1dba <I2CTWI_transmit2Bytes+0x18>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1db6:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1dba:	ec eb       	ldi	r30, 0xBC	; 188
    1dbc:	f0 e0       	ldi	r31, 0x00	; 0
    1dbe:	80 81       	ld	r24, Z
    1dc0:	88 2f       	mov	r24, r24
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	81 70       	andi	r24, 0x01	; 1
    1dc6:	90 70       	andi	r25, 0x00	; 0
    1dc8:	88 23       	and	r24, r24
    1dca:	a9 f7       	brne	.-22     	; 0x1db6 <I2CTWI_transmit2Bytes+0x14>
    1dcc:	80 91 bb 02 	lds	r24, 0x02BB
    1dd0:	88 23       	and	r24, r24
    1dd2:	89 f7       	brne	.-30     	; 0x1db6 <I2CTWI_transmit2Bytes+0x14>
	I2CTWI_delay();
    1dd4:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	TWI_msgSize = 3;
    1dd8:	83 e0       	ldi	r24, 0x03	; 3
    1dda:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    1dde:	89 81       	ldd	r24, Y+1	; 0x01
    1de0:	80 93 bd 02 	sts	0x02BD, r24
	I2CTWI_buf[1] = data1;
    1de4:	8a 81       	ldd	r24, Y+2	; 0x02
    1de6:	80 93 be 02 	sts	0x02BE, r24
	I2CTWI_buf[2] = data2;
    1dea:	8b 81       	ldd	r24, Y+3	; 0x03
    1dec:	80 93 bf 02 	sts	0x02BF, r24
	TWI_statusReg.all = 0;
    1df0:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1df4:	ec eb       	ldi	r30, 0xBC	; 188
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	85 ea       	ldi	r24, 0xA5	; 165
    1dfa:	80 83       	st	Z, r24
  }
    1dfc:	0f 90       	pop	r0
    1dfe:	0f 90       	pop	r0
    1e00:	0f 90       	pop	r0
    1e02:	cf 91       	pop	r28
    1e04:	df 91       	pop	r29
    1e06:	08 95       	ret

00001e08 <I2CTWI_transmit3Bytes>:


// Transmits 3 Bytes to the slave.

void I2CTWI_transmit3Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3)
  {
    1e08:	df 93       	push	r29
    1e0a:	cf 93       	push	r28
    1e0c:	00 d0       	rcall	.+0      	; 0x1e0e <I2CTWI_transmit3Bytes+0x6>
    1e0e:	00 d0       	rcall	.+0      	; 0x1e10 <I2CTWI_transmit3Bytes+0x8>
    1e10:	cd b7       	in	r28, 0x3d	; 61
    1e12:	de b7       	in	r29, 0x3e	; 62
    1e14:	89 83       	std	Y+1, r24	; 0x01
    1e16:	6a 83       	std	Y+2, r22	; 0x02
    1e18:	4b 83       	std	Y+3, r20	; 0x03
    1e1a:	2c 83       	std	Y+4, r18	; 0x04
    1e1c:	02 c0       	rjmp	.+4      	; 0x1e22 <I2CTWI_transmit3Bytes+0x1a>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1e1e:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1e22:	ec eb       	ldi	r30, 0xBC	; 188
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	88 2f       	mov	r24, r24
    1e2a:	90 e0       	ldi	r25, 0x00	; 0
    1e2c:	81 70       	andi	r24, 0x01	; 1
    1e2e:	90 70       	andi	r25, 0x00	; 0
    1e30:	88 23       	and	r24, r24
    1e32:	a9 f7       	brne	.-22     	; 0x1e1e <I2CTWI_transmit3Bytes+0x16>
    1e34:	80 91 bb 02 	lds	r24, 0x02BB
    1e38:	88 23       	and	r24, r24
    1e3a:	89 f7       	brne	.-30     	; 0x1e1e <I2CTWI_transmit3Bytes+0x16>
	I2CTWI_delay();
    1e3c:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	TWI_msgSize = 4;
    1e40:	84 e0       	ldi	r24, 0x04	; 4
    1e42:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    1e46:	89 81       	ldd	r24, Y+1	; 0x01
    1e48:	80 93 bd 02 	sts	0x02BD, r24
	I2CTWI_buf[1] = data1;
    1e4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4e:	80 93 be 02 	sts	0x02BE, r24
	I2CTWI_buf[2] = data2;
    1e52:	8b 81       	ldd	r24, Y+3	; 0x03
    1e54:	80 93 bf 02 	sts	0x02BF, r24
	I2CTWI_buf[3] = data3;
    1e58:	8c 81       	ldd	r24, Y+4	; 0x04
    1e5a:	80 93 c0 02 	sts	0x02C0, r24
	TWI_statusReg.all = 0;
    1e5e:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1e62:	ec eb       	ldi	r30, 0xBC	; 188
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	85 ea       	ldi	r24, 0xA5	; 165
    1e68:	80 83       	st	Z, r24
  }
    1e6a:	0f 90       	pop	r0
    1e6c:	0f 90       	pop	r0
    1e6e:	0f 90       	pop	r0
    1e70:	0f 90       	pop	r0
    1e72:	cf 91       	pop	r28
    1e74:	df 91       	pop	r29
    1e76:	08 95       	ret

00001e78 <I2CTWI_transmit4Bytes>:


// Transmits 4 Bytes to the slave.

void I2CTWI_transmit4Bytes(uint8_t targetAdr, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4)
  {
    1e78:	0f 93       	push	r16
    1e7a:	df 93       	push	r29
    1e7c:	cf 93       	push	r28
    1e7e:	00 d0       	rcall	.+0      	; 0x1e80 <I2CTWI_transmit4Bytes+0x8>
    1e80:	00 d0       	rcall	.+0      	; 0x1e82 <I2CTWI_transmit4Bytes+0xa>
    1e82:	0f 92       	push	r0
    1e84:	cd b7       	in	r28, 0x3d	; 61
    1e86:	de b7       	in	r29, 0x3e	; 62
    1e88:	89 83       	std	Y+1, r24	; 0x01
    1e8a:	6a 83       	std	Y+2, r22	; 0x02
    1e8c:	4b 83       	std	Y+3, r20	; 0x03
    1e8e:	2c 83       	std	Y+4, r18	; 0x04
    1e90:	0d 83       	std	Y+5, r16	; 0x05
    1e92:	02 c0       	rjmp	.+4      	; 0x1e98 <I2CTWI_transmit4Bytes+0x20>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1e94:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1e98:	ec eb       	ldi	r30, 0xBC	; 188
    1e9a:	f0 e0       	ldi	r31, 0x00	; 0
    1e9c:	80 81       	ld	r24, Z
    1e9e:	88 2f       	mov	r24, r24
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	81 70       	andi	r24, 0x01	; 1
    1ea4:	90 70       	andi	r25, 0x00	; 0
    1ea6:	88 23       	and	r24, r24
    1ea8:	a9 f7       	brne	.-22     	; 0x1e94 <I2CTWI_transmit4Bytes+0x1c>
    1eaa:	80 91 bb 02 	lds	r24, 0x02BB
    1eae:	88 23       	and	r24, r24
    1eb0:	89 f7       	brne	.-30     	; 0x1e94 <I2CTWI_transmit4Bytes+0x1c>
	I2CTWI_delay();
    1eb2:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	TWI_msgSize = 5;
    1eb6:	85 e0       	ldi	r24, 0x05	; 5
    1eb8:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0] = targetAdr;
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	80 93 bd 02 	sts	0x02BD, r24
	I2CTWI_buf[1] = data1;
    1ec2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec4:	80 93 be 02 	sts	0x02BE, r24
	I2CTWI_buf[2] = data2;
    1ec8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eca:	80 93 bf 02 	sts	0x02BF, r24
	I2CTWI_buf[3] = data3;
    1ece:	8c 81       	ldd	r24, Y+4	; 0x04
    1ed0:	80 93 c0 02 	sts	0x02C0, r24
	I2CTWI_buf[4] = data4;
    1ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed6:	80 93 c1 02 	sts	0x02C1, r24
	TWI_statusReg.all = 0;
    1eda:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1ede:	ec eb       	ldi	r30, 0xBC	; 188
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	85 ea       	ldi	r24, 0xA5	; 165
    1ee4:	80 83       	st	Z, r24
  }
    1ee6:	0f 90       	pop	r0
    1ee8:	0f 90       	pop	r0
    1eea:	0f 90       	pop	r0
    1eec:	0f 90       	pop	r0
    1eee:	0f 90       	pop	r0
    1ef0:	cf 91       	pop	r28
    1ef2:	df 91       	pop	r29
    1ef4:	0f 91       	pop	r16
    1ef6:	08 95       	ret

00001ef8 <I2CTWI_transmitBytes>:

// Transmits "numberOfBytes" Bytes to the Slave device. The Bytes need to be
// in the Buffer "msg". Otherwise it is just the same as the other transmit functions.

void I2CTWI_transmitBytes(uint8_t targetAdr, uint8_t *msg, uint8_t numberOfBytes)
  {
    1ef8:	df 93       	push	r29
    1efa:	cf 93       	push	r28
    1efc:	00 d0       	rcall	.+0      	; 0x1efe <I2CTWI_transmitBytes+0x6>
    1efe:	00 d0       	rcall	.+0      	; 0x1f00 <I2CTWI_transmitBytes+0x8>
    1f00:	0f 92       	push	r0
    1f02:	cd b7       	in	r28, 0x3d	; 61
    1f04:	de b7       	in	r29, 0x3e	; 62
    1f06:	8a 83       	std	Y+2, r24	; 0x02
    1f08:	7c 83       	std	Y+4, r23	; 0x04
    1f0a:	6b 83       	std	Y+3, r22	; 0x03
    1f0c:	4d 83       	std	Y+5, r20	; 0x05
    1f0e:	02 c0       	rjmp	.+4      	; 0x1f14 <I2CTWI_transmitBytes+0x1c>
	while(I2CTWI_isBusy() || TWI_operation != I2CTWI_NO_OPERATION) task_I2CTWI();
    1f10:	0e 94 8c 0c 	call	0x1918	; 0x1918 <task_I2CTWI>
    1f14:	ec eb       	ldi	r30, 0xBC	; 188
    1f16:	f0 e0       	ldi	r31, 0x00	; 0
    1f18:	80 81       	ld	r24, Z
    1f1a:	88 2f       	mov	r24, r24
    1f1c:	90 e0       	ldi	r25, 0x00	; 0
    1f1e:	81 70       	andi	r24, 0x01	; 1
    1f20:	90 70       	andi	r25, 0x00	; 0
    1f22:	88 23       	and	r24, r24
    1f24:	a9 f7       	brne	.-22     	; 0x1f10 <I2CTWI_transmitBytes+0x18>
    1f26:	80 91 bb 02 	lds	r24, 0x02BB
    1f2a:	88 23       	and	r24, r24
    1f2c:	89 f7       	brne	.-30     	; 0x1f10 <I2CTWI_transmitBytes+0x18>
	I2CTWI_delay();
    1f2e:	0e 94 6f 0c 	call	0x18de	; 0x18de <I2CTWI_delay>
	numberOfBytes++; 
    1f32:	8d 81       	ldd	r24, Y+5	; 0x05
    1f34:	8f 5f       	subi	r24, 0xFF	; 255
    1f36:	8d 83       	std	Y+5, r24	; 0x05
	TWI_msgSize = numberOfBytes;
    1f38:	8d 81       	ldd	r24, Y+5	; 0x05
    1f3a:	80 93 fd 02 	sts	0x02FD, r24
	I2CTWI_buf[0]  = targetAdr;
    1f3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f40:	80 93 bd 02 	sts	0x02BD, r24
	uint8_t i = 0;
    1f44:	19 82       	std	Y+1, r1	; 0x01
    1f46:	16 c0       	rjmp	.+44     	; 0x1f74 <I2CTWI_transmitBytes+0x7c>
	for(; i < numberOfBytes; i++)
		I2CTWI_buf[i+1] = msg[i];
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	88 2f       	mov	r24, r24
    1f4c:	90 e0       	ldi	r25, 0x00	; 0
    1f4e:	ac 01       	movw	r20, r24
    1f50:	4f 5f       	subi	r20, 0xFF	; 255
    1f52:	5f 4f       	sbci	r21, 0xFF	; 255
    1f54:	89 81       	ldd	r24, Y+1	; 0x01
    1f56:	28 2f       	mov	r18, r24
    1f58:	30 e0       	ldi	r19, 0x00	; 0
    1f5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f5c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f5e:	fc 01       	movw	r30, r24
    1f60:	e2 0f       	add	r30, r18
    1f62:	f3 1f       	adc	r31, r19
    1f64:	80 81       	ld	r24, Z
    1f66:	fa 01       	movw	r30, r20
    1f68:	e3 54       	subi	r30, 0x43	; 67
    1f6a:	fd 4f       	sbci	r31, 0xFD	; 253
    1f6c:	80 83       	st	Z, r24
	I2CTWI_delay();
	numberOfBytes++; 
	TWI_msgSize = numberOfBytes;
	I2CTWI_buf[0]  = targetAdr;
	uint8_t i = 0;
	for(; i < numberOfBytes; i++)
    1f6e:	89 81       	ldd	r24, Y+1	; 0x01
    1f70:	8f 5f       	subi	r24, 0xFF	; 255
    1f72:	89 83       	std	Y+1, r24	; 0x01
    1f74:	99 81       	ldd	r25, Y+1	; 0x01
    1f76:	8d 81       	ldd	r24, Y+5	; 0x05
    1f78:	98 17       	cp	r25, r24
    1f7a:	30 f3       	brcs	.-52     	; 0x1f48 <I2CTWI_transmitBytes+0x50>
		I2CTWI_buf[i+1] = msg[i];
	TWI_statusReg.all = 0;
    1f7c:	10 92 b4 02 	sts	0x02B4, r1
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO);
    1f80:	ec eb       	ldi	r30, 0xBC	; 188
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	85 ea       	ldi	r24, 0xA5	; 165
    1f86:	80 83       	st	Z, r24
  }
    1f88:	0f 90       	pop	r0
    1f8a:	0f 90       	pop	r0
    1f8c:	0f 90       	pop	r0
    1f8e:	0f 90       	pop	r0
    1f90:	0f 90       	pop	r0
    1f92:	cf 91       	pop	r28
    1f94:	df 91       	pop	r29
    1f96:	08 95       	ret

00001f98 <__vector_26>:


//TWI ISR
 
ISR (TWI_vect)
  {
    1f98:	1f 92       	push	r1
    1f9a:	0f 92       	push	r0
    1f9c:	0f b6       	in	r0, 0x3f	; 63
    1f9e:	0f 92       	push	r0
    1fa0:	11 24       	eor	r1, r1
    1fa2:	2f 93       	push	r18
    1fa4:	3f 93       	push	r19
    1fa6:	8f 93       	push	r24
    1fa8:	9f 93       	push	r25
    1faa:	af 93       	push	r26
    1fac:	bf 93       	push	r27
    1fae:	ef 93       	push	r30
    1fb0:	ff 93       	push	r31
    1fb2:	df 93       	push	r29
    1fb4:	cf 93       	push	r28
    1fb6:	00 d0       	rcall	.+0      	; 0x1fb8 <__vector_26+0x20>
    1fb8:	cd b7       	in	r28, 0x3d	; 61
    1fba:	de b7       	in	r29, 0x3e	; 62
	static uint8_t TWI_bufPos = 0;
	switch (TWSR)
    1fbc:	e9 eb       	ldi	r30, 0xB9	; 185
    1fbe:	f0 e0       	ldi	r31, 0x00	; 0
    1fc0:	80 81       	ld	r24, Z
    1fc2:	28 2f       	mov	r18, r24
    1fc4:	30 e0       	ldi	r19, 0x00	; 0
    1fc6:	3a 83       	std	Y+2, r19	; 0x02
    1fc8:	29 83       	std	Y+1, r18	; 0x01
    1fca:	89 81       	ldd	r24, Y+1	; 0x01
    1fcc:	9a 81       	ldd	r25, Y+2	; 0x02
    1fce:	88 32       	cpi	r24, 0x28	; 40
    1fd0:	91 05       	cpc	r25, r1
    1fd2:	a9 f1       	breq	.+106    	; 0x203e <__vector_26+0xa6>
    1fd4:	29 81       	ldd	r18, Y+1	; 0x01
    1fd6:	3a 81       	ldd	r19, Y+2	; 0x02
    1fd8:	29 32       	cpi	r18, 0x29	; 41
    1fda:	31 05       	cpc	r19, r1
    1fdc:	84 f4       	brge	.+32     	; 0x1ffe <__vector_26+0x66>
    1fde:	89 81       	ldd	r24, Y+1	; 0x01
    1fe0:	9a 81       	ldd	r25, Y+2	; 0x02
    1fe2:	80 31       	cpi	r24, 0x10	; 16
    1fe4:	91 05       	cpc	r25, r1
    1fe6:	49 f1       	breq	.+82     	; 0x203a <__vector_26+0xa2>
    1fe8:	29 81       	ldd	r18, Y+1	; 0x01
    1fea:	3a 81       	ldd	r19, Y+2	; 0x02
    1fec:	28 31       	cpi	r18, 0x18	; 24
    1fee:	31 05       	cpc	r19, r1
    1ff0:	31 f1       	breq	.+76     	; 0x203e <__vector_26+0xa6>
    1ff2:	89 81       	ldd	r24, Y+1	; 0x01
    1ff4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ff6:	88 30       	cpi	r24, 0x08	; 8
    1ff8:	91 05       	cpc	r25, r1
    1ffa:	f9 f0       	breq	.+62     	; 0x203a <__vector_26+0xa2>
    1ffc:	88 c0       	rjmp	.+272    	; 0x210e <__vector_26+0x176>
    1ffe:	29 81       	ldd	r18, Y+1	; 0x01
    2000:	3a 81       	ldd	r19, Y+2	; 0x02
    2002:	20 34       	cpi	r18, 0x40	; 64
    2004:	31 05       	cpc	r19, r1
    2006:	09 f4       	brne	.+2      	; 0x200a <__vector_26+0x72>
    2008:	4d c0       	rjmp	.+154    	; 0x20a4 <__vector_26+0x10c>
    200a:	89 81       	ldd	r24, Y+1	; 0x01
    200c:	9a 81       	ldd	r25, Y+2	; 0x02
    200e:	81 34       	cpi	r24, 0x41	; 65
    2010:	91 05       	cpc	r25, r1
    2012:	3c f4       	brge	.+14     	; 0x2022 <__vector_26+0x8a>
    2014:	29 81       	ldd	r18, Y+1	; 0x01
    2016:	3a 81       	ldd	r19, Y+2	; 0x02
    2018:	28 33       	cpi	r18, 0x38	; 56
    201a:	31 05       	cpc	r19, r1
    201c:	09 f4       	brne	.+2      	; 0x2020 <__vector_26+0x88>
    201e:	6d c0       	rjmp	.+218    	; 0x20fa <__vector_26+0x162>
    2020:	76 c0       	rjmp	.+236    	; 0x210e <__vector_26+0x176>
    2022:	89 81       	ldd	r24, Y+1	; 0x01
    2024:	9a 81       	ldd	r25, Y+2	; 0x02
    2026:	80 35       	cpi	r24, 0x50	; 80
    2028:	91 05       	cpc	r25, r1
    202a:	69 f1       	breq	.+90     	; 0x2086 <__vector_26+0xee>
    202c:	29 81       	ldd	r18, Y+1	; 0x01
    202e:	3a 81       	ldd	r19, Y+2	; 0x02
    2030:	28 35       	cpi	r18, 0x58	; 88
    2032:	31 05       	cpc	r19, r1
    2034:	09 f4       	brne	.+2      	; 0x2038 <__vector_26+0xa0>
    2036:	4c c0       	rjmp	.+152    	; 0x20d0 <__vector_26+0x138>
    2038:	6a c0       	rjmp	.+212    	; 0x210e <__vector_26+0x176>
	  {
		case TWI_START:             // START has been transmitted  
		case TWI_REP_START:         // Repeated START has been transmitted
		  TWI_bufPos = 0;           // Set buffer pointer to the TWI Address location
    203a:	10 92 bc 02 	sts	0x02BC, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been transmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been transmitted and ACK received
		  if (TWI_bufPos < TWI_msgSize) {
    203e:	90 91 bc 02 	lds	r25, 0x02BC
    2042:	80 91 fd 02 	lds	r24, 0x02FD
    2046:	98 17       	cp	r25, r24
    2048:	a0 f4       	brcc	.+40     	; 0x2072 <__vector_26+0xda>
			TWDR = I2CTWI_buf[TWI_bufPos++];
    204a:	ab eb       	ldi	r26, 0xBB	; 187
    204c:	b0 e0       	ldi	r27, 0x00	; 0
    204e:	20 91 bc 02 	lds	r18, 0x02BC
    2052:	82 2f       	mov	r24, r18
    2054:	90 e0       	ldi	r25, 0x00	; 0
    2056:	fc 01       	movw	r30, r24
    2058:	e3 54       	subi	r30, 0x43	; 67
    205a:	fd 4f       	sbci	r31, 0xFD	; 253
    205c:	80 81       	ld	r24, Z
    205e:	8c 93       	st	X, r24
    2060:	82 2f       	mov	r24, r18
    2062:	8f 5f       	subi	r24, 0xFF	; 255
    2064:	80 93 bc 02 	sts	0x02BC, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    2068:	ec eb       	ldi	r30, 0xBC	; 188
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	85 e8       	ldi	r24, 0x85	; 133
    206e:	80 83       	st	Z, r24
    2070:	57 c0       	rjmp	.+174    	; 0x2120 <__vector_26+0x188>
				   (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
				   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
				   (0<<TWWC);                                 //  
		  } else {                   // Send STOP after last byte
			TWI_statusReg.lastTransOK = 1;                 // Set status bits to completed successfully. 
    2072:	80 91 b4 02 	lds	r24, 0x02B4
    2076:	81 60       	ori	r24, 0x01	; 1
    2078:	80 93 b4 02 	sts	0x02B4, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    207c:	ec eb       	ldi	r30, 0xBC	; 188
    207e:	f0 e0       	ldi	r31, 0x00	; 0
    2080:	84 e9       	ldi	r24, 0x94	; 148
    2082:	80 83       	st	Z, r24
    2084:	4d c0       	rjmp	.+154    	; 0x2120 <__vector_26+0x188>
				   (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
				   (0<<TWWC);                                 //
		  }
		  break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK transmitted
		  I2CTWI_recbuf[TWI_bufPos++] = TWDR;
    2086:	30 91 bc 02 	lds	r19, 0x02BC
    208a:	83 2f       	mov	r24, r19
    208c:	90 e0       	ldi	r25, 0x00	; 0
    208e:	eb eb       	ldi	r30, 0xBB	; 187
    2090:	f0 e0       	ldi	r31, 0x00	; 0
    2092:	20 81       	ld	r18, Z
    2094:	fc 01       	movw	r30, r24
    2096:	e3 53       	subi	r30, 0x33	; 51
    2098:	fd 4f       	sbci	r31, 0xFD	; 253
    209a:	20 83       	st	Z, r18
    209c:	83 2f       	mov	r24, r19
    209e:	8f 5f       	subi	r24, 0xFF	; 255
    20a0:	80 93 bc 02 	sts	0x02BC, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been transmitted and ACK received
		  if (TWI_bufPos < (TWI_msgSize-1) ) {                 // Detect the last byte to NACK it.
    20a4:	80 91 bc 02 	lds	r24, 0x02BC
    20a8:	28 2f       	mov	r18, r24
    20aa:	30 e0       	ldi	r19, 0x00	; 0
    20ac:	80 91 fd 02 	lds	r24, 0x02FD
    20b0:	88 2f       	mov	r24, r24
    20b2:	90 e0       	ldi	r25, 0x00	; 0
    20b4:	01 97       	sbiw	r24, 0x01	; 1
    20b6:	28 17       	cp	r18, r24
    20b8:	39 07       	cpc	r19, r25
    20ba:	2c f4       	brge	.+10     	; 0x20c6 <__vector_26+0x12e>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    20bc:	ec eb       	ldi	r30, 0xBC	; 188
    20be:	f0 e0       	ldi	r31, 0x00	; 0
    20c0:	85 ec       	ldi	r24, 0xC5	; 197
    20c2:	80 83       	st	Z, r24
    20c4:	2d c0       	rjmp	.+90     	; 0x2120 <__vector_26+0x188>
				   (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
				   (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
				   (0<<TWWC);                                 //  
		  } else {                   // Send NACK after next reception
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    20c6:	ec eb       	ldi	r30, 0xBC	; 188
    20c8:	f0 e0       	ldi	r31, 0x00	; 0
    20ca:	85 e8       	ldi	r24, 0x85	; 133
    20cc:	80 83       	st	Z, r24
    20ce:	28 c0       	rjmp	.+80     	; 0x2120 <__vector_26+0x188>
				   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
				   (0<<TWWC);                                 // 
		  }    
		  break; 
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK transmitted
		  I2CTWI_recbuf[TWI_bufPos] = TWDR;
    20d0:	80 91 bc 02 	lds	r24, 0x02BC
    20d4:	88 2f       	mov	r24, r24
    20d6:	90 e0       	ldi	r25, 0x00	; 0
    20d8:	eb eb       	ldi	r30, 0xBB	; 187
    20da:	f0 e0       	ldi	r31, 0x00	; 0
    20dc:	20 81       	ld	r18, Z
    20de:	fc 01       	movw	r30, r24
    20e0:	e3 53       	subi	r30, 0x33	; 51
    20e2:	fd 4f       	sbci	r31, 0xFD	; 253
    20e4:	20 83       	st	Z, r18
		  TWI_statusReg.lastTransOK = 1;                 	// Set status bits to completed successfully. 		 
    20e6:	80 91 b4 02 	lds	r24, 0x02B4
    20ea:	81 60       	ori	r24, 0x01	; 1
    20ec:	80 93 b4 02 	sts	0x02B4, r24
		  TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    20f0:	ec eb       	ldi	r30, 0xBC	; 188
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	84 e9       	ldi	r24, 0x94	; 148
    20f6:	80 83       	st	Z, r24
    20f8:	13 c0       	rjmp	.+38     	; 0x2120 <__vector_26+0x188>
				 (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
				 (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
				 (0<<TWWC);                                 //
		  break;      
		case TWI_ARB_LOST:          // Arbitration lost
		  TWI_TWSR_state = TWSR;  							// Store TWSR 	
    20fa:	e9 eb       	ldi	r30, 0xB9	; 185
    20fc:	f0 e0       	ldi	r31, 0x00	; 0
    20fe:	80 81       	ld	r24, Z
    2100:	80 93 b5 02 	sts	0x02B5, r24
		  TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    2104:	ec eb       	ldi	r30, 0xBC	; 188
    2106:	f0 e0       	ldi	r31, 0x00	; 0
    2108:	85 ea       	ldi	r24, 0xA5	; 165
    210a:	80 83       	st	Z, r24
    210c:	09 c0       	rjmp	.+18     	; 0x2120 <__vector_26+0x188>
				 (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
				 (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
				 (0<<TWWC);                                 //
		  break;
		default:     
		  TWI_TWSR_state = TWSR;                     		// Store TWSR 					
    210e:	e9 eb       	ldi	r30, 0xB9	; 185
    2110:	f0 e0       	ldi	r31, 0x00	; 0
    2112:	80 81       	ld	r24, Z
    2114:	80 93 b5 02 	sts	0x02B5, r24
		  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    2118:	ec eb       	ldi	r30, 0xBC	; 188
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	84 e9       	ldi	r24, 0x94	; 148
    211e:	80 83       	st	Z, r24
				 (0<<TWIE)|(1<<TWINT)|                      // Disable Interupt
				 (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // No Signal requests
				 (0<<TWWC); 
		break;
	}
  }
    2120:	0f 90       	pop	r0
    2122:	0f 90       	pop	r0
    2124:	cf 91       	pop	r28
    2126:	df 91       	pop	r29
    2128:	ff 91       	pop	r31
    212a:	ef 91       	pop	r30
    212c:	bf 91       	pop	r27
    212e:	af 91       	pop	r26
    2130:	9f 91       	pop	r25
    2132:	8f 91       	pop	r24
    2134:	3f 91       	pop	r19
    2136:	2f 91       	pop	r18
    2138:	0f 90       	pop	r0
    213a:	0f be       	out	0x3f, r0	; 63
    213c:	0f 90       	pop	r0
    213e:	1f 90       	pop	r1
    2140:	18 95       	reti

00002142 <USART0_Init>:
//	Init 																			//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Usart0 initialisation 
void USART0_Init(unsigned long BAUD0)
  {
    2142:	df 93       	push	r29
    2144:	cf 93       	push	r28
    2146:	cd b7       	in	r28, 0x3d	; 61
    2148:	de b7       	in	r29, 0x3e	; 62
    214a:	28 97       	sbiw	r28, 0x08	; 8
    214c:	0f b6       	in	r0, 0x3f	; 63
    214e:	f8 94       	cli
    2150:	de bf       	out	0x3e, r29	; 62
    2152:	0f be       	out	0x3f, r0	; 63
    2154:	cd bf       	out	0x3d, r28	; 61
    2156:	6d 83       	std	Y+5, r22	; 0x05
    2158:	7e 83       	std	Y+6, r23	; 0x06
    215a:	8f 83       	std	Y+7, r24	; 0x07
    215c:	98 87       	std	Y+8, r25	; 0x08
	unsigned long UBRR0SET	=	((F_CPU / (16 * BAUD0)) - 1);
    215e:	8d 81       	ldd	r24, Y+5	; 0x05
    2160:	9e 81       	ldd	r25, Y+6	; 0x06
    2162:	af 81       	ldd	r26, Y+7	; 0x07
    2164:	b8 85       	ldd	r27, Y+8	; 0x08
    2166:	88 0f       	add	r24, r24
    2168:	99 1f       	adc	r25, r25
    216a:	aa 1f       	adc	r26, r26
    216c:	bb 1f       	adc	r27, r27
    216e:	88 0f       	add	r24, r24
    2170:	99 1f       	adc	r25, r25
    2172:	aa 1f       	adc	r26, r26
    2174:	bb 1f       	adc	r27, r27
    2176:	88 0f       	add	r24, r24
    2178:	99 1f       	adc	r25, r25
    217a:	aa 1f       	adc	r26, r26
    217c:	bb 1f       	adc	r27, r27
    217e:	88 0f       	add	r24, r24
    2180:	99 1f       	adc	r25, r25
    2182:	aa 1f       	adc	r26, r26
    2184:	bb 1f       	adc	r27, r27
    2186:	9c 01       	movw	r18, r24
    2188:	ad 01       	movw	r20, r26
    218a:	80 e0       	ldi	r24, 0x00	; 0
    218c:	9d e2       	ldi	r25, 0x2D	; 45
    218e:	a1 e3       	ldi	r26, 0x31	; 49
    2190:	b1 e0       	ldi	r27, 0x01	; 1
    2192:	bc 01       	movw	r22, r24
    2194:	cd 01       	movw	r24, r26
    2196:	0e 94 a2 19 	call	0x3344	; 0x3344 <__udivmodsi4>
    219a:	da 01       	movw	r26, r20
    219c:	c9 01       	movw	r24, r18
    219e:	01 97       	sbiw	r24, 0x01	; 1
    21a0:	a1 09       	sbc	r26, r1
    21a2:	b1 09       	sbc	r27, r1
    21a4:	89 83       	std	Y+1, r24	; 0x01
    21a6:	9a 83       	std	Y+2, r25	; 0x02
    21a8:	ab 83       	std	Y+3, r26	; 0x03
    21aa:	bc 83       	std	Y+4, r27	; 0x04
    UCSR0A = 0;
    21ac:	e0 ec       	ldi	r30, 0xC0	; 192
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	10 82       	st	Z, r1
	//Set baud rate 
 	UBRR0H = (UBRR0SET >> 8);
    21b2:	e5 ec       	ldi	r30, 0xC5	; 197
    21b4:	f0 e0       	ldi	r31, 0x00	; 0
    21b6:	89 81       	ldd	r24, Y+1	; 0x01
    21b8:	9a 81       	ldd	r25, Y+2	; 0x02
    21ba:	ab 81       	ldd	r26, Y+3	; 0x03
    21bc:	bc 81       	ldd	r27, Y+4	; 0x04
    21be:	89 2f       	mov	r24, r25
    21c0:	9a 2f       	mov	r25, r26
    21c2:	ab 2f       	mov	r26, r27
    21c4:	bb 27       	eor	r27, r27
    21c6:	80 83       	st	Z, r24
   	UBRR0L = UBRR0SET & 0XFF;			    
    21c8:	e4 ec       	ldi	r30, 0xC4	; 196
    21ca:	f0 e0       	ldi	r31, 0x00	; 0
    21cc:	89 81       	ldd	r24, Y+1	; 0x01
    21ce:	80 83       	st	Z, r24
	//Enable receiver and transmitter 
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
    21d0:	e1 ec       	ldi	r30, 0xC1	; 193
    21d2:	f0 e0       	ldi	r31, 0x00	; 0
    21d4:	88 e9       	ldi	r24, 0x98	; 152
    21d6:	80 83       	st	Z, r24
	//Set frame format: 8data, 1stop bit
	UCSR0C = (0<<USBS0)|(3<<UCSZ00);
    21d8:	e2 ec       	ldi	r30, 0xC2	; 194
    21da:	f0 e0       	ldi	r31, 0x00	; 0
    21dc:	86 e0       	ldi	r24, 0x06	; 6
    21de:	80 83       	st	Z, r24
  }
    21e0:	28 96       	adiw	r28, 0x08	; 8
    21e2:	0f b6       	in	r0, 0x3f	; 63
    21e4:	f8 94       	cli
    21e6:	de bf       	out	0x3e, r29	; 62
    21e8:	0f be       	out	0x3f, r0	; 63
    21ea:	cd bf       	out	0x3d, r28	; 61
    21ec:	cf 91       	pop	r28
    21ee:	df 91       	pop	r29
    21f0:	08 95       	ret

000021f2 <USART1_Init>:

// Usart1 initialisation 
void USART1_Init(unsigned long BAUD1)
  {
    21f2:	df 93       	push	r29
    21f4:	cf 93       	push	r28
    21f6:	cd b7       	in	r28, 0x3d	; 61
    21f8:	de b7       	in	r29, 0x3e	; 62
    21fa:	28 97       	sbiw	r28, 0x08	; 8
    21fc:	0f b6       	in	r0, 0x3f	; 63
    21fe:	f8 94       	cli
    2200:	de bf       	out	0x3e, r29	; 62
    2202:	0f be       	out	0x3f, r0	; 63
    2204:	cd bf       	out	0x3d, r28	; 61
    2206:	6d 83       	std	Y+5, r22	; 0x05
    2208:	7e 83       	std	Y+6, r23	; 0x06
    220a:	8f 83       	std	Y+7, r24	; 0x07
    220c:	98 87       	std	Y+8, r25	; 0x08
	unsigned long UBRR1SET	=	((F_CPU / (16 * BAUD1)) - 1);
    220e:	8d 81       	ldd	r24, Y+5	; 0x05
    2210:	9e 81       	ldd	r25, Y+6	; 0x06
    2212:	af 81       	ldd	r26, Y+7	; 0x07
    2214:	b8 85       	ldd	r27, Y+8	; 0x08
    2216:	88 0f       	add	r24, r24
    2218:	99 1f       	adc	r25, r25
    221a:	aa 1f       	adc	r26, r26
    221c:	bb 1f       	adc	r27, r27
    221e:	88 0f       	add	r24, r24
    2220:	99 1f       	adc	r25, r25
    2222:	aa 1f       	adc	r26, r26
    2224:	bb 1f       	adc	r27, r27
    2226:	88 0f       	add	r24, r24
    2228:	99 1f       	adc	r25, r25
    222a:	aa 1f       	adc	r26, r26
    222c:	bb 1f       	adc	r27, r27
    222e:	88 0f       	add	r24, r24
    2230:	99 1f       	adc	r25, r25
    2232:	aa 1f       	adc	r26, r26
    2234:	bb 1f       	adc	r27, r27
    2236:	9c 01       	movw	r18, r24
    2238:	ad 01       	movw	r20, r26
    223a:	80 e0       	ldi	r24, 0x00	; 0
    223c:	9d e2       	ldi	r25, 0x2D	; 45
    223e:	a1 e3       	ldi	r26, 0x31	; 49
    2240:	b1 e0       	ldi	r27, 0x01	; 1
    2242:	bc 01       	movw	r22, r24
    2244:	cd 01       	movw	r24, r26
    2246:	0e 94 a2 19 	call	0x3344	; 0x3344 <__udivmodsi4>
    224a:	da 01       	movw	r26, r20
    224c:	c9 01       	movw	r24, r18
    224e:	01 97       	sbiw	r24, 0x01	; 1
    2250:	a1 09       	sbc	r26, r1
    2252:	b1 09       	sbc	r27, r1
    2254:	89 83       	std	Y+1, r24	; 0x01
    2256:	9a 83       	std	Y+2, r25	; 0x02
    2258:	ab 83       	std	Y+3, r26	; 0x03
    225a:	bc 83       	std	Y+4, r27	; 0x04
    UCSR1A = 0;
    225c:	e8 ec       	ldi	r30, 0xC8	; 200
    225e:	f0 e0       	ldi	r31, 0x00	; 0
    2260:	10 82       	st	Z, r1
	//Set baud rate 
 	UBRR1H = (UBRR1SET >> 8);
    2262:	ed ec       	ldi	r30, 0xCD	; 205
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	89 81       	ldd	r24, Y+1	; 0x01
    2268:	9a 81       	ldd	r25, Y+2	; 0x02
    226a:	ab 81       	ldd	r26, Y+3	; 0x03
    226c:	bc 81       	ldd	r27, Y+4	; 0x04
    226e:	89 2f       	mov	r24, r25
    2270:	9a 2f       	mov	r25, r26
    2272:	ab 2f       	mov	r26, r27
    2274:	bb 27       	eor	r27, r27
    2276:	80 83       	st	Z, r24
   	UBRR1L = UBRR1SET & 0XFF;			    
    2278:	ec ec       	ldi	r30, 0xCC	; 204
    227a:	f0 e0       	ldi	r31, 0x00	; 0
    227c:	89 81       	ldd	r24, Y+1	; 0x01
    227e:	80 83       	st	Z, r24
	//Enable receiver and transmitter 
	UCSR1B = (1<<RXEN1)|(1<<TXEN1)|(1<<RXCIE1);
    2280:	e9 ec       	ldi	r30, 0xC9	; 201
    2282:	f0 e0       	ldi	r31, 0x00	; 0
    2284:	88 e9       	ldi	r24, 0x98	; 152
    2286:	80 83       	st	Z, r24
	//Set frame format: 8data, 1stop bit
	UCSR1C = (0<<USBS1)|(3<<UCSZ10);
    2288:	ea ec       	ldi	r30, 0xCA	; 202
    228a:	f0 e0       	ldi	r31, 0x00	; 0
    228c:	86 e0       	ldi	r24, 0x06	; 6
    228e:	80 83       	st	Z, r24
  }
    2290:	28 96       	adiw	r28, 0x08	; 8
    2292:	0f b6       	in	r0, 0x3f	; 63
    2294:	f8 94       	cli
    2296:	de bf       	out	0x3e, r29	; 62
    2298:	0f be       	out	0x3f, r0	; 63
    229a:	cd bf       	out	0x3d, r28	; 61
    229c:	cf 91       	pop	r28
    229e:	df 91       	pop	r29
    22a0:	08 95       	ret

000022a2 <USART0_Read>:
//////////////////////////////////////////////////////////////////////////////////////


// Uart0 Leesfunctie
unsigned char USART0_Read ( void ) 
  {
    22a2:	df 93       	push	r29
    22a4:	cf 93       	push	r28
    22a6:	cd b7       	in	r28, 0x3d	; 61
    22a8:	de b7       	in	r29, 0x3e	; 62
  	while ( !(UCSR0A &  (_BV(RXC0))) ); 	// Wait until data is received
    22aa:	e0 ec       	ldi	r30, 0xC0	; 192
    22ac:	f0 e0       	ldi	r31, 0x00	; 0
    22ae:	80 81       	ld	r24, Z
    22b0:	88 23       	and	r24, r24
    22b2:	dc f7       	brge	.-10     	; 0x22aa <USART0_Read+0x8>
 	return UDR0;							// Return the received byte
    22b4:	e6 ec       	ldi	r30, 0xC6	; 198
    22b6:	f0 e0       	ldi	r31, 0x00	; 0
    22b8:	80 81       	ld	r24, Z
  } 
    22ba:	cf 91       	pop	r28
    22bc:	df 91       	pop	r29
    22be:	08 95       	ret

000022c0 <USART0_Write>:

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
    22c0:	df 93       	push	r29
    22c2:	cf 93       	push	r28
    22c4:	0f 92       	push	r0
    22c6:	cd b7       	in	r28, 0x3d	; 61
    22c8:	de b7       	in	r29, 0x3e	; 62
    22ca:	89 83       	std	Y+1, r24	; 0x01
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wait until the transmit buffer is empty
    22cc:	e0 ec       	ldi	r30, 0xC0	; 192
    22ce:	f0 e0       	ldi	r31, 0x00	; 0
    22d0:	80 81       	ld	r24, Z
    22d2:	88 2f       	mov	r24, r24
    22d4:	90 e0       	ldi	r25, 0x00	; 0
    22d6:	80 72       	andi	r24, 0x20	; 32
    22d8:	90 70       	andi	r25, 0x00	; 0
    22da:	00 97       	sbiw	r24, 0x00	; 0
    22dc:	b9 f3       	breq	.-18     	; 0x22cc <USART0_Write+0xc>
	UDR0 = data;   						// Put data in UDR
    22de:	e6 ec       	ldi	r30, 0xC6	; 198
    22e0:	f0 e0       	ldi	r31, 0x00	; 0
    22e2:	89 81       	ldd	r24, Y+1	; 0x01
    22e4:	80 83       	st	Z, r24
  } 
    22e6:	0f 90       	pop	r0
    22e8:	cf 91       	pop	r28
    22ea:	df 91       	pop	r29
    22ec:	08 95       	ret

000022ee <USART0_WriteInt>:
 *			USART0_WriteInt(044,OCT);			// Ocal
 *			USART0_WriteInt(0b11010111,BIN);	// Binary
 */

void USART0_WriteInt(int16_t number, uint8_t base)
{
    22ee:	df 93       	push	r29
    22f0:	cf 93       	push	r28
    22f2:	cd b7       	in	r28, 0x3d	; 61
    22f4:	de b7       	in	r29, 0x3e	; 62
    22f6:	64 97       	sbiw	r28, 0x14	; 20
    22f8:	0f b6       	in	r0, 0x3f	; 63
    22fa:	f8 94       	cli
    22fc:	de bf       	out	0x3e, r29	; 62
    22fe:	0f be       	out	0x3f, r0	; 63
    2300:	cd bf       	out	0x3d, r28	; 61
    2302:	9b 8b       	std	Y+19, r25	; 0x13
    2304:	8a 8b       	std	Y+18, r24	; 0x12
    2306:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2308:	8c 89       	ldd	r24, Y+20	; 0x14
    230a:	48 2f       	mov	r20, r24
    230c:	50 e0       	ldi	r21, 0x00	; 0
    230e:	8a 89       	ldd	r24, Y+18	; 0x12
    2310:	9b 89       	ldd	r25, Y+19	; 0x13
    2312:	9e 01       	movw	r18, r28
    2314:	2f 5f       	subi	r18, 0xFF	; 255
    2316:	3f 4f       	sbci	r19, 0xFF	; 255
    2318:	b9 01       	movw	r22, r18
    231a:	0e 94 0b 1a 	call	0x3416	; 0x3416 <itoa>
	USART0_WriteString(&buffer[0]);
    231e:	ce 01       	movw	r24, r28
    2320:	01 96       	adiw	r24, 0x01	; 1
    2322:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
}
    2326:	64 96       	adiw	r28, 0x14	; 20
    2328:	0f b6       	in	r0, 0x3f	; 63
    232a:	f8 94       	cli
    232c:	de bf       	out	0x3e, r29	; 62
    232e:	0f be       	out	0x3f, r0	; 63
    2330:	cd bf       	out	0x3d, r28	; 61
    2332:	cf 91       	pop	r28
    2334:	df 91       	pop	r29
    2336:	08 95       	ret

00002338 <USART0_WriteIntLength>:
 *			USART0_WriteIntLength(1024,DEC,6);  		// Decimal
 *			USART0_WriteIntLength(044,OCT,4);			// Ocal
 *			USART0_WriteIntLength(0b11010111,BIN,8); 	// Binary
 */
void USART0_WriteIntLength(int16_t number, uint8_t base, uint8_t length)
{
    2338:	df 93       	push	r29
    233a:	cf 93       	push	r28
    233c:	cd b7       	in	r28, 0x3d	; 61
    233e:	de b7       	in	r29, 0x3e	; 62
    2340:	66 97       	sbiw	r28, 0x16	; 22
    2342:	0f b6       	in	r0, 0x3f	; 63
    2344:	f8 94       	cli
    2346:	de bf       	out	0x3e, r29	; 62
    2348:	0f be       	out	0x3f, r0	; 63
    234a:	cd bf       	out	0x3d, r28	; 61
    234c:	9c 8b       	std	Y+20, r25	; 0x14
    234e:	8b 8b       	std	Y+19, r24	; 0x13
    2350:	6d 8b       	std	Y+21, r22	; 0x15
    2352:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2354:	8d 89       	ldd	r24, Y+21	; 0x15
    2356:	48 2f       	mov	r20, r24
    2358:	50 e0       	ldi	r21, 0x00	; 0
    235a:	8b 89       	ldd	r24, Y+19	; 0x13
    235c:	9c 89       	ldd	r25, Y+20	; 0x14
    235e:	9e 01       	movw	r18, r28
    2360:	2e 5f       	subi	r18, 0xFE	; 254
    2362:	3f 4f       	sbci	r19, 0xFF	; 255
    2364:	b9 01       	movw	r22, r18
    2366:	0e 94 0b 1a 	call	0x3416	; 0x3416 <itoa>
	int8_t cnt = length - strlen(buffer);
    236a:	ce 01       	movw	r24, r28
    236c:	02 96       	adiw	r24, 0x02	; 2
    236e:	0e 94 02 1a 	call	0x3404	; 0x3404 <strlen>
    2372:	98 2f       	mov	r25, r24
    2374:	8e 89       	ldd	r24, Y+22	; 0x16
    2376:	89 1b       	sub	r24, r25
    2378:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    237a:	89 81       	ldd	r24, Y+1	; 0x01
    237c:	18 16       	cp	r1, r24
    237e:	7c f4       	brge	.+30     	; 0x239e <USART0_WriteIntLength+0x66>
    2380:	06 c0       	rjmp	.+12     	; 0x238e <USART0_WriteIntLength+0x56>
		for(; cnt > 0; cnt--, USART0_Write('0'));
    2382:	89 81       	ldd	r24, Y+1	; 0x01
    2384:	81 50       	subi	r24, 0x01	; 1
    2386:	89 83       	std	Y+1, r24	; 0x01
    2388:	80 e3       	ldi	r24, 0x30	; 48
    238a:	0e 94 60 11 	call	0x22c0	; 0x22c0 <USART0_Write>
    238e:	89 81       	ldd	r24, Y+1	; 0x01
    2390:	18 16       	cp	r1, r24
    2392:	bc f3       	brlt	.-18     	; 0x2382 <USART0_WriteIntLength+0x4a>
		USART0_WriteString(&buffer[0]);
    2394:	ce 01       	movw	r24, r28
    2396:	02 96       	adiw	r24, 0x02	; 2
    2398:	0e 94 12 12 	call	0x2424	; 0x2424 <USART0_WriteString>
    239c:	09 c0       	rjmp	.+18     	; 0x23b0 <USART0_WriteIntLength+0x78>
	}
	else 
		USART0_WriteStringLength(&buffer[0],length,-cnt);
    239e:	89 81       	ldd	r24, Y+1	; 0x01
    23a0:	81 95       	neg	r24
    23a2:	28 2f       	mov	r18, r24
    23a4:	ce 01       	movw	r24, r28
    23a6:	02 96       	adiw	r24, 0x02	; 2
    23a8:	6e 89       	ldd	r22, Y+22	; 0x16
    23aa:	42 2f       	mov	r20, r18
    23ac:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <USART0_WriteStringLength>
}
    23b0:	66 96       	adiw	r28, 0x16	; 22
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
    23bc:	cf 91       	pop	r28
    23be:	df 91       	pop	r29
    23c0:	08 95       	ret

000023c2 <USART0_WriteStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void USART0_WriteStringLength(char *string, uint8_t length, uint8_t offset)
{
    23c2:	df 93       	push	r29
    23c4:	cf 93       	push	r28
    23c6:	00 d0       	rcall	.+0      	; 0x23c8 <USART0_WriteStringLength+0x6>
    23c8:	00 d0       	rcall	.+0      	; 0x23ca <USART0_WriteStringLength+0x8>
    23ca:	cd b7       	in	r28, 0x3d	; 61
    23cc:	de b7       	in	r29, 0x3e	; 62
    23ce:	9a 83       	std	Y+2, r25	; 0x02
    23d0:	89 83       	std	Y+1, r24	; 0x01
    23d2:	6b 83       	std	Y+3, r22	; 0x03
    23d4:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    23d6:	8c 81       	ldd	r24, Y+4	; 0x04
    23d8:	28 2f       	mov	r18, r24
    23da:	30 e0       	ldi	r19, 0x00	; 0
    23dc:	89 81       	ldd	r24, Y+1	; 0x01
    23de:	9a 81       	ldd	r25, Y+2	; 0x02
    23e0:	82 0f       	add	r24, r18
    23e2:	93 1f       	adc	r25, r19
    23e4:	9a 83       	std	Y+2, r25	; 0x02
    23e6:	89 83       	std	Y+1, r24	; 0x01
    23e8:	0e c0       	rjmp	.+28     	; 0x2406 <USART0_WriteStringLength+0x44>
		USART0_Write(*string++);
    23ea:	e9 81       	ldd	r30, Y+1	; 0x01
    23ec:	fa 81       	ldd	r31, Y+2	; 0x02
    23ee:	20 81       	ld	r18, Z
    23f0:	89 81       	ldd	r24, Y+1	; 0x01
    23f2:	9a 81       	ldd	r25, Y+2	; 0x02
    23f4:	01 96       	adiw	r24, 0x01	; 1
    23f6:	9a 83       	std	Y+2, r25	; 0x02
    23f8:	89 83       	std	Y+1, r24	; 0x01
    23fa:	82 2f       	mov	r24, r18
    23fc:	0e 94 60 11 	call	0x22c0	; 0x22c0 <USART0_Write>
 *			// No matter if the specified length is 40 characters!
 *
 */
void USART0_WriteStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2400:	8b 81       	ldd	r24, Y+3	; 0x03
    2402:	81 50       	subi	r24, 0x01	; 1
    2404:	8b 83       	std	Y+3, r24	; 0x03
    2406:	e9 81       	ldd	r30, Y+1	; 0x01
    2408:	fa 81       	ldd	r31, Y+2	; 0x02
    240a:	80 81       	ld	r24, Z
    240c:	88 23       	and	r24, r24
    240e:	19 f0       	breq	.+6      	; 0x2416 <USART0_WriteStringLength+0x54>
    2410:	8b 81       	ldd	r24, Y+3	; 0x03
    2412:	88 23       	and	r24, r24
    2414:	51 f7       	brne	.-44     	; 0x23ea <USART0_WriteStringLength+0x28>
		USART0_Write(*string++);
}
    2416:	0f 90       	pop	r0
    2418:	0f 90       	pop	r0
    241a:	0f 90       	pop	r0
    241c:	0f 90       	pop	r0
    241e:	cf 91       	pop	r28
    2420:	df 91       	pop	r29
    2422:	08 95       	ret

00002424 <USART0_WriteString>:

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
    2424:	df 93       	push	r29
    2426:	cf 93       	push	r28
    2428:	00 d0       	rcall	.+0      	; 0x242a <USART0_WriteString+0x6>
    242a:	cd b7       	in	r28, 0x3d	; 61
    242c:	de b7       	in	r29, 0x3e	; 62
    242e:	9a 83       	std	Y+2, r25	; 0x02
    2430:	89 83       	std	Y+1, r24	; 0x01
    2432:	14 c0       	rjmp	.+40     	; 0x245c <USART0_WriteString+0x38>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wait until the transmit buffer is empty
    2434:	e0 ec       	ldi	r30, 0xC0	; 192
    2436:	f0 e0       	ldi	r31, 0x00	; 0
    2438:	80 81       	ld	r24, Z
    243a:	88 2f       	mov	r24, r24
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	80 72       	andi	r24, 0x20	; 32
    2440:	90 70       	andi	r25, 0x00	; 0
    2442:	00 97       	sbiw	r24, 0x00	; 0
    2444:	b9 f3       	breq	.-18     	; 0x2434 <USART0_WriteString+0x10>
  		UDR0 = *S++;						// Put data(character) in UDR
    2446:	a6 ec       	ldi	r26, 0xC6	; 198
    2448:	b0 e0       	ldi	r27, 0x00	; 0
    244a:	e9 81       	ldd	r30, Y+1	; 0x01
    244c:	fa 81       	ldd	r31, Y+2	; 0x02
    244e:	80 81       	ld	r24, Z
    2450:	8c 93       	st	X, r24
    2452:	89 81       	ldd	r24, Y+1	; 0x01
    2454:	9a 81       	ldd	r25, Y+2	; 0x02
    2456:	01 96       	adiw	r24, 0x01	; 1
    2458:	9a 83       	std	Y+2, r25	; 0x02
    245a:	89 83       	std	Y+1, r24	; 0x01
}

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    245c:	e9 81       	ldd	r30, Y+1	; 0x01
    245e:	fa 81       	ldd	r31, Y+2	; 0x02
    2460:	80 81       	ld	r24, Z
    2462:	88 23       	and	r24, r24
    2464:	39 f7       	brne	.-50     	; 0x2434 <USART0_WriteString+0x10>
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wait until the transmit buffer is empty
  		UDR0 = *S++;						// Put data(character) in UDR
   	  }
  } 
    2466:	0f 90       	pop	r0
    2468:	0f 90       	pop	r0
    246a:	cf 91       	pop	r28
    246c:	df 91       	pop	r29
    246e:	08 95       	ret

00002470 <USART1_Read>:
//	USART 1 Read/Write Functions													//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Uart1 Leesfunctie
unsigned char USART1_Read ( void ) 
  {
    2470:	df 93       	push	r29
    2472:	cf 93       	push	r28
    2474:	cd b7       	in	r28, 0x3d	; 61
    2476:	de b7       	in	r29, 0x3e	; 62
  	while ( !(UCSR1A &  (_BV(RXC1))) ); 	// Wait until data is received
    2478:	e8 ec       	ldi	r30, 0xC8	; 200
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	80 81       	ld	r24, Z
    247e:	88 23       	and	r24, r24
    2480:	dc f7       	brge	.-10     	; 0x2478 <USART1_Read+0x8>
 	return UDR1;							// Return the received byte
    2482:	ee ec       	ldi	r30, 0xCE	; 206
    2484:	f0 e0       	ldi	r31, 0x00	; 0
    2486:	80 81       	ld	r24, Z
  } 
    2488:	cf 91       	pop	r28
    248a:	df 91       	pop	r29
    248c:	08 95       	ret

0000248e <USART1_Write>:

// Uart1 zendfunctie
void USART1_Write( unsigned char data ) 
  { 
    248e:	df 93       	push	r29
    2490:	cf 93       	push	r28
    2492:	0f 92       	push	r0
    2494:	cd b7       	in	r28, 0x3d	; 61
    2496:	de b7       	in	r29, 0x3e	; 62
    2498:	89 83       	std	Y+1, r24	; 0x01
   	while (!(UCSR1A & (1 << UDRE1)));  	// Wait until the transmit buffer is empty
    249a:	e8 ec       	ldi	r30, 0xC8	; 200
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	80 81       	ld	r24, Z
    24a0:	88 2f       	mov	r24, r24
    24a2:	90 e0       	ldi	r25, 0x00	; 0
    24a4:	80 72       	andi	r24, 0x20	; 32
    24a6:	90 70       	andi	r25, 0x00	; 0
    24a8:	00 97       	sbiw	r24, 0x00	; 0
    24aa:	b9 f3       	breq	.-18     	; 0x249a <USART1_Write+0xc>
	UDR1 = data;   						// Put data in UDR
    24ac:	ee ec       	ldi	r30, 0xCE	; 206
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	89 81       	ldd	r24, Y+1	; 0x01
    24b2:	80 83       	st	Z, r24
  } 
    24b4:	0f 90       	pop	r0
    24b6:	cf 91       	pop	r28
    24b8:	df 91       	pop	r29
    24ba:	08 95       	ret

000024bc <USART1_WriteString>:

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
    24bc:	df 93       	push	r29
    24be:	cf 93       	push	r28
    24c0:	00 d0       	rcall	.+0      	; 0x24c2 <USART1_WriteString+0x6>
    24c2:	cd b7       	in	r28, 0x3d	; 61
    24c4:	de b7       	in	r29, 0x3e	; 62
    24c6:	9a 83       	std	Y+2, r25	; 0x02
    24c8:	89 83       	std	Y+1, r24	; 0x01
    24ca:	14 c0       	rjmp	.+40     	; 0x24f4 <USART1_WriteString+0x38>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wait until the transmit buffer is empty
    24cc:	e8 ec       	ldi	r30, 0xC8	; 200
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	80 81       	ld	r24, Z
    24d2:	88 2f       	mov	r24, r24
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	80 72       	andi	r24, 0x20	; 32
    24d8:	90 70       	andi	r25, 0x00	; 0
    24da:	00 97       	sbiw	r24, 0x00	; 0
    24dc:	b9 f3       	breq	.-18     	; 0x24cc <USART1_WriteString+0x10>
  		UDR1 = *S++;						// Put data(character) in UDR
    24de:	ae ec       	ldi	r26, 0xCE	; 206
    24e0:	b0 e0       	ldi	r27, 0x00	; 0
    24e2:	e9 81       	ldd	r30, Y+1	; 0x01
    24e4:	fa 81       	ldd	r31, Y+2	; 0x02
    24e6:	80 81       	ld	r24, Z
    24e8:	8c 93       	st	X, r24
    24ea:	89 81       	ldd	r24, Y+1	; 0x01
    24ec:	9a 81       	ldd	r25, Y+2	; 0x02
    24ee:	01 96       	adiw	r24, 0x01	; 1
    24f0:	9a 83       	std	Y+2, r25	; 0x02
    24f2:	89 83       	std	Y+1, r24	; 0x01
  } 

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    24f4:	e9 81       	ldd	r30, Y+1	; 0x01
    24f6:	fa 81       	ldd	r31, Y+2	; 0x02
    24f8:	80 81       	ld	r24, Z
    24fa:	88 23       	and	r24, r24
    24fc:	39 f7       	brne	.-50     	; 0x24cc <USART1_WriteString+0x10>
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wait until the transmit buffer is empty
  		UDR1 = *S++;						// Put data(character) in UDR
   	  }
  } 
    24fe:	0f 90       	pop	r0
    2500:	0f 90       	pop	r0
    2502:	cf 91       	pop	r28
    2504:	df 91       	pop	r29
    2506:	08 95       	ret

00002508 <__vector_20>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Usart1 Recieve Interrupt Service Routine
ISR(USART0_RX_vect)
  {
    2508:	1f 92       	push	r1
    250a:	0f 92       	push	r0
    250c:	0f b6       	in	r0, 0x3f	; 63
    250e:	0f 92       	push	r0
    2510:	11 24       	eor	r1, r1
    2512:	df 93       	push	r29
    2514:	cf 93       	push	r28
    2516:	cd b7       	in	r28, 0x3d	; 61
    2518:	de b7       	in	r29, 0x3e	; 62
	//Code for handle data from uart0 
  }
    251a:	cf 91       	pop	r28
    251c:	df 91       	pop	r29
    251e:	0f 90       	pop	r0
    2520:	0f be       	out	0x3f, r0	; 63
    2522:	0f 90       	pop	r0
    2524:	1f 90       	pop	r1
    2526:	18 95       	reti

00002528 <__vector_28>:


// UART1 is used for the communication between the APC220 and the main controller
// Usart1 Recieve Interrupt Service Routine
ISR(USART1_RX_vect)
  {
    2528:	1f 92       	push	r1
    252a:	0f 92       	push	r0
    252c:	0f b6       	in	r0, 0x3f	; 63
    252e:	0f 92       	push	r0
    2530:	11 24       	eor	r1, r1
    2532:	2f 93       	push	r18
    2534:	3f 93       	push	r19
    2536:	4f 93       	push	r20
    2538:	5f 93       	push	r21
    253a:	6f 93       	push	r22
    253c:	7f 93       	push	r23
    253e:	8f 93       	push	r24
    2540:	9f 93       	push	r25
    2542:	af 93       	push	r26
    2544:	bf 93       	push	r27
    2546:	ef 93       	push	r30
    2548:	ff 93       	push	r31
    254a:	df 93       	push	r29
    254c:	cf 93       	push	r28
    254e:	cd b7       	in	r28, 0x3d	; 61
    2550:	de b7       	in	r29, 0x3e	; 62
  	RF_Protocol_Decoder(UDR1);
    2552:	ee ec       	ldi	r30, 0xCE	; 206
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	80 81       	ld	r24, Z
    2558:	0e 94 e2 12 	call	0x25c4	; 0x25c4 <RF_Protocol_Decoder>
  } 
    255c:	cf 91       	pop	r28
    255e:	df 91       	pop	r29
    2560:	ff 91       	pop	r31
    2562:	ef 91       	pop	r30
    2564:	bf 91       	pop	r27
    2566:	af 91       	pop	r26
    2568:	9f 91       	pop	r25
    256a:	8f 91       	pop	r24
    256c:	7f 91       	pop	r23
    256e:	6f 91       	pop	r22
    2570:	5f 91       	pop	r21
    2572:	4f 91       	pop	r20
    2574:	3f 91       	pop	r19
    2576:	2f 91       	pop	r18
    2578:	0f 90       	pop	r0
    257a:	0f be       	out	0x3f, r0	; 63
    257c:	0f 90       	pop	r0
    257e:	1f 90       	pop	r1
    2580:	18 95       	reti

00002582 <RF_ReceivedDataHandler_DUMMY>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
//RF_ReceivedDataHandler
//void RF_ReceivedDataHandler (unsigned char ControlByte, char *InformationBytes)

void RF_ReceivedDataHandler_DUMMY(unsigned char ControlByte, char *InformationBytes){}
    2582:	df 93       	push	r29
    2584:	cf 93       	push	r28
    2586:	00 d0       	rcall	.+0      	; 0x2588 <RF_ReceivedDataHandler_DUMMY+0x6>
    2588:	0f 92       	push	r0
    258a:	cd b7       	in	r28, 0x3d	; 61
    258c:	de b7       	in	r29, 0x3e	; 62
    258e:	89 83       	std	Y+1, r24	; 0x01
    2590:	7b 83       	std	Y+3, r23	; 0x03
    2592:	6a 83       	std	Y+2, r22	; 0x02
    2594:	0f 90       	pop	r0
    2596:	0f 90       	pop	r0
    2598:	0f 90       	pop	r0
    259a:	cf 91       	pop	r28
    259c:	df 91       	pop	r29
    259e:	08 95       	ret

000025a0 <RF_SetReceivedDataHandler>:
static void (*RF_ReceivedDataHandler)(unsigned char, char[32]) = RF_ReceivedDataHandler_DUMMY;
void RF_SetReceivedDataHandler(void (*requestedRFDataHandler)(unsigned char, char[32]))
  {
    25a0:	df 93       	push	r29
    25a2:	cf 93       	push	r28
    25a4:	00 d0       	rcall	.+0      	; 0x25a6 <RF_SetReceivedDataHandler+0x6>
    25a6:	cd b7       	in	r28, 0x3d	; 61
    25a8:	de b7       	in	r29, 0x3e	; 62
    25aa:	9a 83       	std	Y+2, r25	; 0x02
    25ac:	89 83       	std	Y+1, r24	; 0x01
	RF_ReceivedDataHandler = requestedRFDataHandler;
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	9a 81       	ldd	r25, Y+2	; 0x02
    25b2:	90 93 a7 01 	sts	0x01A7, r25
    25b6:	80 93 a6 01 	sts	0x01A6, r24
  }
    25ba:	0f 90       	pop	r0
    25bc:	0f 90       	pop	r0
    25be:	cf 91       	pop	r28
    25c0:	df 91       	pop	r29
    25c2:	08 95       	ret

000025c4 <RF_Protocol_Decoder>:


// This Function handles the recieved data
void RF_Protocol_Decoder(unsigned char ReceivedByte)
  {
    25c4:	df 93       	push	r29
    25c6:	cf 93       	push	r28
    25c8:	00 d0       	rcall	.+0      	; 0x25ca <RF_Protocol_Decoder+0x6>
    25ca:	00 d0       	rcall	.+0      	; 0x25cc <RF_Protocol_Decoder+0x8>
    25cc:	0f 92       	push	r0
    25ce:	cd b7       	in	r28, 0x3d	; 61
    25d0:	de b7       	in	r29, 0x3e	; 62
    25d2:	89 83       	std	Y+1, r24	; 0x01
	static char RecievedInformationBytes[32];
	// This variable keep the current number of information byte
	static unsigned char InformationByteCounter = 0;

	// If last received byte was more than 200ms ago, then TIMEOUT
	if(getStopwatch1() > 200)
    25d4:	80 91 69 03 	lds	r24, 0x0369
    25d8:	90 91 6a 03 	lds	r25, 0x036A
    25dc:	89 3c       	cpi	r24, 0xC9	; 201
    25de:	91 05       	cpc	r25, r1
    25e0:	e8 f0       	brcs	.+58     	; 0x261c <RF_Protocol_Decoder+0x58>
	  {
		// Clear all data			
		State = 0;
    25e2:	10 92 23 03 	sts	0x0323, r1
		ReceivedBytes = 0;
    25e6:	10 92 22 03 	sts	0x0322, r1
		BytesToReceive = 0;
    25ea:	10 92 21 03 	sts	0x0321, r1
		InformationSize = 0;
    25ee:	10 92 20 03 	sts	0x0320, r1
		RecievedControlByte = 0;
    25f2:	10 92 1f 03 	sts	0x031F, r1
		memset(RecievedInformationBytes, 0 ,32);
    25f6:	8f ef       	ldi	r24, 0xFF	; 255
    25f8:	92 e0       	ldi	r25, 0x02	; 2
    25fa:	60 e0       	ldi	r22, 0x00	; 0
    25fc:	70 e0       	ldi	r23, 0x00	; 0
    25fe:	40 e2       	ldi	r20, 0x20	; 32
    2600:	50 e0       	ldi	r21, 0x00	; 0
    2602:	0e 94 fb 19 	call	0x33f6	; 0x33f6 <memset>
		InformationByteCounter = 0;
    2606:	10 92 fe 02 	sts	0x02FE, r1
		// Stop stopwatch
		stopStopwatch1();
    260a:	80 91 68 03 	lds	r24, 0x0368
    260e:	8e 7f       	andi	r24, 0xFE	; 254
    2610:	80 93 68 03 	sts	0x0368, r24
		// Reset stopwatch
		setStopwatch1(0);
    2614:	10 92 6a 03 	sts	0x036A, r1
    2618:	10 92 69 03 	sts	0x0369, r1
	  }


	switch(State)		
    261c:	80 91 23 03 	lds	r24, 0x0323
    2620:	28 2f       	mov	r18, r24
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	3d 83       	std	Y+5, r19	; 0x05
    2626:	2c 83       	std	Y+4, r18	; 0x04
    2628:	8c 81       	ldd	r24, Y+4	; 0x04
    262a:	9d 81       	ldd	r25, Y+5	; 0x05
    262c:	82 30       	cpi	r24, 0x02	; 2
    262e:	91 05       	cpc	r25, r1
    2630:	09 f4       	brne	.+2      	; 0x2634 <RF_Protocol_Decoder+0x70>
    2632:	4d c0       	rjmp	.+154    	; 0x26ce <RF_Protocol_Decoder+0x10a>
    2634:	2c 81       	ldd	r18, Y+4	; 0x04
    2636:	3d 81       	ldd	r19, Y+5	; 0x05
    2638:	23 30       	cpi	r18, 0x03	; 3
    263a:	31 05       	cpc	r19, r1
    263c:	54 f4       	brge	.+20     	; 0x2652 <RF_Protocol_Decoder+0x8e>
    263e:	8c 81       	ldd	r24, Y+4	; 0x04
    2640:	9d 81       	ldd	r25, Y+5	; 0x05
    2642:	00 97       	sbiw	r24, 0x00	; 0
    2644:	c9 f0       	breq	.+50     	; 0x2678 <RF_Protocol_Decoder+0xb4>
    2646:	2c 81       	ldd	r18, Y+4	; 0x04
    2648:	3d 81       	ldd	r19, Y+5	; 0x05
    264a:	21 30       	cpi	r18, 0x01	; 1
    264c:	31 05       	cpc	r19, r1
    264e:	51 f1       	breq	.+84     	; 0x26a4 <RF_Protocol_Decoder+0xe0>
    2650:	ca c0       	rjmp	.+404    	; 0x27e6 <RF_Protocol_Decoder+0x222>
    2652:	8c 81       	ldd	r24, Y+4	; 0x04
    2654:	9d 81       	ldd	r25, Y+5	; 0x05
    2656:	84 30       	cpi	r24, 0x04	; 4
    2658:	91 05       	cpc	r25, r1
    265a:	09 f4       	brne	.+2      	; 0x265e <RF_Protocol_Decoder+0x9a>
    265c:	61 c0       	rjmp	.+194    	; 0x2720 <RF_Protocol_Decoder+0x15c>
    265e:	2c 81       	ldd	r18, Y+4	; 0x04
    2660:	3d 81       	ldd	r19, Y+5	; 0x05
    2662:	24 30       	cpi	r18, 0x04	; 4
    2664:	31 05       	cpc	r19, r1
    2666:	0c f4       	brge	.+2      	; 0x266a <RF_Protocol_Decoder+0xa6>
    2668:	49 c0       	rjmp	.+146    	; 0x26fc <RF_Protocol_Decoder+0x138>
    266a:	8c 81       	ldd	r24, Y+4	; 0x04
    266c:	9d 81       	ldd	r25, Y+5	; 0x05
    266e:	85 30       	cpi	r24, 0x05	; 5
    2670:	91 05       	cpc	r25, r1
    2672:	09 f4       	brne	.+2      	; 0x2676 <RF_Protocol_Decoder+0xb2>
    2674:	78 c0       	rjmp	.+240    	; 0x2766 <RF_Protocol_Decoder+0x1a2>
    2676:	b7 c0       	rjmp	.+366    	; 0x27e6 <RF_Protocol_Decoder+0x222>
  	  {
  		// State 0 : IDLE
		case 0 :  {
					// If the StartByte received
	  	  			if (ReceivedByte == Protocol_StartByte ) 
    2678:	89 81       	ldd	r24, Y+1	; 0x01
    267a:	81 30       	cpi	r24, 0x01	; 1
    267c:	81 f4       	brne	.+32     	; 0x269e <RF_Protocol_Decoder+0xda>
				  	  {
				  		// Go to next state
				  		State++;
    267e:	80 91 23 03 	lds	r24, 0x0323
    2682:	8f 5f       	subi	r24, 0xFF	; 255
    2684:	80 93 23 03 	sts	0x0323, r24
						// Received = 0 + 1
						ReceivedBytes++;
    2688:	80 91 22 03 	lds	r24, 0x0322
    268c:	8f 5f       	subi	r24, 0xFF	; 255
    268e:	80 93 22 03 	sts	0x0322, r24
						// Stat TimeOut stopwatch
						startStopwatch1();
    2692:	80 91 68 03 	lds	r24, 0x0368
    2696:	81 60       	ori	r24, 0x01	; 1
    2698:	80 93 68 03 	sts	0x0368, r24
    269c:	a4 c0       	rjmp	.+328    	; 0x27e6 <RF_Protocol_Decoder+0x222>
					  }
					else
					  {
						State = 0;
    269e:	10 92 23 03 	sts	0x0323, r1
    26a2:	a1 c0       	rjmp	.+322    	; 0x27e6 <RF_Protocol_Decoder+0x222>
					break; // Go to end of case
				  }	
		// State 1 : Check Adress
		case 1 :  {
					// If the ReceivedByte is My_Adress
					if (ReceivedByte == My_Adress)
    26a4:	89 81       	ldd	r24, Y+1	; 0x01
    26a6:	8f 3f       	cpi	r24, 0xFF	; 255
    26a8:	59 f4       	brne	.+22     	; 0x26c0 <RF_Protocol_Decoder+0xfc>
					  {
				  		// Received + 1
						ReceivedBytes++;
    26aa:	80 91 22 03 	lds	r24, 0x0322
    26ae:	8f 5f       	subi	r24, 0xFF	; 255
    26b0:	80 93 22 03 	sts	0x0322, r24
						// Go to the next state
				  		State++;
    26b4:	80 91 23 03 	lds	r24, 0x0323
    26b8:	8f 5f       	subi	r24, 0xFF	; 255
    26ba:	80 93 23 03 	sts	0x0323, r24
    26be:	02 c0       	rjmp	.+4      	; 0x26c4 <RF_Protocol_Decoder+0x100>
					  }
					else
					  {
				  		// Otherwise go to the first statement 
						State = 0;
    26c0:	10 92 23 03 	sts	0x0323, r1
					  }

					// Reset stopwatch
					setStopwatch1(0);			
    26c4:	10 92 6a 03 	sts	0x036A, r1
    26c8:	10 92 69 03 	sts	0x0369, r1
    26cc:	8c c0       	rjmp	.+280    	; 0x27e6 <RF_Protocol_Decoder+0x222>
					break; // Go to end of case
				  }					
		// State 2: Check message size and calculate Information size
		case 2 :  {
					// The RecievedByte in this state contains the size of the message
					BytesToReceive = ReceivedByte;
    26ce:	89 81       	ldd	r24, Y+1	; 0x01
    26d0:	80 93 21 03 	sts	0x0321, r24
					// Calcule the size of information bytes : That is BytesToReceive minus startbyte, adressbyte, lenghtbyte, controlbyte and stopbyte = 5
					InformationSize = (BytesToReceive - 5);
    26d4:	80 91 21 03 	lds	r24, 0x0321
    26d8:	85 50       	subi	r24, 0x05	; 5
    26da:	80 93 20 03 	sts	0x0320, r24
					// Received + 1
					ReceivedBytes++;
    26de:	80 91 22 03 	lds	r24, 0x0322
    26e2:	8f 5f       	subi	r24, 0xFF	; 255
    26e4:	80 93 22 03 	sts	0x0322, r24
					// Go to the next state
					State++;
    26e8:	80 91 23 03 	lds	r24, 0x0323
    26ec:	8f 5f       	subi	r24, 0xFF	; 255
    26ee:	80 93 23 03 	sts	0x0323, r24

					// Reset stopwatch
					setStopwatch1(0);
    26f2:	10 92 6a 03 	sts	0x036A, r1
    26f6:	10 92 69 03 	sts	0x0369, r1
    26fa:	75 c0       	rjmp	.+234    	; 0x27e6 <RF_Protocol_Decoder+0x222>
				  }					
	
		// State 3: Check control byte
		case 3 :  {
					// Put the ReceivedByte in RecievedControlByte
					RecievedControlByte = ReceivedByte;
    26fc:	89 81       	ldd	r24, Y+1	; 0x01
    26fe:	80 93 1f 03 	sts	0x031F, r24
					// Received + 1
					ReceivedBytes++;
    2702:	80 91 22 03 	lds	r24, 0x0322
    2706:	8f 5f       	subi	r24, 0xFF	; 255
    2708:	80 93 22 03 	sts	0x0322, r24
					// Go to the next state
					State++;
    270c:	80 91 23 03 	lds	r24, 0x0323
    2710:	8f 5f       	subi	r24, 0xFF	; 255
    2712:	80 93 23 03 	sts	0x0323, r24

					// Reset stopwatch
					setStopwatch1(0);
    2716:	10 92 6a 03 	sts	0x036A, r1
    271a:	10 92 69 03 	sts	0x0369, r1
    271e:	63 c0       	rjmp	.+198    	; 0x27e6 <RF_Protocol_Decoder+0x222>
				  }					

		// State 4: 
		case 4 :  {
					// Fill information array with received byte(s)
					RecievedInformationBytes[InformationByteCounter] = ReceivedByte;
    2720:	80 91 fe 02 	lds	r24, 0x02FE
    2724:	88 2f       	mov	r24, r24
    2726:	90 e0       	ldi	r25, 0x00	; 0
    2728:	fc 01       	movw	r30, r24
    272a:	e1 50       	subi	r30, 0x01	; 1
    272c:	fd 4f       	sbci	r31, 0xFD	; 253
    272e:	89 81       	ldd	r24, Y+1	; 0x01
    2730:	80 83       	st	Z, r24
					// InformationByteCounter + 1
					InformationByteCounter++;
    2732:	80 91 fe 02 	lds	r24, 0x02FE
    2736:	8f 5f       	subi	r24, 0xFF	; 255
    2738:	80 93 fe 02 	sts	0x02FE, r24
					// Received + 1
					ReceivedBytes++;					
    273c:	80 91 22 03 	lds	r24, 0x0322
    2740:	8f 5f       	subi	r24, 0xFF	; 255
    2742:	80 93 22 03 	sts	0x0322, r24
				
					// If this byte was te last information byte
					if(InformationByteCounter == InformationSize)
    2746:	90 91 fe 02 	lds	r25, 0x02FE
    274a:	80 91 20 03 	lds	r24, 0x0320
    274e:	98 17       	cp	r25, r24
    2750:	29 f4       	brne	.+10     	; 0x275c <RF_Protocol_Decoder+0x198>
					  {
				  		// Go to the next state
				  		State++;
    2752:	80 91 23 03 	lds	r24, 0x0323
    2756:	8f 5f       	subi	r24, 0xFF	; 255
    2758:	80 93 23 03 	sts	0x0323, r24
					  }
					
					// Reset stopwatch
					setStopwatch1(0);
    275c:	10 92 6a 03 	sts	0x036A, r1
    2760:	10 92 69 03 	sts	0x0369, r1
    2764:	40 c0       	rjmp	.+128    	; 0x27e6 <RF_Protocol_Decoder+0x222>
				  }
				  
		// State 5: 
		case 5 :  {
					// Received + 1
					ReceivedBytes++;
    2766:	80 91 22 03 	lds	r24, 0x0322
    276a:	8f 5f       	subi	r24, 0xFF	; 255
    276c:	80 93 22 03 	sts	0x0322, r24
					// If the stop byte is received and the number of receiverd bytes = expexed bytes, then the hole packet is reveived
					if((ReceivedByte==Protocol_StopByte) & (ReceivedBytes==BytesToReceive))
    2770:	1b 82       	std	Y+3, r1	; 0x03
    2772:	89 81       	ldd	r24, Y+1	; 0x01
    2774:	84 30       	cpi	r24, 0x04	; 4
    2776:	11 f4       	brne	.+4      	; 0x277c <RF_Protocol_Decoder+0x1b8>
    2778:	91 e0       	ldi	r25, 0x01	; 1
    277a:	9b 83       	std	Y+3, r25	; 0x03
    277c:	90 91 22 03 	lds	r25, 0x0322
    2780:	80 91 21 03 	lds	r24, 0x0321
    2784:	1a 82       	std	Y+2, r1	; 0x02
    2786:	98 17       	cp	r25, r24
    2788:	11 f4       	brne	.+4      	; 0x278e <RF_Protocol_Decoder+0x1ca>
    278a:	21 e0       	ldi	r18, 0x01	; 1
    278c:	2a 83       	std	Y+2, r18	; 0x02
    278e:	8b 81       	ldd	r24, Y+3	; 0x03
    2790:	3a 81       	ldd	r19, Y+2	; 0x02
    2792:	83 23       	and	r24, r19
    2794:	88 23       	and	r24, r24
    2796:	51 f0       	breq	.+20     	; 0x27ac <RF_Protocol_Decoder+0x1e8>
					  {
						// Process received data
						RF_ReceivedDataHandler(RecievedControlByte,RecievedInformationBytes);
    2798:	e0 91 a6 01 	lds	r30, 0x01A6
    279c:	f0 91 a7 01 	lds	r31, 0x01A7
    27a0:	80 91 1f 03 	lds	r24, 0x031F
    27a4:	2f ef       	ldi	r18, 0xFF	; 255
    27a6:	32 e0       	ldi	r19, 0x02	; 2
    27a8:	b9 01       	movw	r22, r18
    27aa:	09 95       	icall

					  }

					// Clear all data			
					State = 0;
    27ac:	10 92 23 03 	sts	0x0323, r1
					ReceivedBytes = 0;
    27b0:	10 92 22 03 	sts	0x0322, r1
					BytesToReceive = 0;
    27b4:	10 92 21 03 	sts	0x0321, r1
					InformationSize = 0;
    27b8:	10 92 20 03 	sts	0x0320, r1
					RecievedControlByte = 0;
    27bc:	10 92 1f 03 	sts	0x031F, r1
					memset(RecievedInformationBytes, 0 ,32);
    27c0:	8f ef       	ldi	r24, 0xFF	; 255
    27c2:	92 e0       	ldi	r25, 0x02	; 2
    27c4:	60 e0       	ldi	r22, 0x00	; 0
    27c6:	70 e0       	ldi	r23, 0x00	; 0
    27c8:	40 e2       	ldi	r20, 0x20	; 32
    27ca:	50 e0       	ldi	r21, 0x00	; 0
    27cc:	0e 94 fb 19 	call	0x33f6	; 0x33f6 <memset>
					InformationByteCounter = 0;
    27d0:	10 92 fe 02 	sts	0x02FE, r1

					// Stop stopwatch
					stopStopwatch1();
    27d4:	80 91 68 03 	lds	r24, 0x0368
    27d8:	8e 7f       	andi	r24, 0xFE	; 254
    27da:	80 93 68 03 	sts	0x0368, r24
					// Reset stopwatch
					setStopwatch1(0);
    27de:	10 92 6a 03 	sts	0x036A, r1
    27e2:	10 92 69 03 	sts	0x0369, r1
				
					break;	// Go to end of case
				  }			  				
  	  } //End Switch

  }
    27e6:	0f 90       	pop	r0
    27e8:	0f 90       	pop	r0
    27ea:	0f 90       	pop	r0
    27ec:	0f 90       	pop	r0
    27ee:	0f 90       	pop	r0
    27f0:	cf 91       	pop	r28
    27f2:	df 91       	pop	r29
    27f4:	08 95       	ret

000027f6 <__fixunssfsi>:
    27f6:	ef 92       	push	r14
    27f8:	ff 92       	push	r15
    27fa:	0f 93       	push	r16
    27fc:	1f 93       	push	r17
    27fe:	7b 01       	movw	r14, r22
    2800:	8c 01       	movw	r16, r24
    2802:	20 e0       	ldi	r18, 0x00	; 0
    2804:	30 e0       	ldi	r19, 0x00	; 0
    2806:	40 e0       	ldi	r20, 0x00	; 0
    2808:	5f e4       	ldi	r21, 0x4F	; 79
    280a:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <__gesf2>
    280e:	88 23       	and	r24, r24
    2810:	8c f0       	brlt	.+34     	; 0x2834 <__fixunssfsi+0x3e>
    2812:	c8 01       	movw	r24, r16
    2814:	b7 01       	movw	r22, r14
    2816:	20 e0       	ldi	r18, 0x00	; 0
    2818:	30 e0       	ldi	r19, 0x00	; 0
    281a:	40 e0       	ldi	r20, 0x00	; 0
    281c:	5f e4       	ldi	r21, 0x4F	; 79
    281e:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <__subsf3>
    2822:	0e 94 59 17 	call	0x2eb2	; 0x2eb2 <__fixsfsi>
    2826:	9b 01       	movw	r18, r22
    2828:	ac 01       	movw	r20, r24
    282a:	20 50       	subi	r18, 0x00	; 0
    282c:	30 40       	sbci	r19, 0x00	; 0
    282e:	40 40       	sbci	r20, 0x00	; 0
    2830:	50 48       	sbci	r21, 0x80	; 128
    2832:	06 c0       	rjmp	.+12     	; 0x2840 <__fixunssfsi+0x4a>
    2834:	c8 01       	movw	r24, r16
    2836:	b7 01       	movw	r22, r14
    2838:	0e 94 59 17 	call	0x2eb2	; 0x2eb2 <__fixsfsi>
    283c:	9b 01       	movw	r18, r22
    283e:	ac 01       	movw	r20, r24
    2840:	b9 01       	movw	r22, r18
    2842:	ca 01       	movw	r24, r20
    2844:	1f 91       	pop	r17
    2846:	0f 91       	pop	r16
    2848:	ff 90       	pop	r15
    284a:	ef 90       	pop	r14
    284c:	08 95       	ret

0000284e <_fpadd_parts>:
    284e:	a0 e0       	ldi	r26, 0x00	; 0
    2850:	b0 e0       	ldi	r27, 0x00	; 0
    2852:	ed e2       	ldi	r30, 0x2D	; 45
    2854:	f4 e1       	ldi	r31, 0x14	; 20
    2856:	0c 94 c4 19 	jmp	0x3388	; 0x3388 <__prologue_saves__>
    285a:	dc 01       	movw	r26, r24
    285c:	2b 01       	movw	r4, r22
    285e:	fa 01       	movw	r30, r20
    2860:	9c 91       	ld	r25, X
    2862:	92 30       	cpi	r25, 0x02	; 2
    2864:	08 f4       	brcc	.+2      	; 0x2868 <_fpadd_parts+0x1a>
    2866:	39 c1       	rjmp	.+626    	; 0x2ada <_fpadd_parts+0x28c>
    2868:	eb 01       	movw	r28, r22
    286a:	88 81       	ld	r24, Y
    286c:	82 30       	cpi	r24, 0x02	; 2
    286e:	08 f4       	brcc	.+2      	; 0x2872 <_fpadd_parts+0x24>
    2870:	33 c1       	rjmp	.+614    	; 0x2ad8 <_fpadd_parts+0x28a>
    2872:	94 30       	cpi	r25, 0x04	; 4
    2874:	69 f4       	brne	.+26     	; 0x2890 <_fpadd_parts+0x42>
    2876:	84 30       	cpi	r24, 0x04	; 4
    2878:	09 f0       	breq	.+2      	; 0x287c <_fpadd_parts+0x2e>
    287a:	2f c1       	rjmp	.+606    	; 0x2ada <_fpadd_parts+0x28c>
    287c:	11 96       	adiw	r26, 0x01	; 1
    287e:	9c 91       	ld	r25, X
    2880:	11 97       	sbiw	r26, 0x01	; 1
    2882:	89 81       	ldd	r24, Y+1	; 0x01
    2884:	98 17       	cp	r25, r24
    2886:	09 f4       	brne	.+2      	; 0x288a <_fpadd_parts+0x3c>
    2888:	28 c1       	rjmp	.+592    	; 0x2ada <_fpadd_parts+0x28c>
    288a:	a8 ea       	ldi	r26, 0xA8	; 168
    288c:	b1 e0       	ldi	r27, 0x01	; 1
    288e:	25 c1       	rjmp	.+586    	; 0x2ada <_fpadd_parts+0x28c>
    2890:	84 30       	cpi	r24, 0x04	; 4
    2892:	09 f4       	brne	.+2      	; 0x2896 <_fpadd_parts+0x48>
    2894:	21 c1       	rjmp	.+578    	; 0x2ad8 <_fpadd_parts+0x28a>
    2896:	82 30       	cpi	r24, 0x02	; 2
    2898:	a9 f4       	brne	.+42     	; 0x28c4 <_fpadd_parts+0x76>
    289a:	92 30       	cpi	r25, 0x02	; 2
    289c:	09 f0       	breq	.+2      	; 0x28a0 <_fpadd_parts+0x52>
    289e:	1d c1       	rjmp	.+570    	; 0x2ada <_fpadd_parts+0x28c>
    28a0:	9a 01       	movw	r18, r20
    28a2:	ad 01       	movw	r20, r26
    28a4:	88 e0       	ldi	r24, 0x08	; 8
    28a6:	ea 01       	movw	r28, r20
    28a8:	09 90       	ld	r0, Y+
    28aa:	ae 01       	movw	r20, r28
    28ac:	e9 01       	movw	r28, r18
    28ae:	09 92       	st	Y+, r0
    28b0:	9e 01       	movw	r18, r28
    28b2:	81 50       	subi	r24, 0x01	; 1
    28b4:	c1 f7       	brne	.-16     	; 0x28a6 <_fpadd_parts+0x58>
    28b6:	e2 01       	movw	r28, r4
    28b8:	89 81       	ldd	r24, Y+1	; 0x01
    28ba:	11 96       	adiw	r26, 0x01	; 1
    28bc:	9c 91       	ld	r25, X
    28be:	89 23       	and	r24, r25
    28c0:	81 83       	std	Z+1, r24	; 0x01
    28c2:	08 c1       	rjmp	.+528    	; 0x2ad4 <_fpadd_parts+0x286>
    28c4:	92 30       	cpi	r25, 0x02	; 2
    28c6:	09 f4       	brne	.+2      	; 0x28ca <_fpadd_parts+0x7c>
    28c8:	07 c1       	rjmp	.+526    	; 0x2ad8 <_fpadd_parts+0x28a>
    28ca:	12 96       	adiw	r26, 0x02	; 2
    28cc:	2d 90       	ld	r2, X+
    28ce:	3c 90       	ld	r3, X
    28d0:	13 97       	sbiw	r26, 0x03	; 3
    28d2:	eb 01       	movw	r28, r22
    28d4:	8a 81       	ldd	r24, Y+2	; 0x02
    28d6:	9b 81       	ldd	r25, Y+3	; 0x03
    28d8:	14 96       	adiw	r26, 0x04	; 4
    28da:	ad 90       	ld	r10, X+
    28dc:	bd 90       	ld	r11, X+
    28de:	cd 90       	ld	r12, X+
    28e0:	dc 90       	ld	r13, X
    28e2:	17 97       	sbiw	r26, 0x07	; 7
    28e4:	ec 80       	ldd	r14, Y+4	; 0x04
    28e6:	fd 80       	ldd	r15, Y+5	; 0x05
    28e8:	0e 81       	ldd	r16, Y+6	; 0x06
    28ea:	1f 81       	ldd	r17, Y+7	; 0x07
    28ec:	91 01       	movw	r18, r2
    28ee:	28 1b       	sub	r18, r24
    28f0:	39 0b       	sbc	r19, r25
    28f2:	b9 01       	movw	r22, r18
    28f4:	37 ff       	sbrs	r19, 7
    28f6:	04 c0       	rjmp	.+8      	; 0x2900 <_fpadd_parts+0xb2>
    28f8:	66 27       	eor	r22, r22
    28fa:	77 27       	eor	r23, r23
    28fc:	62 1b       	sub	r22, r18
    28fe:	73 0b       	sbc	r23, r19
    2900:	60 32       	cpi	r22, 0x20	; 32
    2902:	71 05       	cpc	r23, r1
    2904:	0c f0       	brlt	.+2      	; 0x2908 <_fpadd_parts+0xba>
    2906:	61 c0       	rjmp	.+194    	; 0x29ca <_fpadd_parts+0x17c>
    2908:	12 16       	cp	r1, r18
    290a:	13 06       	cpc	r1, r19
    290c:	6c f5       	brge	.+90     	; 0x2968 <_fpadd_parts+0x11a>
    290e:	37 01       	movw	r6, r14
    2910:	48 01       	movw	r8, r16
    2912:	06 2e       	mov	r0, r22
    2914:	04 c0       	rjmp	.+8      	; 0x291e <_fpadd_parts+0xd0>
    2916:	96 94       	lsr	r9
    2918:	87 94       	ror	r8
    291a:	77 94       	ror	r7
    291c:	67 94       	ror	r6
    291e:	0a 94       	dec	r0
    2920:	d2 f7       	brpl	.-12     	; 0x2916 <_fpadd_parts+0xc8>
    2922:	21 e0       	ldi	r18, 0x01	; 1
    2924:	30 e0       	ldi	r19, 0x00	; 0
    2926:	40 e0       	ldi	r20, 0x00	; 0
    2928:	50 e0       	ldi	r21, 0x00	; 0
    292a:	04 c0       	rjmp	.+8      	; 0x2934 <_fpadd_parts+0xe6>
    292c:	22 0f       	add	r18, r18
    292e:	33 1f       	adc	r19, r19
    2930:	44 1f       	adc	r20, r20
    2932:	55 1f       	adc	r21, r21
    2934:	6a 95       	dec	r22
    2936:	d2 f7       	brpl	.-12     	; 0x292c <_fpadd_parts+0xde>
    2938:	21 50       	subi	r18, 0x01	; 1
    293a:	30 40       	sbci	r19, 0x00	; 0
    293c:	40 40       	sbci	r20, 0x00	; 0
    293e:	50 40       	sbci	r21, 0x00	; 0
    2940:	2e 21       	and	r18, r14
    2942:	3f 21       	and	r19, r15
    2944:	40 23       	and	r20, r16
    2946:	51 23       	and	r21, r17
    2948:	21 15       	cp	r18, r1
    294a:	31 05       	cpc	r19, r1
    294c:	41 05       	cpc	r20, r1
    294e:	51 05       	cpc	r21, r1
    2950:	21 f0       	breq	.+8      	; 0x295a <_fpadd_parts+0x10c>
    2952:	21 e0       	ldi	r18, 0x01	; 1
    2954:	30 e0       	ldi	r19, 0x00	; 0
    2956:	40 e0       	ldi	r20, 0x00	; 0
    2958:	50 e0       	ldi	r21, 0x00	; 0
    295a:	79 01       	movw	r14, r18
    295c:	8a 01       	movw	r16, r20
    295e:	e6 28       	or	r14, r6
    2960:	f7 28       	or	r15, r7
    2962:	08 29       	or	r16, r8
    2964:	19 29       	or	r17, r9
    2966:	3c c0       	rjmp	.+120    	; 0x29e0 <_fpadd_parts+0x192>
    2968:	23 2b       	or	r18, r19
    296a:	d1 f1       	breq	.+116    	; 0x29e0 <_fpadd_parts+0x192>
    296c:	26 0e       	add	r2, r22
    296e:	37 1e       	adc	r3, r23
    2970:	35 01       	movw	r6, r10
    2972:	46 01       	movw	r8, r12
    2974:	06 2e       	mov	r0, r22
    2976:	04 c0       	rjmp	.+8      	; 0x2980 <_fpadd_parts+0x132>
    2978:	96 94       	lsr	r9
    297a:	87 94       	ror	r8
    297c:	77 94       	ror	r7
    297e:	67 94       	ror	r6
    2980:	0a 94       	dec	r0
    2982:	d2 f7       	brpl	.-12     	; 0x2978 <_fpadd_parts+0x12a>
    2984:	21 e0       	ldi	r18, 0x01	; 1
    2986:	30 e0       	ldi	r19, 0x00	; 0
    2988:	40 e0       	ldi	r20, 0x00	; 0
    298a:	50 e0       	ldi	r21, 0x00	; 0
    298c:	04 c0       	rjmp	.+8      	; 0x2996 <_fpadd_parts+0x148>
    298e:	22 0f       	add	r18, r18
    2990:	33 1f       	adc	r19, r19
    2992:	44 1f       	adc	r20, r20
    2994:	55 1f       	adc	r21, r21
    2996:	6a 95       	dec	r22
    2998:	d2 f7       	brpl	.-12     	; 0x298e <_fpadd_parts+0x140>
    299a:	21 50       	subi	r18, 0x01	; 1
    299c:	30 40       	sbci	r19, 0x00	; 0
    299e:	40 40       	sbci	r20, 0x00	; 0
    29a0:	50 40       	sbci	r21, 0x00	; 0
    29a2:	2a 21       	and	r18, r10
    29a4:	3b 21       	and	r19, r11
    29a6:	4c 21       	and	r20, r12
    29a8:	5d 21       	and	r21, r13
    29aa:	21 15       	cp	r18, r1
    29ac:	31 05       	cpc	r19, r1
    29ae:	41 05       	cpc	r20, r1
    29b0:	51 05       	cpc	r21, r1
    29b2:	21 f0       	breq	.+8      	; 0x29bc <_fpadd_parts+0x16e>
    29b4:	21 e0       	ldi	r18, 0x01	; 1
    29b6:	30 e0       	ldi	r19, 0x00	; 0
    29b8:	40 e0       	ldi	r20, 0x00	; 0
    29ba:	50 e0       	ldi	r21, 0x00	; 0
    29bc:	59 01       	movw	r10, r18
    29be:	6a 01       	movw	r12, r20
    29c0:	a6 28       	or	r10, r6
    29c2:	b7 28       	or	r11, r7
    29c4:	c8 28       	or	r12, r8
    29c6:	d9 28       	or	r13, r9
    29c8:	0b c0       	rjmp	.+22     	; 0x29e0 <_fpadd_parts+0x192>
    29ca:	82 15       	cp	r24, r2
    29cc:	93 05       	cpc	r25, r3
    29ce:	2c f0       	brlt	.+10     	; 0x29da <_fpadd_parts+0x18c>
    29d0:	1c 01       	movw	r2, r24
    29d2:	aa 24       	eor	r10, r10
    29d4:	bb 24       	eor	r11, r11
    29d6:	65 01       	movw	r12, r10
    29d8:	03 c0       	rjmp	.+6      	; 0x29e0 <_fpadd_parts+0x192>
    29da:	ee 24       	eor	r14, r14
    29dc:	ff 24       	eor	r15, r15
    29de:	87 01       	movw	r16, r14
    29e0:	11 96       	adiw	r26, 0x01	; 1
    29e2:	9c 91       	ld	r25, X
    29e4:	d2 01       	movw	r26, r4
    29e6:	11 96       	adiw	r26, 0x01	; 1
    29e8:	8c 91       	ld	r24, X
    29ea:	98 17       	cp	r25, r24
    29ec:	09 f4       	brne	.+2      	; 0x29f0 <_fpadd_parts+0x1a2>
    29ee:	45 c0       	rjmp	.+138    	; 0x2a7a <_fpadd_parts+0x22c>
    29f0:	99 23       	and	r25, r25
    29f2:	39 f0       	breq	.+14     	; 0x2a02 <_fpadd_parts+0x1b4>
    29f4:	a8 01       	movw	r20, r16
    29f6:	97 01       	movw	r18, r14
    29f8:	2a 19       	sub	r18, r10
    29fa:	3b 09       	sbc	r19, r11
    29fc:	4c 09       	sbc	r20, r12
    29fe:	5d 09       	sbc	r21, r13
    2a00:	06 c0       	rjmp	.+12     	; 0x2a0e <_fpadd_parts+0x1c0>
    2a02:	a6 01       	movw	r20, r12
    2a04:	95 01       	movw	r18, r10
    2a06:	2e 19       	sub	r18, r14
    2a08:	3f 09       	sbc	r19, r15
    2a0a:	40 0b       	sbc	r20, r16
    2a0c:	51 0b       	sbc	r21, r17
    2a0e:	57 fd       	sbrc	r21, 7
    2a10:	08 c0       	rjmp	.+16     	; 0x2a22 <_fpadd_parts+0x1d4>
    2a12:	11 82       	std	Z+1, r1	; 0x01
    2a14:	33 82       	std	Z+3, r3	; 0x03
    2a16:	22 82       	std	Z+2, r2	; 0x02
    2a18:	24 83       	std	Z+4, r18	; 0x04
    2a1a:	35 83       	std	Z+5, r19	; 0x05
    2a1c:	46 83       	std	Z+6, r20	; 0x06
    2a1e:	57 83       	std	Z+7, r21	; 0x07
    2a20:	1d c0       	rjmp	.+58     	; 0x2a5c <_fpadd_parts+0x20e>
    2a22:	81 e0       	ldi	r24, 0x01	; 1
    2a24:	81 83       	std	Z+1, r24	; 0x01
    2a26:	33 82       	std	Z+3, r3	; 0x03
    2a28:	22 82       	std	Z+2, r2	; 0x02
    2a2a:	88 27       	eor	r24, r24
    2a2c:	99 27       	eor	r25, r25
    2a2e:	dc 01       	movw	r26, r24
    2a30:	82 1b       	sub	r24, r18
    2a32:	93 0b       	sbc	r25, r19
    2a34:	a4 0b       	sbc	r26, r20
    2a36:	b5 0b       	sbc	r27, r21
    2a38:	84 83       	std	Z+4, r24	; 0x04
    2a3a:	95 83       	std	Z+5, r25	; 0x05
    2a3c:	a6 83       	std	Z+6, r26	; 0x06
    2a3e:	b7 83       	std	Z+7, r27	; 0x07
    2a40:	0d c0       	rjmp	.+26     	; 0x2a5c <_fpadd_parts+0x20e>
    2a42:	22 0f       	add	r18, r18
    2a44:	33 1f       	adc	r19, r19
    2a46:	44 1f       	adc	r20, r20
    2a48:	55 1f       	adc	r21, r21
    2a4a:	24 83       	std	Z+4, r18	; 0x04
    2a4c:	35 83       	std	Z+5, r19	; 0x05
    2a4e:	46 83       	std	Z+6, r20	; 0x06
    2a50:	57 83       	std	Z+7, r21	; 0x07
    2a52:	82 81       	ldd	r24, Z+2	; 0x02
    2a54:	93 81       	ldd	r25, Z+3	; 0x03
    2a56:	01 97       	sbiw	r24, 0x01	; 1
    2a58:	93 83       	std	Z+3, r25	; 0x03
    2a5a:	82 83       	std	Z+2, r24	; 0x02
    2a5c:	24 81       	ldd	r18, Z+4	; 0x04
    2a5e:	35 81       	ldd	r19, Z+5	; 0x05
    2a60:	46 81       	ldd	r20, Z+6	; 0x06
    2a62:	57 81       	ldd	r21, Z+7	; 0x07
    2a64:	da 01       	movw	r26, r20
    2a66:	c9 01       	movw	r24, r18
    2a68:	01 97       	sbiw	r24, 0x01	; 1
    2a6a:	a1 09       	sbc	r26, r1
    2a6c:	b1 09       	sbc	r27, r1
    2a6e:	8f 5f       	subi	r24, 0xFF	; 255
    2a70:	9f 4f       	sbci	r25, 0xFF	; 255
    2a72:	af 4f       	sbci	r26, 0xFF	; 255
    2a74:	bf 43       	sbci	r27, 0x3F	; 63
    2a76:	28 f3       	brcs	.-54     	; 0x2a42 <_fpadd_parts+0x1f4>
    2a78:	0b c0       	rjmp	.+22     	; 0x2a90 <_fpadd_parts+0x242>
    2a7a:	91 83       	std	Z+1, r25	; 0x01
    2a7c:	33 82       	std	Z+3, r3	; 0x03
    2a7e:	22 82       	std	Z+2, r2	; 0x02
    2a80:	ea 0c       	add	r14, r10
    2a82:	fb 1c       	adc	r15, r11
    2a84:	0c 1d       	adc	r16, r12
    2a86:	1d 1d       	adc	r17, r13
    2a88:	e4 82       	std	Z+4, r14	; 0x04
    2a8a:	f5 82       	std	Z+5, r15	; 0x05
    2a8c:	06 83       	std	Z+6, r16	; 0x06
    2a8e:	17 83       	std	Z+7, r17	; 0x07
    2a90:	83 e0       	ldi	r24, 0x03	; 3
    2a92:	80 83       	st	Z, r24
    2a94:	24 81       	ldd	r18, Z+4	; 0x04
    2a96:	35 81       	ldd	r19, Z+5	; 0x05
    2a98:	46 81       	ldd	r20, Z+6	; 0x06
    2a9a:	57 81       	ldd	r21, Z+7	; 0x07
    2a9c:	57 ff       	sbrs	r21, 7
    2a9e:	1a c0       	rjmp	.+52     	; 0x2ad4 <_fpadd_parts+0x286>
    2aa0:	c9 01       	movw	r24, r18
    2aa2:	aa 27       	eor	r26, r26
    2aa4:	97 fd       	sbrc	r25, 7
    2aa6:	a0 95       	com	r26
    2aa8:	ba 2f       	mov	r27, r26
    2aaa:	81 70       	andi	r24, 0x01	; 1
    2aac:	90 70       	andi	r25, 0x00	; 0
    2aae:	a0 70       	andi	r26, 0x00	; 0
    2ab0:	b0 70       	andi	r27, 0x00	; 0
    2ab2:	56 95       	lsr	r21
    2ab4:	47 95       	ror	r20
    2ab6:	37 95       	ror	r19
    2ab8:	27 95       	ror	r18
    2aba:	82 2b       	or	r24, r18
    2abc:	93 2b       	or	r25, r19
    2abe:	a4 2b       	or	r26, r20
    2ac0:	b5 2b       	or	r27, r21
    2ac2:	84 83       	std	Z+4, r24	; 0x04
    2ac4:	95 83       	std	Z+5, r25	; 0x05
    2ac6:	a6 83       	std	Z+6, r26	; 0x06
    2ac8:	b7 83       	std	Z+7, r27	; 0x07
    2aca:	82 81       	ldd	r24, Z+2	; 0x02
    2acc:	93 81       	ldd	r25, Z+3	; 0x03
    2ace:	01 96       	adiw	r24, 0x01	; 1
    2ad0:	93 83       	std	Z+3, r25	; 0x03
    2ad2:	82 83       	std	Z+2, r24	; 0x02
    2ad4:	df 01       	movw	r26, r30
    2ad6:	01 c0       	rjmp	.+2      	; 0x2ada <_fpadd_parts+0x28c>
    2ad8:	d2 01       	movw	r26, r4
    2ada:	cd 01       	movw	r24, r26
    2adc:	cd b7       	in	r28, 0x3d	; 61
    2ade:	de b7       	in	r29, 0x3e	; 62
    2ae0:	e2 e1       	ldi	r30, 0x12	; 18
    2ae2:	0c 94 e0 19 	jmp	0x33c0	; 0x33c0 <__epilogue_restores__>

00002ae6 <__subsf3>:
    2ae6:	a0 e2       	ldi	r26, 0x20	; 32
    2ae8:	b0 e0       	ldi	r27, 0x00	; 0
    2aea:	e9 e7       	ldi	r30, 0x79	; 121
    2aec:	f5 e1       	ldi	r31, 0x15	; 21
    2aee:	0c 94 d0 19 	jmp	0x33a0	; 0x33a0 <__prologue_saves__+0x18>
    2af2:	69 83       	std	Y+1, r22	; 0x01
    2af4:	7a 83       	std	Y+2, r23	; 0x02
    2af6:	8b 83       	std	Y+3, r24	; 0x03
    2af8:	9c 83       	std	Y+4, r25	; 0x04
    2afa:	2d 83       	std	Y+5, r18	; 0x05
    2afc:	3e 83       	std	Y+6, r19	; 0x06
    2afe:	4f 83       	std	Y+7, r20	; 0x07
    2b00:	58 87       	std	Y+8, r21	; 0x08
    2b02:	e9 e0       	ldi	r30, 0x09	; 9
    2b04:	ee 2e       	mov	r14, r30
    2b06:	f1 2c       	mov	r15, r1
    2b08:	ec 0e       	add	r14, r28
    2b0a:	fd 1e       	adc	r15, r29
    2b0c:	ce 01       	movw	r24, r28
    2b0e:	01 96       	adiw	r24, 0x01	; 1
    2b10:	b7 01       	movw	r22, r14
    2b12:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2b16:	8e 01       	movw	r16, r28
    2b18:	0f 5e       	subi	r16, 0xEF	; 239
    2b1a:	1f 4f       	sbci	r17, 0xFF	; 255
    2b1c:	ce 01       	movw	r24, r28
    2b1e:	05 96       	adiw	r24, 0x05	; 5
    2b20:	b8 01       	movw	r22, r16
    2b22:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2b26:	8a 89       	ldd	r24, Y+18	; 0x12
    2b28:	91 e0       	ldi	r25, 0x01	; 1
    2b2a:	89 27       	eor	r24, r25
    2b2c:	8a 8b       	std	Y+18, r24	; 0x12
    2b2e:	c7 01       	movw	r24, r14
    2b30:	b8 01       	movw	r22, r16
    2b32:	ae 01       	movw	r20, r28
    2b34:	47 5e       	subi	r20, 0xE7	; 231
    2b36:	5f 4f       	sbci	r21, 0xFF	; 255
    2b38:	0e 94 27 14 	call	0x284e	; 0x284e <_fpadd_parts>
    2b3c:	0e 94 fc 17 	call	0x2ff8	; 0x2ff8 <__pack_f>
    2b40:	a0 96       	adiw	r28, 0x20	; 32
    2b42:	e6 e0       	ldi	r30, 0x06	; 6
    2b44:	0c 94 ec 19 	jmp	0x33d8	; 0x33d8 <__epilogue_restores__+0x18>

00002b48 <__addsf3>:
    2b48:	a0 e2       	ldi	r26, 0x20	; 32
    2b4a:	b0 e0       	ldi	r27, 0x00	; 0
    2b4c:	ea ea       	ldi	r30, 0xAA	; 170
    2b4e:	f5 e1       	ldi	r31, 0x15	; 21
    2b50:	0c 94 d0 19 	jmp	0x33a0	; 0x33a0 <__prologue_saves__+0x18>
    2b54:	69 83       	std	Y+1, r22	; 0x01
    2b56:	7a 83       	std	Y+2, r23	; 0x02
    2b58:	8b 83       	std	Y+3, r24	; 0x03
    2b5a:	9c 83       	std	Y+4, r25	; 0x04
    2b5c:	2d 83       	std	Y+5, r18	; 0x05
    2b5e:	3e 83       	std	Y+6, r19	; 0x06
    2b60:	4f 83       	std	Y+7, r20	; 0x07
    2b62:	58 87       	std	Y+8, r21	; 0x08
    2b64:	f9 e0       	ldi	r31, 0x09	; 9
    2b66:	ef 2e       	mov	r14, r31
    2b68:	f1 2c       	mov	r15, r1
    2b6a:	ec 0e       	add	r14, r28
    2b6c:	fd 1e       	adc	r15, r29
    2b6e:	ce 01       	movw	r24, r28
    2b70:	01 96       	adiw	r24, 0x01	; 1
    2b72:	b7 01       	movw	r22, r14
    2b74:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2b78:	8e 01       	movw	r16, r28
    2b7a:	0f 5e       	subi	r16, 0xEF	; 239
    2b7c:	1f 4f       	sbci	r17, 0xFF	; 255
    2b7e:	ce 01       	movw	r24, r28
    2b80:	05 96       	adiw	r24, 0x05	; 5
    2b82:	b8 01       	movw	r22, r16
    2b84:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2b88:	c7 01       	movw	r24, r14
    2b8a:	b8 01       	movw	r22, r16
    2b8c:	ae 01       	movw	r20, r28
    2b8e:	47 5e       	subi	r20, 0xE7	; 231
    2b90:	5f 4f       	sbci	r21, 0xFF	; 255
    2b92:	0e 94 27 14 	call	0x284e	; 0x284e <_fpadd_parts>
    2b96:	0e 94 fc 17 	call	0x2ff8	; 0x2ff8 <__pack_f>
    2b9a:	a0 96       	adiw	r28, 0x20	; 32
    2b9c:	e6 e0       	ldi	r30, 0x06	; 6
    2b9e:	0c 94 ec 19 	jmp	0x33d8	; 0x33d8 <__epilogue_restores__+0x18>

00002ba2 <__mulsf3>:
    2ba2:	a0 e2       	ldi	r26, 0x20	; 32
    2ba4:	b0 e0       	ldi	r27, 0x00	; 0
    2ba6:	e7 ed       	ldi	r30, 0xD7	; 215
    2ba8:	f5 e1       	ldi	r31, 0x15	; 21
    2baa:	0c 94 c4 19 	jmp	0x3388	; 0x3388 <__prologue_saves__>
    2bae:	69 83       	std	Y+1, r22	; 0x01
    2bb0:	7a 83       	std	Y+2, r23	; 0x02
    2bb2:	8b 83       	std	Y+3, r24	; 0x03
    2bb4:	9c 83       	std	Y+4, r25	; 0x04
    2bb6:	2d 83       	std	Y+5, r18	; 0x05
    2bb8:	3e 83       	std	Y+6, r19	; 0x06
    2bba:	4f 83       	std	Y+7, r20	; 0x07
    2bbc:	58 87       	std	Y+8, r21	; 0x08
    2bbe:	ce 01       	movw	r24, r28
    2bc0:	01 96       	adiw	r24, 0x01	; 1
    2bc2:	be 01       	movw	r22, r28
    2bc4:	67 5f       	subi	r22, 0xF7	; 247
    2bc6:	7f 4f       	sbci	r23, 0xFF	; 255
    2bc8:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2bcc:	ce 01       	movw	r24, r28
    2bce:	05 96       	adiw	r24, 0x05	; 5
    2bd0:	be 01       	movw	r22, r28
    2bd2:	6f 5e       	subi	r22, 0xEF	; 239
    2bd4:	7f 4f       	sbci	r23, 0xFF	; 255
    2bd6:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2bda:	99 85       	ldd	r25, Y+9	; 0x09
    2bdc:	92 30       	cpi	r25, 0x02	; 2
    2bde:	88 f0       	brcs	.+34     	; 0x2c02 <__mulsf3+0x60>
    2be0:	89 89       	ldd	r24, Y+17	; 0x11
    2be2:	82 30       	cpi	r24, 0x02	; 2
    2be4:	c8 f0       	brcs	.+50     	; 0x2c18 <__mulsf3+0x76>
    2be6:	94 30       	cpi	r25, 0x04	; 4
    2be8:	19 f4       	brne	.+6      	; 0x2bf0 <__mulsf3+0x4e>
    2bea:	82 30       	cpi	r24, 0x02	; 2
    2bec:	51 f4       	brne	.+20     	; 0x2c02 <__mulsf3+0x60>
    2bee:	04 c0       	rjmp	.+8      	; 0x2bf8 <__mulsf3+0x56>
    2bf0:	84 30       	cpi	r24, 0x04	; 4
    2bf2:	29 f4       	brne	.+10     	; 0x2bfe <__mulsf3+0x5c>
    2bf4:	92 30       	cpi	r25, 0x02	; 2
    2bf6:	81 f4       	brne	.+32     	; 0x2c18 <__mulsf3+0x76>
    2bf8:	88 ea       	ldi	r24, 0xA8	; 168
    2bfa:	91 e0       	ldi	r25, 0x01	; 1
    2bfc:	c6 c0       	rjmp	.+396    	; 0x2d8a <__mulsf3+0x1e8>
    2bfe:	92 30       	cpi	r25, 0x02	; 2
    2c00:	49 f4       	brne	.+18     	; 0x2c14 <__mulsf3+0x72>
    2c02:	20 e0       	ldi	r18, 0x00	; 0
    2c04:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c06:	8a 89       	ldd	r24, Y+18	; 0x12
    2c08:	98 13       	cpse	r25, r24
    2c0a:	21 e0       	ldi	r18, 0x01	; 1
    2c0c:	2a 87       	std	Y+10, r18	; 0x0a
    2c0e:	ce 01       	movw	r24, r28
    2c10:	09 96       	adiw	r24, 0x09	; 9
    2c12:	bb c0       	rjmp	.+374    	; 0x2d8a <__mulsf3+0x1e8>
    2c14:	82 30       	cpi	r24, 0x02	; 2
    2c16:	49 f4       	brne	.+18     	; 0x2c2a <__mulsf3+0x88>
    2c18:	20 e0       	ldi	r18, 0x00	; 0
    2c1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c1c:	8a 89       	ldd	r24, Y+18	; 0x12
    2c1e:	98 13       	cpse	r25, r24
    2c20:	21 e0       	ldi	r18, 0x01	; 1
    2c22:	2a 8b       	std	Y+18, r18	; 0x12
    2c24:	ce 01       	movw	r24, r28
    2c26:	41 96       	adiw	r24, 0x11	; 17
    2c28:	b0 c0       	rjmp	.+352    	; 0x2d8a <__mulsf3+0x1e8>
    2c2a:	2d 84       	ldd	r2, Y+13	; 0x0d
    2c2c:	3e 84       	ldd	r3, Y+14	; 0x0e
    2c2e:	4f 84       	ldd	r4, Y+15	; 0x0f
    2c30:	58 88       	ldd	r5, Y+16	; 0x10
    2c32:	6d 88       	ldd	r6, Y+21	; 0x15
    2c34:	7e 88       	ldd	r7, Y+22	; 0x16
    2c36:	8f 88       	ldd	r8, Y+23	; 0x17
    2c38:	98 8c       	ldd	r9, Y+24	; 0x18
    2c3a:	ee 24       	eor	r14, r14
    2c3c:	ff 24       	eor	r15, r15
    2c3e:	87 01       	movw	r16, r14
    2c40:	aa 24       	eor	r10, r10
    2c42:	bb 24       	eor	r11, r11
    2c44:	65 01       	movw	r12, r10
    2c46:	40 e0       	ldi	r20, 0x00	; 0
    2c48:	50 e0       	ldi	r21, 0x00	; 0
    2c4a:	60 e0       	ldi	r22, 0x00	; 0
    2c4c:	70 e0       	ldi	r23, 0x00	; 0
    2c4e:	e0 e0       	ldi	r30, 0x00	; 0
    2c50:	f0 e0       	ldi	r31, 0x00	; 0
    2c52:	c1 01       	movw	r24, r2
    2c54:	81 70       	andi	r24, 0x01	; 1
    2c56:	90 70       	andi	r25, 0x00	; 0
    2c58:	89 2b       	or	r24, r25
    2c5a:	e9 f0       	breq	.+58     	; 0x2c96 <__mulsf3+0xf4>
    2c5c:	e6 0c       	add	r14, r6
    2c5e:	f7 1c       	adc	r15, r7
    2c60:	08 1d       	adc	r16, r8
    2c62:	19 1d       	adc	r17, r9
    2c64:	9a 01       	movw	r18, r20
    2c66:	ab 01       	movw	r20, r22
    2c68:	2a 0d       	add	r18, r10
    2c6a:	3b 1d       	adc	r19, r11
    2c6c:	4c 1d       	adc	r20, r12
    2c6e:	5d 1d       	adc	r21, r13
    2c70:	80 e0       	ldi	r24, 0x00	; 0
    2c72:	90 e0       	ldi	r25, 0x00	; 0
    2c74:	a0 e0       	ldi	r26, 0x00	; 0
    2c76:	b0 e0       	ldi	r27, 0x00	; 0
    2c78:	e6 14       	cp	r14, r6
    2c7a:	f7 04       	cpc	r15, r7
    2c7c:	08 05       	cpc	r16, r8
    2c7e:	19 05       	cpc	r17, r9
    2c80:	20 f4       	brcc	.+8      	; 0x2c8a <__mulsf3+0xe8>
    2c82:	81 e0       	ldi	r24, 0x01	; 1
    2c84:	90 e0       	ldi	r25, 0x00	; 0
    2c86:	a0 e0       	ldi	r26, 0x00	; 0
    2c88:	b0 e0       	ldi	r27, 0x00	; 0
    2c8a:	ba 01       	movw	r22, r20
    2c8c:	a9 01       	movw	r20, r18
    2c8e:	48 0f       	add	r20, r24
    2c90:	59 1f       	adc	r21, r25
    2c92:	6a 1f       	adc	r22, r26
    2c94:	7b 1f       	adc	r23, r27
    2c96:	aa 0c       	add	r10, r10
    2c98:	bb 1c       	adc	r11, r11
    2c9a:	cc 1c       	adc	r12, r12
    2c9c:	dd 1c       	adc	r13, r13
    2c9e:	97 fe       	sbrs	r9, 7
    2ca0:	08 c0       	rjmp	.+16     	; 0x2cb2 <__mulsf3+0x110>
    2ca2:	81 e0       	ldi	r24, 0x01	; 1
    2ca4:	90 e0       	ldi	r25, 0x00	; 0
    2ca6:	a0 e0       	ldi	r26, 0x00	; 0
    2ca8:	b0 e0       	ldi	r27, 0x00	; 0
    2caa:	a8 2a       	or	r10, r24
    2cac:	b9 2a       	or	r11, r25
    2cae:	ca 2a       	or	r12, r26
    2cb0:	db 2a       	or	r13, r27
    2cb2:	31 96       	adiw	r30, 0x01	; 1
    2cb4:	e0 32       	cpi	r30, 0x20	; 32
    2cb6:	f1 05       	cpc	r31, r1
    2cb8:	49 f0       	breq	.+18     	; 0x2ccc <__mulsf3+0x12a>
    2cba:	66 0c       	add	r6, r6
    2cbc:	77 1c       	adc	r7, r7
    2cbe:	88 1c       	adc	r8, r8
    2cc0:	99 1c       	adc	r9, r9
    2cc2:	56 94       	lsr	r5
    2cc4:	47 94       	ror	r4
    2cc6:	37 94       	ror	r3
    2cc8:	27 94       	ror	r2
    2cca:	c3 cf       	rjmp	.-122    	; 0x2c52 <__mulsf3+0xb0>
    2ccc:	fa 85       	ldd	r31, Y+10	; 0x0a
    2cce:	ea 89       	ldd	r30, Y+18	; 0x12
    2cd0:	2b 89       	ldd	r18, Y+19	; 0x13
    2cd2:	3c 89       	ldd	r19, Y+20	; 0x14
    2cd4:	8b 85       	ldd	r24, Y+11	; 0x0b
    2cd6:	9c 85       	ldd	r25, Y+12	; 0x0c
    2cd8:	28 0f       	add	r18, r24
    2cda:	39 1f       	adc	r19, r25
    2cdc:	2e 5f       	subi	r18, 0xFE	; 254
    2cde:	3f 4f       	sbci	r19, 0xFF	; 255
    2ce0:	17 c0       	rjmp	.+46     	; 0x2d10 <__mulsf3+0x16e>
    2ce2:	ca 01       	movw	r24, r20
    2ce4:	81 70       	andi	r24, 0x01	; 1
    2ce6:	90 70       	andi	r25, 0x00	; 0
    2ce8:	89 2b       	or	r24, r25
    2cea:	61 f0       	breq	.+24     	; 0x2d04 <__mulsf3+0x162>
    2cec:	16 95       	lsr	r17
    2cee:	07 95       	ror	r16
    2cf0:	f7 94       	ror	r15
    2cf2:	e7 94       	ror	r14
    2cf4:	80 e0       	ldi	r24, 0x00	; 0
    2cf6:	90 e0       	ldi	r25, 0x00	; 0
    2cf8:	a0 e0       	ldi	r26, 0x00	; 0
    2cfa:	b0 e8       	ldi	r27, 0x80	; 128
    2cfc:	e8 2a       	or	r14, r24
    2cfe:	f9 2a       	or	r15, r25
    2d00:	0a 2b       	or	r16, r26
    2d02:	1b 2b       	or	r17, r27
    2d04:	76 95       	lsr	r23
    2d06:	67 95       	ror	r22
    2d08:	57 95       	ror	r21
    2d0a:	47 95       	ror	r20
    2d0c:	2f 5f       	subi	r18, 0xFF	; 255
    2d0e:	3f 4f       	sbci	r19, 0xFF	; 255
    2d10:	77 fd       	sbrc	r23, 7
    2d12:	e7 cf       	rjmp	.-50     	; 0x2ce2 <__mulsf3+0x140>
    2d14:	0c c0       	rjmp	.+24     	; 0x2d2e <__mulsf3+0x18c>
    2d16:	44 0f       	add	r20, r20
    2d18:	55 1f       	adc	r21, r21
    2d1a:	66 1f       	adc	r22, r22
    2d1c:	77 1f       	adc	r23, r23
    2d1e:	17 fd       	sbrc	r17, 7
    2d20:	41 60       	ori	r20, 0x01	; 1
    2d22:	ee 0c       	add	r14, r14
    2d24:	ff 1c       	adc	r15, r15
    2d26:	00 1f       	adc	r16, r16
    2d28:	11 1f       	adc	r17, r17
    2d2a:	21 50       	subi	r18, 0x01	; 1
    2d2c:	30 40       	sbci	r19, 0x00	; 0
    2d2e:	40 30       	cpi	r20, 0x00	; 0
    2d30:	90 e0       	ldi	r25, 0x00	; 0
    2d32:	59 07       	cpc	r21, r25
    2d34:	90 e0       	ldi	r25, 0x00	; 0
    2d36:	69 07       	cpc	r22, r25
    2d38:	90 e4       	ldi	r25, 0x40	; 64
    2d3a:	79 07       	cpc	r23, r25
    2d3c:	60 f3       	brcs	.-40     	; 0x2d16 <__mulsf3+0x174>
    2d3e:	2b 8f       	std	Y+27, r18	; 0x1b
    2d40:	3c 8f       	std	Y+28, r19	; 0x1c
    2d42:	db 01       	movw	r26, r22
    2d44:	ca 01       	movw	r24, r20
    2d46:	8f 77       	andi	r24, 0x7F	; 127
    2d48:	90 70       	andi	r25, 0x00	; 0
    2d4a:	a0 70       	andi	r26, 0x00	; 0
    2d4c:	b0 70       	andi	r27, 0x00	; 0
    2d4e:	80 34       	cpi	r24, 0x40	; 64
    2d50:	91 05       	cpc	r25, r1
    2d52:	a1 05       	cpc	r26, r1
    2d54:	b1 05       	cpc	r27, r1
    2d56:	61 f4       	brne	.+24     	; 0x2d70 <__mulsf3+0x1ce>
    2d58:	47 fd       	sbrc	r20, 7
    2d5a:	0a c0       	rjmp	.+20     	; 0x2d70 <__mulsf3+0x1ce>
    2d5c:	e1 14       	cp	r14, r1
    2d5e:	f1 04       	cpc	r15, r1
    2d60:	01 05       	cpc	r16, r1
    2d62:	11 05       	cpc	r17, r1
    2d64:	29 f0       	breq	.+10     	; 0x2d70 <__mulsf3+0x1ce>
    2d66:	40 5c       	subi	r20, 0xC0	; 192
    2d68:	5f 4f       	sbci	r21, 0xFF	; 255
    2d6a:	6f 4f       	sbci	r22, 0xFF	; 255
    2d6c:	7f 4f       	sbci	r23, 0xFF	; 255
    2d6e:	40 78       	andi	r20, 0x80	; 128
    2d70:	1a 8e       	std	Y+26, r1	; 0x1a
    2d72:	fe 17       	cp	r31, r30
    2d74:	11 f0       	breq	.+4      	; 0x2d7a <__mulsf3+0x1d8>
    2d76:	81 e0       	ldi	r24, 0x01	; 1
    2d78:	8a 8f       	std	Y+26, r24	; 0x1a
    2d7a:	4d 8f       	std	Y+29, r20	; 0x1d
    2d7c:	5e 8f       	std	Y+30, r21	; 0x1e
    2d7e:	6f 8f       	std	Y+31, r22	; 0x1f
    2d80:	78 a3       	std	Y+32, r23	; 0x20
    2d82:	83 e0       	ldi	r24, 0x03	; 3
    2d84:	89 8f       	std	Y+25, r24	; 0x19
    2d86:	ce 01       	movw	r24, r28
    2d88:	49 96       	adiw	r24, 0x19	; 25
    2d8a:	0e 94 fc 17 	call	0x2ff8	; 0x2ff8 <__pack_f>
    2d8e:	a0 96       	adiw	r28, 0x20	; 32
    2d90:	e2 e1       	ldi	r30, 0x12	; 18
    2d92:	0c 94 e0 19 	jmp	0x33c0	; 0x33c0 <__epilogue_restores__>

00002d96 <__gesf2>:
    2d96:	a8 e1       	ldi	r26, 0x18	; 24
    2d98:	b0 e0       	ldi	r27, 0x00	; 0
    2d9a:	e1 ed       	ldi	r30, 0xD1	; 209
    2d9c:	f6 e1       	ldi	r31, 0x16	; 22
    2d9e:	0c 94 d0 19 	jmp	0x33a0	; 0x33a0 <__prologue_saves__+0x18>
    2da2:	69 83       	std	Y+1, r22	; 0x01
    2da4:	7a 83       	std	Y+2, r23	; 0x02
    2da6:	8b 83       	std	Y+3, r24	; 0x03
    2da8:	9c 83       	std	Y+4, r25	; 0x04
    2daa:	2d 83       	std	Y+5, r18	; 0x05
    2dac:	3e 83       	std	Y+6, r19	; 0x06
    2dae:	4f 83       	std	Y+7, r20	; 0x07
    2db0:	58 87       	std	Y+8, r21	; 0x08
    2db2:	89 e0       	ldi	r24, 0x09	; 9
    2db4:	e8 2e       	mov	r14, r24
    2db6:	f1 2c       	mov	r15, r1
    2db8:	ec 0e       	add	r14, r28
    2dba:	fd 1e       	adc	r15, r29
    2dbc:	ce 01       	movw	r24, r28
    2dbe:	01 96       	adiw	r24, 0x01	; 1
    2dc0:	b7 01       	movw	r22, r14
    2dc2:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2dc6:	8e 01       	movw	r16, r28
    2dc8:	0f 5e       	subi	r16, 0xEF	; 239
    2dca:	1f 4f       	sbci	r17, 0xFF	; 255
    2dcc:	ce 01       	movw	r24, r28
    2dce:	05 96       	adiw	r24, 0x05	; 5
    2dd0:	b8 01       	movw	r22, r16
    2dd2:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2dd6:	89 85       	ldd	r24, Y+9	; 0x09
    2dd8:	82 30       	cpi	r24, 0x02	; 2
    2dda:	40 f0       	brcs	.+16     	; 0x2dec <__gesf2+0x56>
    2ddc:	89 89       	ldd	r24, Y+17	; 0x11
    2dde:	82 30       	cpi	r24, 0x02	; 2
    2de0:	28 f0       	brcs	.+10     	; 0x2dec <__gesf2+0x56>
    2de2:	c7 01       	movw	r24, r14
    2de4:	b8 01       	movw	r22, r16
    2de6:	0e 94 49 19 	call	0x3292	; 0x3292 <__fpcmp_parts_f>
    2dea:	01 c0       	rjmp	.+2      	; 0x2dee <__gesf2+0x58>
    2dec:	8f ef       	ldi	r24, 0xFF	; 255
    2dee:	68 96       	adiw	r28, 0x18	; 24
    2df0:	e6 e0       	ldi	r30, 0x06	; 6
    2df2:	0c 94 ec 19 	jmp	0x33d8	; 0x33d8 <__epilogue_restores__+0x18>

00002df6 <__floatsisf>:
    2df6:	a8 e0       	ldi	r26, 0x08	; 8
    2df8:	b0 e0       	ldi	r27, 0x00	; 0
    2dfa:	e1 e0       	ldi	r30, 0x01	; 1
    2dfc:	f7 e1       	ldi	r31, 0x17	; 23
    2dfe:	0c 94 cd 19 	jmp	0x339a	; 0x339a <__prologue_saves__+0x12>
    2e02:	9b 01       	movw	r18, r22
    2e04:	ac 01       	movw	r20, r24
    2e06:	83 e0       	ldi	r24, 0x03	; 3
    2e08:	89 83       	std	Y+1, r24	; 0x01
    2e0a:	da 01       	movw	r26, r20
    2e0c:	c9 01       	movw	r24, r18
    2e0e:	88 27       	eor	r24, r24
    2e10:	b7 fd       	sbrc	r27, 7
    2e12:	83 95       	inc	r24
    2e14:	99 27       	eor	r25, r25
    2e16:	aa 27       	eor	r26, r26
    2e18:	bb 27       	eor	r27, r27
    2e1a:	b8 2e       	mov	r11, r24
    2e1c:	21 15       	cp	r18, r1
    2e1e:	31 05       	cpc	r19, r1
    2e20:	41 05       	cpc	r20, r1
    2e22:	51 05       	cpc	r21, r1
    2e24:	19 f4       	brne	.+6      	; 0x2e2c <__floatsisf+0x36>
    2e26:	82 e0       	ldi	r24, 0x02	; 2
    2e28:	89 83       	std	Y+1, r24	; 0x01
    2e2a:	3a c0       	rjmp	.+116    	; 0x2ea0 <__floatsisf+0xaa>
    2e2c:	88 23       	and	r24, r24
    2e2e:	a9 f0       	breq	.+42     	; 0x2e5a <__floatsisf+0x64>
    2e30:	20 30       	cpi	r18, 0x00	; 0
    2e32:	80 e0       	ldi	r24, 0x00	; 0
    2e34:	38 07       	cpc	r19, r24
    2e36:	80 e0       	ldi	r24, 0x00	; 0
    2e38:	48 07       	cpc	r20, r24
    2e3a:	80 e8       	ldi	r24, 0x80	; 128
    2e3c:	58 07       	cpc	r21, r24
    2e3e:	29 f4       	brne	.+10     	; 0x2e4a <__floatsisf+0x54>
    2e40:	60 e0       	ldi	r22, 0x00	; 0
    2e42:	70 e0       	ldi	r23, 0x00	; 0
    2e44:	80 e0       	ldi	r24, 0x00	; 0
    2e46:	9f ec       	ldi	r25, 0xCF	; 207
    2e48:	30 c0       	rjmp	.+96     	; 0x2eaa <__floatsisf+0xb4>
    2e4a:	ee 24       	eor	r14, r14
    2e4c:	ff 24       	eor	r15, r15
    2e4e:	87 01       	movw	r16, r14
    2e50:	e2 1a       	sub	r14, r18
    2e52:	f3 0a       	sbc	r15, r19
    2e54:	04 0b       	sbc	r16, r20
    2e56:	15 0b       	sbc	r17, r21
    2e58:	02 c0       	rjmp	.+4      	; 0x2e5e <__floatsisf+0x68>
    2e5a:	79 01       	movw	r14, r18
    2e5c:	8a 01       	movw	r16, r20
    2e5e:	8e e1       	ldi	r24, 0x1E	; 30
    2e60:	c8 2e       	mov	r12, r24
    2e62:	d1 2c       	mov	r13, r1
    2e64:	dc 82       	std	Y+4, r13	; 0x04
    2e66:	cb 82       	std	Y+3, r12	; 0x03
    2e68:	ed 82       	std	Y+5, r14	; 0x05
    2e6a:	fe 82       	std	Y+6, r15	; 0x06
    2e6c:	0f 83       	std	Y+7, r16	; 0x07
    2e6e:	18 87       	std	Y+8, r17	; 0x08
    2e70:	c8 01       	movw	r24, r16
    2e72:	b7 01       	movw	r22, r14
    2e74:	0e 94 ad 17 	call	0x2f5a	; 0x2f5a <__clzsi2>
    2e78:	01 97       	sbiw	r24, 0x01	; 1
    2e7a:	18 16       	cp	r1, r24
    2e7c:	19 06       	cpc	r1, r25
    2e7e:	84 f4       	brge	.+32     	; 0x2ea0 <__floatsisf+0xaa>
    2e80:	08 2e       	mov	r0, r24
    2e82:	04 c0       	rjmp	.+8      	; 0x2e8c <__floatsisf+0x96>
    2e84:	ee 0c       	add	r14, r14
    2e86:	ff 1c       	adc	r15, r15
    2e88:	00 1f       	adc	r16, r16
    2e8a:	11 1f       	adc	r17, r17
    2e8c:	0a 94       	dec	r0
    2e8e:	d2 f7       	brpl	.-12     	; 0x2e84 <__floatsisf+0x8e>
    2e90:	ed 82       	std	Y+5, r14	; 0x05
    2e92:	fe 82       	std	Y+6, r15	; 0x06
    2e94:	0f 83       	std	Y+7, r16	; 0x07
    2e96:	18 87       	std	Y+8, r17	; 0x08
    2e98:	c8 1a       	sub	r12, r24
    2e9a:	d9 0a       	sbc	r13, r25
    2e9c:	dc 82       	std	Y+4, r13	; 0x04
    2e9e:	cb 82       	std	Y+3, r12	; 0x03
    2ea0:	ba 82       	std	Y+2, r11	; 0x02
    2ea2:	ce 01       	movw	r24, r28
    2ea4:	01 96       	adiw	r24, 0x01	; 1
    2ea6:	0e 94 fc 17 	call	0x2ff8	; 0x2ff8 <__pack_f>
    2eaa:	28 96       	adiw	r28, 0x08	; 8
    2eac:	e9 e0       	ldi	r30, 0x09	; 9
    2eae:	0c 94 e9 19 	jmp	0x33d2	; 0x33d2 <__epilogue_restores__+0x12>

00002eb2 <__fixsfsi>:
    2eb2:	ac e0       	ldi	r26, 0x0C	; 12
    2eb4:	b0 e0       	ldi	r27, 0x00	; 0
    2eb6:	ef e5       	ldi	r30, 0x5F	; 95
    2eb8:	f7 e1       	ldi	r31, 0x17	; 23
    2eba:	0c 94 d4 19 	jmp	0x33a8	; 0x33a8 <__prologue_saves__+0x20>
    2ebe:	69 83       	std	Y+1, r22	; 0x01
    2ec0:	7a 83       	std	Y+2, r23	; 0x02
    2ec2:	8b 83       	std	Y+3, r24	; 0x03
    2ec4:	9c 83       	std	Y+4, r25	; 0x04
    2ec6:	ce 01       	movw	r24, r28
    2ec8:	01 96       	adiw	r24, 0x01	; 1
    2eca:	be 01       	movw	r22, r28
    2ecc:	6b 5f       	subi	r22, 0xFB	; 251
    2ece:	7f 4f       	sbci	r23, 0xFF	; 255
    2ed0:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <__unpack_f>
    2ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed6:	82 30       	cpi	r24, 0x02	; 2
    2ed8:	61 f1       	breq	.+88     	; 0x2f32 <__fixsfsi+0x80>
    2eda:	82 30       	cpi	r24, 0x02	; 2
    2edc:	50 f1       	brcs	.+84     	; 0x2f32 <__fixsfsi+0x80>
    2ede:	84 30       	cpi	r24, 0x04	; 4
    2ee0:	21 f4       	brne	.+8      	; 0x2eea <__fixsfsi+0x38>
    2ee2:	8e 81       	ldd	r24, Y+6	; 0x06
    2ee4:	88 23       	and	r24, r24
    2ee6:	51 f1       	breq	.+84     	; 0x2f3c <__fixsfsi+0x8a>
    2ee8:	2e c0       	rjmp	.+92     	; 0x2f46 <__fixsfsi+0x94>
    2eea:	2f 81       	ldd	r18, Y+7	; 0x07
    2eec:	38 85       	ldd	r19, Y+8	; 0x08
    2eee:	37 fd       	sbrc	r19, 7
    2ef0:	20 c0       	rjmp	.+64     	; 0x2f32 <__fixsfsi+0x80>
    2ef2:	6e 81       	ldd	r22, Y+6	; 0x06
    2ef4:	2f 31       	cpi	r18, 0x1F	; 31
    2ef6:	31 05       	cpc	r19, r1
    2ef8:	1c f0       	brlt	.+6      	; 0x2f00 <__fixsfsi+0x4e>
    2efa:	66 23       	and	r22, r22
    2efc:	f9 f0       	breq	.+62     	; 0x2f3c <__fixsfsi+0x8a>
    2efe:	23 c0       	rjmp	.+70     	; 0x2f46 <__fixsfsi+0x94>
    2f00:	8e e1       	ldi	r24, 0x1E	; 30
    2f02:	90 e0       	ldi	r25, 0x00	; 0
    2f04:	82 1b       	sub	r24, r18
    2f06:	93 0b       	sbc	r25, r19
    2f08:	29 85       	ldd	r18, Y+9	; 0x09
    2f0a:	3a 85       	ldd	r19, Y+10	; 0x0a
    2f0c:	4b 85       	ldd	r20, Y+11	; 0x0b
    2f0e:	5c 85       	ldd	r21, Y+12	; 0x0c
    2f10:	04 c0       	rjmp	.+8      	; 0x2f1a <__fixsfsi+0x68>
    2f12:	56 95       	lsr	r21
    2f14:	47 95       	ror	r20
    2f16:	37 95       	ror	r19
    2f18:	27 95       	ror	r18
    2f1a:	8a 95       	dec	r24
    2f1c:	d2 f7       	brpl	.-12     	; 0x2f12 <__fixsfsi+0x60>
    2f1e:	66 23       	and	r22, r22
    2f20:	b1 f0       	breq	.+44     	; 0x2f4e <__fixsfsi+0x9c>
    2f22:	50 95       	com	r21
    2f24:	40 95       	com	r20
    2f26:	30 95       	com	r19
    2f28:	21 95       	neg	r18
    2f2a:	3f 4f       	sbci	r19, 0xFF	; 255
    2f2c:	4f 4f       	sbci	r20, 0xFF	; 255
    2f2e:	5f 4f       	sbci	r21, 0xFF	; 255
    2f30:	0e c0       	rjmp	.+28     	; 0x2f4e <__fixsfsi+0x9c>
    2f32:	20 e0       	ldi	r18, 0x00	; 0
    2f34:	30 e0       	ldi	r19, 0x00	; 0
    2f36:	40 e0       	ldi	r20, 0x00	; 0
    2f38:	50 e0       	ldi	r21, 0x00	; 0
    2f3a:	09 c0       	rjmp	.+18     	; 0x2f4e <__fixsfsi+0x9c>
    2f3c:	2f ef       	ldi	r18, 0xFF	; 255
    2f3e:	3f ef       	ldi	r19, 0xFF	; 255
    2f40:	4f ef       	ldi	r20, 0xFF	; 255
    2f42:	5f e7       	ldi	r21, 0x7F	; 127
    2f44:	04 c0       	rjmp	.+8      	; 0x2f4e <__fixsfsi+0x9c>
    2f46:	20 e0       	ldi	r18, 0x00	; 0
    2f48:	30 e0       	ldi	r19, 0x00	; 0
    2f4a:	40 e0       	ldi	r20, 0x00	; 0
    2f4c:	50 e8       	ldi	r21, 0x80	; 128
    2f4e:	b9 01       	movw	r22, r18
    2f50:	ca 01       	movw	r24, r20
    2f52:	2c 96       	adiw	r28, 0x0c	; 12
    2f54:	e2 e0       	ldi	r30, 0x02	; 2
    2f56:	0c 94 f0 19 	jmp	0x33e0	; 0x33e0 <__epilogue_restores__+0x20>

00002f5a <__clzsi2>:
    2f5a:	ef 92       	push	r14
    2f5c:	ff 92       	push	r15
    2f5e:	0f 93       	push	r16
    2f60:	1f 93       	push	r17
    2f62:	7b 01       	movw	r14, r22
    2f64:	8c 01       	movw	r16, r24
    2f66:	80 e0       	ldi	r24, 0x00	; 0
    2f68:	e8 16       	cp	r14, r24
    2f6a:	80 e0       	ldi	r24, 0x00	; 0
    2f6c:	f8 06       	cpc	r15, r24
    2f6e:	81 e0       	ldi	r24, 0x01	; 1
    2f70:	08 07       	cpc	r16, r24
    2f72:	80 e0       	ldi	r24, 0x00	; 0
    2f74:	18 07       	cpc	r17, r24
    2f76:	88 f4       	brcc	.+34     	; 0x2f9a <__clzsi2+0x40>
    2f78:	8f ef       	ldi	r24, 0xFF	; 255
    2f7a:	e8 16       	cp	r14, r24
    2f7c:	f1 04       	cpc	r15, r1
    2f7e:	01 05       	cpc	r16, r1
    2f80:	11 05       	cpc	r17, r1
    2f82:	31 f0       	breq	.+12     	; 0x2f90 <__clzsi2+0x36>
    2f84:	28 f0       	brcs	.+10     	; 0x2f90 <__clzsi2+0x36>
    2f86:	88 e0       	ldi	r24, 0x08	; 8
    2f88:	90 e0       	ldi	r25, 0x00	; 0
    2f8a:	a0 e0       	ldi	r26, 0x00	; 0
    2f8c:	b0 e0       	ldi	r27, 0x00	; 0
    2f8e:	17 c0       	rjmp	.+46     	; 0x2fbe <__clzsi2+0x64>
    2f90:	80 e0       	ldi	r24, 0x00	; 0
    2f92:	90 e0       	ldi	r25, 0x00	; 0
    2f94:	a0 e0       	ldi	r26, 0x00	; 0
    2f96:	b0 e0       	ldi	r27, 0x00	; 0
    2f98:	12 c0       	rjmp	.+36     	; 0x2fbe <__clzsi2+0x64>
    2f9a:	80 e0       	ldi	r24, 0x00	; 0
    2f9c:	e8 16       	cp	r14, r24
    2f9e:	80 e0       	ldi	r24, 0x00	; 0
    2fa0:	f8 06       	cpc	r15, r24
    2fa2:	80 e0       	ldi	r24, 0x00	; 0
    2fa4:	08 07       	cpc	r16, r24
    2fa6:	81 e0       	ldi	r24, 0x01	; 1
    2fa8:	18 07       	cpc	r17, r24
    2faa:	28 f0       	brcs	.+10     	; 0x2fb6 <__clzsi2+0x5c>
    2fac:	88 e1       	ldi	r24, 0x18	; 24
    2fae:	90 e0       	ldi	r25, 0x00	; 0
    2fb0:	a0 e0       	ldi	r26, 0x00	; 0
    2fb2:	b0 e0       	ldi	r27, 0x00	; 0
    2fb4:	04 c0       	rjmp	.+8      	; 0x2fbe <__clzsi2+0x64>
    2fb6:	80 e1       	ldi	r24, 0x10	; 16
    2fb8:	90 e0       	ldi	r25, 0x00	; 0
    2fba:	a0 e0       	ldi	r26, 0x00	; 0
    2fbc:	b0 e0       	ldi	r27, 0x00	; 0
    2fbe:	20 e2       	ldi	r18, 0x20	; 32
    2fc0:	30 e0       	ldi	r19, 0x00	; 0
    2fc2:	40 e0       	ldi	r20, 0x00	; 0
    2fc4:	50 e0       	ldi	r21, 0x00	; 0
    2fc6:	28 1b       	sub	r18, r24
    2fc8:	39 0b       	sbc	r19, r25
    2fca:	4a 0b       	sbc	r20, r26
    2fcc:	5b 0b       	sbc	r21, r27
    2fce:	04 c0       	rjmp	.+8      	; 0x2fd8 <__clzsi2+0x7e>
    2fd0:	16 95       	lsr	r17
    2fd2:	07 95       	ror	r16
    2fd4:	f7 94       	ror	r15
    2fd6:	e7 94       	ror	r14
    2fd8:	8a 95       	dec	r24
    2fda:	d2 f7       	brpl	.-12     	; 0x2fd0 <__clzsi2+0x76>
    2fdc:	f7 01       	movw	r30, r14
    2fde:	e0 55       	subi	r30, 0x50	; 80
    2fe0:	fe 4f       	sbci	r31, 0xFE	; 254
    2fe2:	80 81       	ld	r24, Z
    2fe4:	28 1b       	sub	r18, r24
    2fe6:	31 09       	sbc	r19, r1
    2fe8:	41 09       	sbc	r20, r1
    2fea:	51 09       	sbc	r21, r1
    2fec:	c9 01       	movw	r24, r18
    2fee:	1f 91       	pop	r17
    2ff0:	0f 91       	pop	r16
    2ff2:	ff 90       	pop	r15
    2ff4:	ef 90       	pop	r14
    2ff6:	08 95       	ret

00002ff8 <__pack_f>:
    2ff8:	df 92       	push	r13
    2ffa:	ef 92       	push	r14
    2ffc:	ff 92       	push	r15
    2ffe:	0f 93       	push	r16
    3000:	1f 93       	push	r17
    3002:	fc 01       	movw	r30, r24
    3004:	e4 80       	ldd	r14, Z+4	; 0x04
    3006:	f5 80       	ldd	r15, Z+5	; 0x05
    3008:	06 81       	ldd	r16, Z+6	; 0x06
    300a:	17 81       	ldd	r17, Z+7	; 0x07
    300c:	d1 80       	ldd	r13, Z+1	; 0x01
    300e:	80 81       	ld	r24, Z
    3010:	82 30       	cpi	r24, 0x02	; 2
    3012:	48 f4       	brcc	.+18     	; 0x3026 <__pack_f+0x2e>
    3014:	80 e0       	ldi	r24, 0x00	; 0
    3016:	90 e0       	ldi	r25, 0x00	; 0
    3018:	a0 e1       	ldi	r26, 0x10	; 16
    301a:	b0 e0       	ldi	r27, 0x00	; 0
    301c:	e8 2a       	or	r14, r24
    301e:	f9 2a       	or	r15, r25
    3020:	0a 2b       	or	r16, r26
    3022:	1b 2b       	or	r17, r27
    3024:	a5 c0       	rjmp	.+330    	; 0x3170 <__pack_f+0x178>
    3026:	84 30       	cpi	r24, 0x04	; 4
    3028:	09 f4       	brne	.+2      	; 0x302c <__pack_f+0x34>
    302a:	9f c0       	rjmp	.+318    	; 0x316a <__pack_f+0x172>
    302c:	82 30       	cpi	r24, 0x02	; 2
    302e:	21 f4       	brne	.+8      	; 0x3038 <__pack_f+0x40>
    3030:	ee 24       	eor	r14, r14
    3032:	ff 24       	eor	r15, r15
    3034:	87 01       	movw	r16, r14
    3036:	05 c0       	rjmp	.+10     	; 0x3042 <__pack_f+0x4a>
    3038:	e1 14       	cp	r14, r1
    303a:	f1 04       	cpc	r15, r1
    303c:	01 05       	cpc	r16, r1
    303e:	11 05       	cpc	r17, r1
    3040:	19 f4       	brne	.+6      	; 0x3048 <__pack_f+0x50>
    3042:	e0 e0       	ldi	r30, 0x00	; 0
    3044:	f0 e0       	ldi	r31, 0x00	; 0
    3046:	96 c0       	rjmp	.+300    	; 0x3174 <__pack_f+0x17c>
    3048:	62 81       	ldd	r22, Z+2	; 0x02
    304a:	73 81       	ldd	r23, Z+3	; 0x03
    304c:	9f ef       	ldi	r25, 0xFF	; 255
    304e:	62 38       	cpi	r22, 0x82	; 130
    3050:	79 07       	cpc	r23, r25
    3052:	0c f0       	brlt	.+2      	; 0x3056 <__pack_f+0x5e>
    3054:	5b c0       	rjmp	.+182    	; 0x310c <__pack_f+0x114>
    3056:	22 e8       	ldi	r18, 0x82	; 130
    3058:	3f ef       	ldi	r19, 0xFF	; 255
    305a:	26 1b       	sub	r18, r22
    305c:	37 0b       	sbc	r19, r23
    305e:	2a 31       	cpi	r18, 0x1A	; 26
    3060:	31 05       	cpc	r19, r1
    3062:	2c f0       	brlt	.+10     	; 0x306e <__pack_f+0x76>
    3064:	20 e0       	ldi	r18, 0x00	; 0
    3066:	30 e0       	ldi	r19, 0x00	; 0
    3068:	40 e0       	ldi	r20, 0x00	; 0
    306a:	50 e0       	ldi	r21, 0x00	; 0
    306c:	2a c0       	rjmp	.+84     	; 0x30c2 <__pack_f+0xca>
    306e:	b8 01       	movw	r22, r16
    3070:	a7 01       	movw	r20, r14
    3072:	02 2e       	mov	r0, r18
    3074:	04 c0       	rjmp	.+8      	; 0x307e <__pack_f+0x86>
    3076:	76 95       	lsr	r23
    3078:	67 95       	ror	r22
    307a:	57 95       	ror	r21
    307c:	47 95       	ror	r20
    307e:	0a 94       	dec	r0
    3080:	d2 f7       	brpl	.-12     	; 0x3076 <__pack_f+0x7e>
    3082:	81 e0       	ldi	r24, 0x01	; 1
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	a0 e0       	ldi	r26, 0x00	; 0
    3088:	b0 e0       	ldi	r27, 0x00	; 0
    308a:	04 c0       	rjmp	.+8      	; 0x3094 <__pack_f+0x9c>
    308c:	88 0f       	add	r24, r24
    308e:	99 1f       	adc	r25, r25
    3090:	aa 1f       	adc	r26, r26
    3092:	bb 1f       	adc	r27, r27
    3094:	2a 95       	dec	r18
    3096:	d2 f7       	brpl	.-12     	; 0x308c <__pack_f+0x94>
    3098:	01 97       	sbiw	r24, 0x01	; 1
    309a:	a1 09       	sbc	r26, r1
    309c:	b1 09       	sbc	r27, r1
    309e:	8e 21       	and	r24, r14
    30a0:	9f 21       	and	r25, r15
    30a2:	a0 23       	and	r26, r16
    30a4:	b1 23       	and	r27, r17
    30a6:	00 97       	sbiw	r24, 0x00	; 0
    30a8:	a1 05       	cpc	r26, r1
    30aa:	b1 05       	cpc	r27, r1
    30ac:	21 f0       	breq	.+8      	; 0x30b6 <__pack_f+0xbe>
    30ae:	81 e0       	ldi	r24, 0x01	; 1
    30b0:	90 e0       	ldi	r25, 0x00	; 0
    30b2:	a0 e0       	ldi	r26, 0x00	; 0
    30b4:	b0 e0       	ldi	r27, 0x00	; 0
    30b6:	9a 01       	movw	r18, r20
    30b8:	ab 01       	movw	r20, r22
    30ba:	28 2b       	or	r18, r24
    30bc:	39 2b       	or	r19, r25
    30be:	4a 2b       	or	r20, r26
    30c0:	5b 2b       	or	r21, r27
    30c2:	da 01       	movw	r26, r20
    30c4:	c9 01       	movw	r24, r18
    30c6:	8f 77       	andi	r24, 0x7F	; 127
    30c8:	90 70       	andi	r25, 0x00	; 0
    30ca:	a0 70       	andi	r26, 0x00	; 0
    30cc:	b0 70       	andi	r27, 0x00	; 0
    30ce:	80 34       	cpi	r24, 0x40	; 64
    30d0:	91 05       	cpc	r25, r1
    30d2:	a1 05       	cpc	r26, r1
    30d4:	b1 05       	cpc	r27, r1
    30d6:	39 f4       	brne	.+14     	; 0x30e6 <__pack_f+0xee>
    30d8:	27 ff       	sbrs	r18, 7
    30da:	09 c0       	rjmp	.+18     	; 0x30ee <__pack_f+0xf6>
    30dc:	20 5c       	subi	r18, 0xC0	; 192
    30de:	3f 4f       	sbci	r19, 0xFF	; 255
    30e0:	4f 4f       	sbci	r20, 0xFF	; 255
    30e2:	5f 4f       	sbci	r21, 0xFF	; 255
    30e4:	04 c0       	rjmp	.+8      	; 0x30ee <__pack_f+0xf6>
    30e6:	21 5c       	subi	r18, 0xC1	; 193
    30e8:	3f 4f       	sbci	r19, 0xFF	; 255
    30ea:	4f 4f       	sbci	r20, 0xFF	; 255
    30ec:	5f 4f       	sbci	r21, 0xFF	; 255
    30ee:	e0 e0       	ldi	r30, 0x00	; 0
    30f0:	f0 e0       	ldi	r31, 0x00	; 0
    30f2:	20 30       	cpi	r18, 0x00	; 0
    30f4:	a0 e0       	ldi	r26, 0x00	; 0
    30f6:	3a 07       	cpc	r19, r26
    30f8:	a0 e0       	ldi	r26, 0x00	; 0
    30fa:	4a 07       	cpc	r20, r26
    30fc:	a0 e4       	ldi	r26, 0x40	; 64
    30fe:	5a 07       	cpc	r21, r26
    3100:	10 f0       	brcs	.+4      	; 0x3106 <__pack_f+0x10e>
    3102:	e1 e0       	ldi	r30, 0x01	; 1
    3104:	f0 e0       	ldi	r31, 0x00	; 0
    3106:	79 01       	movw	r14, r18
    3108:	8a 01       	movw	r16, r20
    310a:	27 c0       	rjmp	.+78     	; 0x315a <__pack_f+0x162>
    310c:	60 38       	cpi	r22, 0x80	; 128
    310e:	71 05       	cpc	r23, r1
    3110:	64 f5       	brge	.+88     	; 0x316a <__pack_f+0x172>
    3112:	fb 01       	movw	r30, r22
    3114:	e1 58       	subi	r30, 0x81	; 129
    3116:	ff 4f       	sbci	r31, 0xFF	; 255
    3118:	d8 01       	movw	r26, r16
    311a:	c7 01       	movw	r24, r14
    311c:	8f 77       	andi	r24, 0x7F	; 127
    311e:	90 70       	andi	r25, 0x00	; 0
    3120:	a0 70       	andi	r26, 0x00	; 0
    3122:	b0 70       	andi	r27, 0x00	; 0
    3124:	80 34       	cpi	r24, 0x40	; 64
    3126:	91 05       	cpc	r25, r1
    3128:	a1 05       	cpc	r26, r1
    312a:	b1 05       	cpc	r27, r1
    312c:	39 f4       	brne	.+14     	; 0x313c <__pack_f+0x144>
    312e:	e7 fe       	sbrs	r14, 7
    3130:	0d c0       	rjmp	.+26     	; 0x314c <__pack_f+0x154>
    3132:	80 e4       	ldi	r24, 0x40	; 64
    3134:	90 e0       	ldi	r25, 0x00	; 0
    3136:	a0 e0       	ldi	r26, 0x00	; 0
    3138:	b0 e0       	ldi	r27, 0x00	; 0
    313a:	04 c0       	rjmp	.+8      	; 0x3144 <__pack_f+0x14c>
    313c:	8f e3       	ldi	r24, 0x3F	; 63
    313e:	90 e0       	ldi	r25, 0x00	; 0
    3140:	a0 e0       	ldi	r26, 0x00	; 0
    3142:	b0 e0       	ldi	r27, 0x00	; 0
    3144:	e8 0e       	add	r14, r24
    3146:	f9 1e       	adc	r15, r25
    3148:	0a 1f       	adc	r16, r26
    314a:	1b 1f       	adc	r17, r27
    314c:	17 ff       	sbrs	r17, 7
    314e:	05 c0       	rjmp	.+10     	; 0x315a <__pack_f+0x162>
    3150:	16 95       	lsr	r17
    3152:	07 95       	ror	r16
    3154:	f7 94       	ror	r15
    3156:	e7 94       	ror	r14
    3158:	31 96       	adiw	r30, 0x01	; 1
    315a:	87 e0       	ldi	r24, 0x07	; 7
    315c:	16 95       	lsr	r17
    315e:	07 95       	ror	r16
    3160:	f7 94       	ror	r15
    3162:	e7 94       	ror	r14
    3164:	8a 95       	dec	r24
    3166:	d1 f7       	brne	.-12     	; 0x315c <__pack_f+0x164>
    3168:	05 c0       	rjmp	.+10     	; 0x3174 <__pack_f+0x17c>
    316a:	ee 24       	eor	r14, r14
    316c:	ff 24       	eor	r15, r15
    316e:	87 01       	movw	r16, r14
    3170:	ef ef       	ldi	r30, 0xFF	; 255
    3172:	f0 e0       	ldi	r31, 0x00	; 0
    3174:	6e 2f       	mov	r22, r30
    3176:	67 95       	ror	r22
    3178:	66 27       	eor	r22, r22
    317a:	67 95       	ror	r22
    317c:	90 2f       	mov	r25, r16
    317e:	9f 77       	andi	r25, 0x7F	; 127
    3180:	d7 94       	ror	r13
    3182:	dd 24       	eor	r13, r13
    3184:	d7 94       	ror	r13
    3186:	8e 2f       	mov	r24, r30
    3188:	86 95       	lsr	r24
    318a:	49 2f       	mov	r20, r25
    318c:	46 2b       	or	r20, r22
    318e:	58 2f       	mov	r21, r24
    3190:	5d 29       	or	r21, r13
    3192:	b7 01       	movw	r22, r14
    3194:	ca 01       	movw	r24, r20
    3196:	1f 91       	pop	r17
    3198:	0f 91       	pop	r16
    319a:	ff 90       	pop	r15
    319c:	ef 90       	pop	r14
    319e:	df 90       	pop	r13
    31a0:	08 95       	ret

000031a2 <__unpack_f>:
    31a2:	fc 01       	movw	r30, r24
    31a4:	db 01       	movw	r26, r22
    31a6:	40 81       	ld	r20, Z
    31a8:	51 81       	ldd	r21, Z+1	; 0x01
    31aa:	22 81       	ldd	r18, Z+2	; 0x02
    31ac:	62 2f       	mov	r22, r18
    31ae:	6f 77       	andi	r22, 0x7F	; 127
    31b0:	70 e0       	ldi	r23, 0x00	; 0
    31b2:	22 1f       	adc	r18, r18
    31b4:	22 27       	eor	r18, r18
    31b6:	22 1f       	adc	r18, r18
    31b8:	93 81       	ldd	r25, Z+3	; 0x03
    31ba:	89 2f       	mov	r24, r25
    31bc:	88 0f       	add	r24, r24
    31be:	82 2b       	or	r24, r18
    31c0:	28 2f       	mov	r18, r24
    31c2:	30 e0       	ldi	r19, 0x00	; 0
    31c4:	99 1f       	adc	r25, r25
    31c6:	99 27       	eor	r25, r25
    31c8:	99 1f       	adc	r25, r25
    31ca:	11 96       	adiw	r26, 0x01	; 1
    31cc:	9c 93       	st	X, r25
    31ce:	11 97       	sbiw	r26, 0x01	; 1
    31d0:	21 15       	cp	r18, r1
    31d2:	31 05       	cpc	r19, r1
    31d4:	a9 f5       	brne	.+106    	; 0x3240 <__unpack_f+0x9e>
    31d6:	41 15       	cp	r20, r1
    31d8:	51 05       	cpc	r21, r1
    31da:	61 05       	cpc	r22, r1
    31dc:	71 05       	cpc	r23, r1
    31de:	11 f4       	brne	.+4      	; 0x31e4 <__unpack_f+0x42>
    31e0:	82 e0       	ldi	r24, 0x02	; 2
    31e2:	37 c0       	rjmp	.+110    	; 0x3252 <__unpack_f+0xb0>
    31e4:	82 e8       	ldi	r24, 0x82	; 130
    31e6:	9f ef       	ldi	r25, 0xFF	; 255
    31e8:	13 96       	adiw	r26, 0x03	; 3
    31ea:	9c 93       	st	X, r25
    31ec:	8e 93       	st	-X, r24
    31ee:	12 97       	sbiw	r26, 0x02	; 2
    31f0:	9a 01       	movw	r18, r20
    31f2:	ab 01       	movw	r20, r22
    31f4:	67 e0       	ldi	r22, 0x07	; 7
    31f6:	22 0f       	add	r18, r18
    31f8:	33 1f       	adc	r19, r19
    31fa:	44 1f       	adc	r20, r20
    31fc:	55 1f       	adc	r21, r21
    31fe:	6a 95       	dec	r22
    3200:	d1 f7       	brne	.-12     	; 0x31f6 <__unpack_f+0x54>
    3202:	83 e0       	ldi	r24, 0x03	; 3
    3204:	8c 93       	st	X, r24
    3206:	0d c0       	rjmp	.+26     	; 0x3222 <__unpack_f+0x80>
    3208:	22 0f       	add	r18, r18
    320a:	33 1f       	adc	r19, r19
    320c:	44 1f       	adc	r20, r20
    320e:	55 1f       	adc	r21, r21
    3210:	12 96       	adiw	r26, 0x02	; 2
    3212:	8d 91       	ld	r24, X+
    3214:	9c 91       	ld	r25, X
    3216:	13 97       	sbiw	r26, 0x03	; 3
    3218:	01 97       	sbiw	r24, 0x01	; 1
    321a:	13 96       	adiw	r26, 0x03	; 3
    321c:	9c 93       	st	X, r25
    321e:	8e 93       	st	-X, r24
    3220:	12 97       	sbiw	r26, 0x02	; 2
    3222:	20 30       	cpi	r18, 0x00	; 0
    3224:	80 e0       	ldi	r24, 0x00	; 0
    3226:	38 07       	cpc	r19, r24
    3228:	80 e0       	ldi	r24, 0x00	; 0
    322a:	48 07       	cpc	r20, r24
    322c:	80 e4       	ldi	r24, 0x40	; 64
    322e:	58 07       	cpc	r21, r24
    3230:	58 f3       	brcs	.-42     	; 0x3208 <__unpack_f+0x66>
    3232:	14 96       	adiw	r26, 0x04	; 4
    3234:	2d 93       	st	X+, r18
    3236:	3d 93       	st	X+, r19
    3238:	4d 93       	st	X+, r20
    323a:	5c 93       	st	X, r21
    323c:	17 97       	sbiw	r26, 0x07	; 7
    323e:	08 95       	ret
    3240:	2f 3f       	cpi	r18, 0xFF	; 255
    3242:	31 05       	cpc	r19, r1
    3244:	79 f4       	brne	.+30     	; 0x3264 <__unpack_f+0xc2>
    3246:	41 15       	cp	r20, r1
    3248:	51 05       	cpc	r21, r1
    324a:	61 05       	cpc	r22, r1
    324c:	71 05       	cpc	r23, r1
    324e:	19 f4       	brne	.+6      	; 0x3256 <__unpack_f+0xb4>
    3250:	84 e0       	ldi	r24, 0x04	; 4
    3252:	8c 93       	st	X, r24
    3254:	08 95       	ret
    3256:	64 ff       	sbrs	r22, 4
    3258:	03 c0       	rjmp	.+6      	; 0x3260 <__unpack_f+0xbe>
    325a:	81 e0       	ldi	r24, 0x01	; 1
    325c:	8c 93       	st	X, r24
    325e:	12 c0       	rjmp	.+36     	; 0x3284 <__unpack_f+0xe2>
    3260:	1c 92       	st	X, r1
    3262:	10 c0       	rjmp	.+32     	; 0x3284 <__unpack_f+0xe2>
    3264:	2f 57       	subi	r18, 0x7F	; 127
    3266:	30 40       	sbci	r19, 0x00	; 0
    3268:	13 96       	adiw	r26, 0x03	; 3
    326a:	3c 93       	st	X, r19
    326c:	2e 93       	st	-X, r18
    326e:	12 97       	sbiw	r26, 0x02	; 2
    3270:	83 e0       	ldi	r24, 0x03	; 3
    3272:	8c 93       	st	X, r24
    3274:	87 e0       	ldi	r24, 0x07	; 7
    3276:	44 0f       	add	r20, r20
    3278:	55 1f       	adc	r21, r21
    327a:	66 1f       	adc	r22, r22
    327c:	77 1f       	adc	r23, r23
    327e:	8a 95       	dec	r24
    3280:	d1 f7       	brne	.-12     	; 0x3276 <__unpack_f+0xd4>
    3282:	70 64       	ori	r23, 0x40	; 64
    3284:	14 96       	adiw	r26, 0x04	; 4
    3286:	4d 93       	st	X+, r20
    3288:	5d 93       	st	X+, r21
    328a:	6d 93       	st	X+, r22
    328c:	7c 93       	st	X, r23
    328e:	17 97       	sbiw	r26, 0x07	; 7
    3290:	08 95       	ret

00003292 <__fpcmp_parts_f>:
    3292:	1f 93       	push	r17
    3294:	dc 01       	movw	r26, r24
    3296:	fb 01       	movw	r30, r22
    3298:	9c 91       	ld	r25, X
    329a:	92 30       	cpi	r25, 0x02	; 2
    329c:	08 f4       	brcc	.+2      	; 0x32a0 <__fpcmp_parts_f+0xe>
    329e:	47 c0       	rjmp	.+142    	; 0x332e <__fpcmp_parts_f+0x9c>
    32a0:	80 81       	ld	r24, Z
    32a2:	82 30       	cpi	r24, 0x02	; 2
    32a4:	08 f4       	brcc	.+2      	; 0x32a8 <__fpcmp_parts_f+0x16>
    32a6:	43 c0       	rjmp	.+134    	; 0x332e <__fpcmp_parts_f+0x9c>
    32a8:	94 30       	cpi	r25, 0x04	; 4
    32aa:	51 f4       	brne	.+20     	; 0x32c0 <__fpcmp_parts_f+0x2e>
    32ac:	11 96       	adiw	r26, 0x01	; 1
    32ae:	1c 91       	ld	r17, X
    32b0:	84 30       	cpi	r24, 0x04	; 4
    32b2:	99 f5       	brne	.+102    	; 0x331a <__fpcmp_parts_f+0x88>
    32b4:	81 81       	ldd	r24, Z+1	; 0x01
    32b6:	68 2f       	mov	r22, r24
    32b8:	70 e0       	ldi	r23, 0x00	; 0
    32ba:	61 1b       	sub	r22, r17
    32bc:	71 09       	sbc	r23, r1
    32be:	3f c0       	rjmp	.+126    	; 0x333e <__fpcmp_parts_f+0xac>
    32c0:	84 30       	cpi	r24, 0x04	; 4
    32c2:	21 f0       	breq	.+8      	; 0x32cc <__fpcmp_parts_f+0x3a>
    32c4:	92 30       	cpi	r25, 0x02	; 2
    32c6:	31 f4       	brne	.+12     	; 0x32d4 <__fpcmp_parts_f+0x42>
    32c8:	82 30       	cpi	r24, 0x02	; 2
    32ca:	b9 f1       	breq	.+110    	; 0x333a <__fpcmp_parts_f+0xa8>
    32cc:	81 81       	ldd	r24, Z+1	; 0x01
    32ce:	88 23       	and	r24, r24
    32d0:	89 f1       	breq	.+98     	; 0x3334 <__fpcmp_parts_f+0xa2>
    32d2:	2d c0       	rjmp	.+90     	; 0x332e <__fpcmp_parts_f+0x9c>
    32d4:	11 96       	adiw	r26, 0x01	; 1
    32d6:	1c 91       	ld	r17, X
    32d8:	11 97       	sbiw	r26, 0x01	; 1
    32da:	82 30       	cpi	r24, 0x02	; 2
    32dc:	f1 f0       	breq	.+60     	; 0x331a <__fpcmp_parts_f+0x88>
    32de:	81 81       	ldd	r24, Z+1	; 0x01
    32e0:	18 17       	cp	r17, r24
    32e2:	d9 f4       	brne	.+54     	; 0x331a <__fpcmp_parts_f+0x88>
    32e4:	12 96       	adiw	r26, 0x02	; 2
    32e6:	2d 91       	ld	r18, X+
    32e8:	3c 91       	ld	r19, X
    32ea:	13 97       	sbiw	r26, 0x03	; 3
    32ec:	82 81       	ldd	r24, Z+2	; 0x02
    32ee:	93 81       	ldd	r25, Z+3	; 0x03
    32f0:	82 17       	cp	r24, r18
    32f2:	93 07       	cpc	r25, r19
    32f4:	94 f0       	brlt	.+36     	; 0x331a <__fpcmp_parts_f+0x88>
    32f6:	28 17       	cp	r18, r24
    32f8:	39 07       	cpc	r19, r25
    32fa:	bc f0       	brlt	.+46     	; 0x332a <__fpcmp_parts_f+0x98>
    32fc:	14 96       	adiw	r26, 0x04	; 4
    32fe:	8d 91       	ld	r24, X+
    3300:	9d 91       	ld	r25, X+
    3302:	0d 90       	ld	r0, X+
    3304:	bc 91       	ld	r27, X
    3306:	a0 2d       	mov	r26, r0
    3308:	24 81       	ldd	r18, Z+4	; 0x04
    330a:	35 81       	ldd	r19, Z+5	; 0x05
    330c:	46 81       	ldd	r20, Z+6	; 0x06
    330e:	57 81       	ldd	r21, Z+7	; 0x07
    3310:	28 17       	cp	r18, r24
    3312:	39 07       	cpc	r19, r25
    3314:	4a 07       	cpc	r20, r26
    3316:	5b 07       	cpc	r21, r27
    3318:	18 f4       	brcc	.+6      	; 0x3320 <__fpcmp_parts_f+0x8e>
    331a:	11 23       	and	r17, r17
    331c:	41 f0       	breq	.+16     	; 0x332e <__fpcmp_parts_f+0x9c>
    331e:	0a c0       	rjmp	.+20     	; 0x3334 <__fpcmp_parts_f+0xa2>
    3320:	82 17       	cp	r24, r18
    3322:	93 07       	cpc	r25, r19
    3324:	a4 07       	cpc	r26, r20
    3326:	b5 07       	cpc	r27, r21
    3328:	40 f4       	brcc	.+16     	; 0x333a <__fpcmp_parts_f+0xa8>
    332a:	11 23       	and	r17, r17
    332c:	19 f0       	breq	.+6      	; 0x3334 <__fpcmp_parts_f+0xa2>
    332e:	61 e0       	ldi	r22, 0x01	; 1
    3330:	70 e0       	ldi	r23, 0x00	; 0
    3332:	05 c0       	rjmp	.+10     	; 0x333e <__fpcmp_parts_f+0xac>
    3334:	6f ef       	ldi	r22, 0xFF	; 255
    3336:	7f ef       	ldi	r23, 0xFF	; 255
    3338:	02 c0       	rjmp	.+4      	; 0x333e <__fpcmp_parts_f+0xac>
    333a:	60 e0       	ldi	r22, 0x00	; 0
    333c:	70 e0       	ldi	r23, 0x00	; 0
    333e:	cb 01       	movw	r24, r22
    3340:	1f 91       	pop	r17
    3342:	08 95       	ret

00003344 <__udivmodsi4>:
    3344:	a1 e2       	ldi	r26, 0x21	; 33
    3346:	1a 2e       	mov	r1, r26
    3348:	aa 1b       	sub	r26, r26
    334a:	bb 1b       	sub	r27, r27
    334c:	fd 01       	movw	r30, r26
    334e:	0d c0       	rjmp	.+26     	; 0x336a <__udivmodsi4_ep>

00003350 <__udivmodsi4_loop>:
    3350:	aa 1f       	adc	r26, r26
    3352:	bb 1f       	adc	r27, r27
    3354:	ee 1f       	adc	r30, r30
    3356:	ff 1f       	adc	r31, r31
    3358:	a2 17       	cp	r26, r18
    335a:	b3 07       	cpc	r27, r19
    335c:	e4 07       	cpc	r30, r20
    335e:	f5 07       	cpc	r31, r21
    3360:	20 f0       	brcs	.+8      	; 0x336a <__udivmodsi4_ep>
    3362:	a2 1b       	sub	r26, r18
    3364:	b3 0b       	sbc	r27, r19
    3366:	e4 0b       	sbc	r30, r20
    3368:	f5 0b       	sbc	r31, r21

0000336a <__udivmodsi4_ep>:
    336a:	66 1f       	adc	r22, r22
    336c:	77 1f       	adc	r23, r23
    336e:	88 1f       	adc	r24, r24
    3370:	99 1f       	adc	r25, r25
    3372:	1a 94       	dec	r1
    3374:	69 f7       	brne	.-38     	; 0x3350 <__udivmodsi4_loop>
    3376:	60 95       	com	r22
    3378:	70 95       	com	r23
    337a:	80 95       	com	r24
    337c:	90 95       	com	r25
    337e:	9b 01       	movw	r18, r22
    3380:	ac 01       	movw	r20, r24
    3382:	bd 01       	movw	r22, r26
    3384:	cf 01       	movw	r24, r30
    3386:	08 95       	ret

00003388 <__prologue_saves__>:
    3388:	2f 92       	push	r2
    338a:	3f 92       	push	r3
    338c:	4f 92       	push	r4
    338e:	5f 92       	push	r5
    3390:	6f 92       	push	r6
    3392:	7f 92       	push	r7
    3394:	8f 92       	push	r8
    3396:	9f 92       	push	r9
    3398:	af 92       	push	r10
    339a:	bf 92       	push	r11
    339c:	cf 92       	push	r12
    339e:	df 92       	push	r13
    33a0:	ef 92       	push	r14
    33a2:	ff 92       	push	r15
    33a4:	0f 93       	push	r16
    33a6:	1f 93       	push	r17
    33a8:	cf 93       	push	r28
    33aa:	df 93       	push	r29
    33ac:	cd b7       	in	r28, 0x3d	; 61
    33ae:	de b7       	in	r29, 0x3e	; 62
    33b0:	ca 1b       	sub	r28, r26
    33b2:	db 0b       	sbc	r29, r27
    33b4:	0f b6       	in	r0, 0x3f	; 63
    33b6:	f8 94       	cli
    33b8:	de bf       	out	0x3e, r29	; 62
    33ba:	0f be       	out	0x3f, r0	; 63
    33bc:	cd bf       	out	0x3d, r28	; 61
    33be:	09 94       	ijmp

000033c0 <__epilogue_restores__>:
    33c0:	2a 88       	ldd	r2, Y+18	; 0x12
    33c2:	39 88       	ldd	r3, Y+17	; 0x11
    33c4:	48 88       	ldd	r4, Y+16	; 0x10
    33c6:	5f 84       	ldd	r5, Y+15	; 0x0f
    33c8:	6e 84       	ldd	r6, Y+14	; 0x0e
    33ca:	7d 84       	ldd	r7, Y+13	; 0x0d
    33cc:	8c 84       	ldd	r8, Y+12	; 0x0c
    33ce:	9b 84       	ldd	r9, Y+11	; 0x0b
    33d0:	aa 84       	ldd	r10, Y+10	; 0x0a
    33d2:	b9 84       	ldd	r11, Y+9	; 0x09
    33d4:	c8 84       	ldd	r12, Y+8	; 0x08
    33d6:	df 80       	ldd	r13, Y+7	; 0x07
    33d8:	ee 80       	ldd	r14, Y+6	; 0x06
    33da:	fd 80       	ldd	r15, Y+5	; 0x05
    33dc:	0c 81       	ldd	r16, Y+4	; 0x04
    33de:	1b 81       	ldd	r17, Y+3	; 0x03
    33e0:	aa 81       	ldd	r26, Y+2	; 0x02
    33e2:	b9 81       	ldd	r27, Y+1	; 0x01
    33e4:	ce 0f       	add	r28, r30
    33e6:	d1 1d       	adc	r29, r1
    33e8:	0f b6       	in	r0, 0x3f	; 63
    33ea:	f8 94       	cli
    33ec:	de bf       	out	0x3e, r29	; 62
    33ee:	0f be       	out	0x3f, r0	; 63
    33f0:	cd bf       	out	0x3d, r28	; 61
    33f2:	ed 01       	movw	r28, r26
    33f4:	08 95       	ret

000033f6 <memset>:
    33f6:	dc 01       	movw	r26, r24
    33f8:	01 c0       	rjmp	.+2      	; 0x33fc <memset+0x6>
    33fa:	6d 93       	st	X+, r22
    33fc:	41 50       	subi	r20, 0x01	; 1
    33fe:	50 40       	sbci	r21, 0x00	; 0
    3400:	e0 f7       	brcc	.-8      	; 0x33fa <memset+0x4>
    3402:	08 95       	ret

00003404 <strlen>:
    3404:	fc 01       	movw	r30, r24
    3406:	01 90       	ld	r0, Z+
    3408:	00 20       	and	r0, r0
    340a:	e9 f7       	brne	.-6      	; 0x3406 <strlen+0x2>
    340c:	80 95       	com	r24
    340e:	90 95       	com	r25
    3410:	8e 0f       	add	r24, r30
    3412:	9f 1f       	adc	r25, r31
    3414:	08 95       	ret

00003416 <itoa>:
    3416:	fb 01       	movw	r30, r22
    3418:	9f 01       	movw	r18, r30
    341a:	e8 94       	clt
    341c:	42 30       	cpi	r20, 0x02	; 2
    341e:	c4 f0       	brlt	.+48     	; 0x3450 <itoa+0x3a>
    3420:	45 32       	cpi	r20, 0x25	; 37
    3422:	b4 f4       	brge	.+44     	; 0x3450 <itoa+0x3a>
    3424:	4a 30       	cpi	r20, 0x0A	; 10
    3426:	29 f4       	brne	.+10     	; 0x3432 <itoa+0x1c>
    3428:	97 fb       	bst	r25, 7
    342a:	1e f4       	brtc	.+6      	; 0x3432 <itoa+0x1c>
    342c:	90 95       	com	r25
    342e:	81 95       	neg	r24
    3430:	9f 4f       	sbci	r25, 0xFF	; 255
    3432:	64 2f       	mov	r22, r20
    3434:	77 27       	eor	r23, r23
    3436:	0e 94 3c 1a 	call	0x3478	; 0x3478 <__udivmodhi4>
    343a:	80 5d       	subi	r24, 0xD0	; 208
    343c:	8a 33       	cpi	r24, 0x3A	; 58
    343e:	0c f0       	brlt	.+2      	; 0x3442 <itoa+0x2c>
    3440:	89 5d       	subi	r24, 0xD9	; 217
    3442:	81 93       	st	Z+, r24
    3444:	cb 01       	movw	r24, r22
    3446:	00 97       	sbiw	r24, 0x00	; 0
    3448:	a1 f7       	brne	.-24     	; 0x3432 <itoa+0x1c>
    344a:	16 f4       	brtc	.+4      	; 0x3450 <itoa+0x3a>
    344c:	5d e2       	ldi	r21, 0x2D	; 45
    344e:	51 93       	st	Z+, r21
    3450:	10 82       	st	Z, r1
    3452:	c9 01       	movw	r24, r18
    3454:	0c 94 2c 1a 	jmp	0x3458	; 0x3458 <strrev>

00003458 <strrev>:
    3458:	dc 01       	movw	r26, r24
    345a:	fc 01       	movw	r30, r24
    345c:	67 2f       	mov	r22, r23
    345e:	71 91       	ld	r23, Z+
    3460:	77 23       	and	r23, r23
    3462:	e1 f7       	brne	.-8      	; 0x345c <strrev+0x4>
    3464:	32 97       	sbiw	r30, 0x02	; 2
    3466:	04 c0       	rjmp	.+8      	; 0x3470 <strrev+0x18>
    3468:	7c 91       	ld	r23, X
    346a:	6d 93       	st	X+, r22
    346c:	70 83       	st	Z, r23
    346e:	62 91       	ld	r22, -Z
    3470:	ae 17       	cp	r26, r30
    3472:	bf 07       	cpc	r27, r31
    3474:	c8 f3       	brcs	.-14     	; 0x3468 <strrev+0x10>
    3476:	08 95       	ret

00003478 <__udivmodhi4>:
    3478:	aa 1b       	sub	r26, r26
    347a:	bb 1b       	sub	r27, r27
    347c:	51 e1       	ldi	r21, 0x11	; 17
    347e:	07 c0       	rjmp	.+14     	; 0x348e <__udivmodhi4_ep>

00003480 <__udivmodhi4_loop>:
    3480:	aa 1f       	adc	r26, r26
    3482:	bb 1f       	adc	r27, r27
    3484:	a6 17       	cp	r26, r22
    3486:	b7 07       	cpc	r27, r23
    3488:	10 f0       	brcs	.+4      	; 0x348e <__udivmodhi4_ep>
    348a:	a6 1b       	sub	r26, r22
    348c:	b7 0b       	sbc	r27, r23

0000348e <__udivmodhi4_ep>:
    348e:	88 1f       	adc	r24, r24
    3490:	99 1f       	adc	r25, r25
    3492:	5a 95       	dec	r21
    3494:	a9 f7       	brne	.-22     	; 0x3480 <__udivmodhi4_loop>
    3496:	80 95       	com	r24
    3498:	90 95       	com	r25
    349a:	bc 01       	movw	r22, r24
    349c:	cd 01       	movw	r24, r26
    349e:	08 95       	ret

000034a0 <_exit>:
    34a0:	f8 94       	cli

000034a2 <__stop_program>:
    34a2:	ff cf       	rjmp	.-2      	; 0x34a2 <__stop_program>
