{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 20:38:26 2021 " "Info: Processing started: Mon Apr 12 20:38:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sfr04 -c sfr04 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sfr04 -c sfr04" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register T\[5\]~reg0 register D\[12\]~reg0 91.47 MHz 10.933 ns Internal " "Info: Clock \"clk\" has Internal fmax of 91.47 MHz between source register \"T\[5\]~reg0\" and destination register \"D\[12\]~reg0\" (period= 10.933 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.224 ns + Longest register register " "Info: + Longest register to register delay is 10.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T\[5\]~reg0 1 REG LC_X18_Y13_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y13_N3; Fanout = 5; REG Node = 'T\[5\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T[5]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.914 ns) 2.185 ns always0~1 2 COMB LC_X17_Y13_N6 6 " "Info: 2: + IC(1.271 ns) + CELL(0.914 ns) = 2.185 ns; Loc. = LC_X17_Y13_N6; Fanout = 6; COMB Node = 'always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { T[5]~reg0 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.511 ns) 3.486 ns always0~2 3 COMB LC_X17_Y13_N5 12 " "Info: 3: + IC(0.790 ns) + CELL(0.511 ns) = 3.486 ns; Loc. = LC_X17_Y13_N5; Fanout = 12; COMB Node = 'always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { always0~1 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.200 ns) 6.232 ns D\[0\]~0 4 COMB LC_X14_Y11_N1 16 " "Info: 4: + IC(2.546 ns) + CELL(0.200 ns) = 6.232 ns; Loc. = LC_X14_Y11_N1; Fanout = 16; COMB Node = 'D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { always0~2 D[0]~0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.749 ns) + CELL(1.243 ns) 10.224 ns D\[12\]~reg0 5 REG LC_X19_Y13_N2 1 " "Info: 5: + IC(2.749 ns) + CELL(1.243 ns) = 10.224 ns; Loc. = LC_X19_Y13_N2; Fanout = 1; REG Node = 'D\[12\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.992 ns" { D[0]~0 D[12]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.868 ns ( 28.05 % ) " "Info: Total cell delay = 2.868 ns ( 28.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.356 ns ( 71.95 % ) " "Info: Total interconnect delay = 7.356 ns ( 71.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.224 ns" { T[5]~reg0 always0~1 always0~2 D[0]~0 D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.224 ns" { T[5]~reg0 {} always0~1 {} always0~2 {} D[0]~0 {} D[12]~reg0 {} } { 0.000ns 1.271ns 0.790ns 2.546ns 2.749ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.953 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns D\[12\]~reg0 2 REG LC_X19_Y13_N2 1 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X19_Y13_N2; Fanout = 1; REG Node = 'D\[12\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.953 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns T\[5\]~reg0 2 REG LC_X18_Y13_N3 5 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X18_Y13_N3; Fanout = 5; REG Node = 'T\[5\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk T[5]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk T[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} T[5]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk T[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} T[5]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.224 ns" { T[5]~reg0 always0~1 always0~2 D[0]~0 D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.224 ns" { T[5]~reg0 {} always0~1 {} always0~2 {} D[0]~0 {} D[12]~reg0 {} } { 0.000ns 1.271ns 0.790ns 2.546ns 2.749ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk T[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} T[5]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D\[12\]~reg0 EchoPulse clk 5.173 ns register " "Info: tsu for register \"D\[12\]~reg0\" (data pin = \"EchoPulse\", clock pin = \"clk\") is 5.173 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.793 ns + Longest pin register " "Info: + Longest pin to register delay is 8.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EchoPulse 1 PIN PIN_H13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_H13; Fanout = 4; PIN Node = 'EchoPulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EchoPulse } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.511 ns) 4.801 ns D\[0\]~0 2 COMB LC_X14_Y11_N1 16 " "Info: 2: + IC(3.158 ns) + CELL(0.511 ns) = 4.801 ns; Loc. = LC_X14_Y11_N1; Fanout = 16; COMB Node = 'D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { EchoPulse D[0]~0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.749 ns) + CELL(1.243 ns) 8.793 ns D\[12\]~reg0 3 REG LC_X19_Y13_N2 1 " "Info: 3: + IC(2.749 ns) + CELL(1.243 ns) = 8.793 ns; Loc. = LC_X19_Y13_N2; Fanout = 1; REG Node = 'D\[12\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.992 ns" { D[0]~0 D[12]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 32.82 % ) " "Info: Total cell delay = 2.886 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.907 ns ( 67.18 % ) " "Info: Total interconnect delay = 5.907 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.793 ns" { EchoPulse D[0]~0 D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { EchoPulse {} EchoPulse~combout {} D[0]~0 {} D[12]~reg0 {} } { 0.000ns 0.000ns 3.158ns 2.749ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns D\[12\]~reg0 2 REG LC_X19_Y13_N2 1 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X19_Y13_N2; Fanout = 1; REG Node = 'D\[12\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.793 ns" { EchoPulse D[0]~0 D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { EchoPulse {} EchoPulse~combout {} D[0]~0 {} D[12]~reg0 {} } { 0.000ns 0.000ns 3.158ns 2.749ns } { 0.000ns 1.132ns 0.511ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D\[10\] D\[10\]~reg0 11.949 ns register " "Info: tco from clock \"clk\" to destination pin \"D\[10\]\" through register \"D\[10\]~reg0\" is 11.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.953 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns D\[10\]~reg0 2 REG LC_X13_Y13_N5 1 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X13_Y13_N5; Fanout = 1; REG Node = 'D\[10\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk D[10]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[10]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.620 ns + Longest register pin " "Info: + Longest register to pin delay is 7.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D\[10\]~reg0 1 REG LC_X13_Y13_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N5; Fanout = 1; REG Node = 'D\[10\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[10]~reg0 } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.298 ns) + CELL(2.322 ns) 7.620 ns D\[10\] 2 PIN PIN_P3 0 " "Info: 2: + IC(5.298 ns) + CELL(2.322 ns) = 7.620 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'D\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { D[10]~reg0 D[10] } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 30.47 % ) " "Info: Total cell delay = 2.322 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.298 ns ( 69.53 % ) " "Info: Total interconnect delay = 5.298 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { D[10]~reg0 D[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { D[10]~reg0 {} D[10] {} } { 0.000ns 5.298ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk D[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} D[10]~reg0 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { D[10]~reg0 D[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { D[10]~reg0 {} D[10] {} } { 0.000ns 5.298ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[0\] EchoPulse clk -1.231 ns register " "Info: th for register \"temp\[0\]\" (data pin = \"EchoPulse\", clock pin = \"clk\") is -1.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.953 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_J6 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J6; Fanout = 47; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns temp\[0\] 2 REG LC_X14_Y11_N2 4 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X14_Y11_N2; Fanout = 4; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk temp[0] } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} temp[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.405 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EchoPulse 1 PIN PIN_H13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_H13; Fanout = 4; PIN Node = 'EchoPulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EchoPulse } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.090 ns) + CELL(1.183 ns) 5.405 ns temp\[0\] 2 REG LC_X14_Y11_N2 4 " "Info: 2: + IC(3.090 ns) + CELL(1.183 ns) = 5.405 ns; Loc. = LC_X14_Y11_N2; Fanout = 4; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { EchoPulse temp[0] } "NODE_NAME" } } { "sfr04.v" "" { Text "D:/Study/Embeded System/Embeded control system/BTVN/VHDL/sfr04/sfr04.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 42.83 % ) " "Info: Total cell delay = 2.315 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.090 ns ( 57.17 % ) " "Info: Total interconnect delay = 3.090 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { EchoPulse temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { EchoPulse {} EchoPulse~combout {} temp[0] {} } { 0.000ns 0.000ns 3.090ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk {} clk~combout {} temp[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { EchoPulse temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { EchoPulse {} EchoPulse~combout {} temp[0] {} } { 0.000ns 0.000ns 3.090ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 20:38:26 2021 " "Info: Processing ended: Mon Apr 12 20:38:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
