

================================================================
== Vivado HLS Report for 'Conv1DMac_new327'
================================================================
* Date:           Tue May  9 01:02:04 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.255|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262148|  262148|  262148|  262148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  262146|  262146|         4|          1|          1|  262144|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     424|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     260|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        0|      -|     336|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     336|     825|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |computeS1_mux_164DeQ_x_x_x_U104  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_U105  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_U106  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_U107  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |Total                            |                            |        0|      0|  0| 260|
    +---------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights4_m_weights_V_U    |Conv1DMac_new327_QgW  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights4_m_weights_V_1_U  |Conv1DMac_new327_Rg6  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights4_m_weights_V_2_U  |Conv1DMac_new327_Shg  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights4_m_weights_V_3_U  |Conv1DMac_new327_Thq  |        1|  0|   0|  1024|    8|     1|         8192|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|  4096|   32|     4|        32768|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_162_1_fu_573_p2               |     *    |      0|  0|  41|           8|           8|
    |tmp_162_2_fu_631_p2               |     *    |      0|  0|  41|           8|           8|
    |tmp_162_3_fu_689_p2               |     *    |      0|  0|  41|           8|           8|
    |tmp_45_fu_515_p2                  |     *    |      0|  0|  41|           8|           8|
    |indvar_flatten_next3_fu_355_p2    |     +    |      0|  0|  19|           1|          19|
    |indvar_flatten_op_fu_487_p2       |     +    |      0|  0|  12|          12|           1|
    |macRegisters_0_V_fu_763_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_777_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_791_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_805_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_409_p2                    |     +    |      0|  0|   7|           1|           5|
    |result_V_1_fu_911_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_2_fu_954_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_3_fu_997_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_fu_868_p2                |     +    |      0|  0|   8|           8|           8|
    |sf_1_fu_481_p2                    |     +    |      0|  0|   7|           7|           1|
    |tmp1_fu_758_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_772_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_786_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_800_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_42_fu_469_p2                  |     +    |      0|  0|  10|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   1|           1|           1|
    |tmp_169_1_fu_621_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_169_2_fu_679_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_169_3_fu_737_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_48_fu_563_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp_91_mid_fu_403_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten3_fu_349_p2       |   icmp   |      0|  0|   8|          19|          20|
    |exitcond_flatten_fu_361_p2        |   icmp   |      0|  0|   5|          12|          11|
    |p_1_fu_601_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_2_fu_659_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_3_fu_717_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_s_fu_543_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |tmp_353_fu_397_p2                 |   icmp   |      0|  0|   4|           7|           8|
    |tmp_49_fu_475_p2                  |   icmp   |      0|  0|   3|           7|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |tmp_165_1_fu_607_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_165_2_fu_665_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_165_3_fu_723_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_354_fu_415_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_47_fu_549_p2                  |    or    |      0|  0|   1|           1|           1|
    |indvar_flatten_next_fu_493_p3     |  select  |      0|  0|  12|           1|           1|
    |nm_mid2_fu_457_p3                 |  select  |      0|  0|   5|           1|           5|
    |nm_mid_fu_367_p3                  |  select  |      0|  0|   5|           1|           1|
    |nm_t_mid2_fu_449_p3               |  select  |      0|  0|   4|           1|           4|
    |nm_t_mid_fu_383_p3                |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_421_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_90_mid2_fu_441_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_90_mid_fu_375_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_391_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 424|         254|         256|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   3|          4|    1|          4|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |in_V_V_blk_n               |   3|          2|    1|          2|
    |indvar_flatten3_reg_273    |   3|          2|   19|         38|
    |indvar_flatten_reg_284     |   3|          2|   12|         24|
    |macRegisters_0_V_1_fu_192  |   3|          2|    8|         16|
    |macRegisters_1_V_1_fu_196  |   3|          2|    8|         16|
    |macRegisters_2_V_1_fu_200  |   3|          2|    8|         16|
    |macRegisters_3_V_1_fu_204  |   3|          2|    8|         16|
    |nm_reg_295                 |   3|          2|    5|         10|
    |out_V_V_blk_n              |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |sf_reg_306                 |   3|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         32|   82|        166|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1044  |   1|   0|    1|          0|
    |indvar_flatten3_reg_273     |  19|   0|   19|          0|
    |indvar_flatten_reg_284      |  12|   0|   12|          0|
    |macRegisters_0_V_1_fu_192   |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_196   |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_200   |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_204   |   8|   0|    8|          0|
    |nm_reg_295                  |   5|   0|    5|          0|
    |nm_t_mid2_reg_1053          |   4|   0|    4|          0|
    |sf_reg_306                  |   7|   0|    7|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_164_1_reg_1120          |   8|   0|    8|          0|
    |tmp_164_2_reg_1130          |   8|   0|    8|          0|
    |tmp_164_3_reg_1140          |   8|   0|    8|          0|
    |tmp_169_1_reg_1125          |   1|   0|    1|          0|
    |tmp_169_2_reg_1135          |   1|   0|    1|          0|
    |tmp_169_3_reg_1145          |   1|   0|    1|          0|
    |tmp_42_reg_1066             |  10|   0|   10|          0|
    |tmp_46_reg_1110             |   8|   0|    8|          0|
    |tmp_48_reg_1115             |   1|   0|    1|          0|
    |tmp_49_reg_1071             |   1|   0|    1|          0|
    |tmp_V_48_reg_1085           |   8|   0|    8|          0|
    |exitcond_flatten3_reg_1044  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1053          |  64|  32|    4|          0|
    |tmp_49_reg_1071             |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 336|  96|  150|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new327 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten3)
	3  / (!exitcond_flatten3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 13 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "br label %0" [3_3_3/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i19 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %indvar_flatten_next3, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %nm_mid2, %._crit_edge ]" [3_3_3/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %sf_1, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [3_3_3/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [3_3_3/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.05ns)   --->   "%exitcond_flatten3 = icmp eq i19 %indvar_flatten3, -262144"   --->   Operation 24 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.57ns)   --->   "%indvar_flatten_next3 = add i19 1, %indvar_flatten3"   --->   Operation 25 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %1, label %.preheader401"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [3_3_3/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_90_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_s" [3_3_3/conv1d.h:808]   --->   Operation 29 'select' 'tmp_90_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [3_3_3/conv1d.h:848]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_91_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [3_3_3/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "%tmp_353 = icmp eq i7 %sf, -64" [3_3_3/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_353' <Predicate = (!exitcond_flatten3)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_91_mid = and i1 %tmp_353, %not_exitcond_flatten" [3_3_3/conv1d.h:784]   --->   Operation 33 'and' 'tmp_91_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%nm_1 = add i5 1, %nm_mid" [3_3_3/conv1d.h:783]   --->   Operation 34 'add' 'nm_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_354 = or i1 %tmp_91_mid, %exitcond_flatten" [3_3_3/conv1d.h:784]   --->   Operation 35 'or' 'tmp_354' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_354, i7 0, i7 %sf" [3_3_3/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_690 = trunc i5 %nm_1 to i4" [3_3_3/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_690' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_90_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_690, i6 0)" [3_3_3/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_90_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_90_mid2 = select i1 %tmp_91_mid, i10 %tmp_90_mid1, i10 %tmp_90_mid" [3_3_3/conv1d.h:808]   --->   Operation 39 'select' 'tmp_90_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_91_mid, i4 %tmp_690, i4 %nm_t_mid" [3_3_3/conv1d.h:848]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_91_mid, i5 %nm_1, i5 %nm_mid" [3_3_3/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%sf_cast1 = zext i7 %sf_mid2 to i10" [3_3_3/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.41ns) (out node of the LUT)   --->   "%tmp_42 = add i10 %sf_cast1, %tmp_90_mid2" [3_3_3/conv1d.h:808]   --->   Operation 43 'add' 'tmp_42' <Predicate = (!exitcond_flatten3)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.06ns)   --->   "%tmp_49 = icmp eq i7 %sf_mid2, 63" [3_3_3/conv1d.h:838]   --->   Operation 44 'icmp' 'tmp_49' <Predicate = (!exitcond_flatten3)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %_ZN13ap_fixed_baseILi9ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi1ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0, label %.preheader401.._crit_edge_crit_edge" [3_3_3/conv1d.h:838]   --->   Operation 45 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.31ns)   --->   "%sf_1 = add i7 %sf_mid2, 1" [3_3_3/conv1d.h:784]   --->   Operation 46 'add' 'sf_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.54ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 47 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 48 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten3)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 49 [1/1] (3.40ns)   --->   "%tmp_V_48 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [3_3_3/conv1d.h:787]   --->   Operation 49 'read' 'tmp_V_48' <Predicate = (!exitcond_flatten3)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %tmp_42 to i64" [3_3_3/conv1d.h:808]   --->   Operation 50 'zext' 'tmp_43' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_4 = getelementptr [1024 x i8]* @weights4_m_weights_V, i64 0, i64 %tmp_43" [3_3_3/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights4_m_weights_V_4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_5 = load i8* %weights4_m_weights_V_4, align 1" [3_3_3/conv1d.h:808]   --->   Operation 52 'load' 'weights4_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_6 = getelementptr [1024 x i8]* @weights4_m_weights_V_1, i64 0, i64 %tmp_43" [3_3_3/conv1d.h:808]   --->   Operation 53 'getelementptr' 'weights4_m_weights_V_6' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_7 = load i8* %weights4_m_weights_V_6, align 1" [3_3_3/conv1d.h:808]   --->   Operation 54 'load' 'weights4_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_8 = getelementptr [1024 x i8]* @weights4_m_weights_V_2, i64 0, i64 %tmp_43" [3_3_3/conv1d.h:808]   --->   Operation 55 'getelementptr' 'weights4_m_weights_V_8' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_9 = load i8* %weights4_m_weights_V_8, align 1" [3_3_3/conv1d.h:808]   --->   Operation 56 'load' 'weights4_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_10 = getelementptr [1024 x i8]* @weights4_m_weights_V_3, i64 0, i64 %tmp_43" [3_3_3/conv1d.h:808]   --->   Operation 57 'getelementptr' 'weights4_m_weights_V_10' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_11 = load i8* %weights4_m_weights_V_10, align 1" [3_3_3/conv1d.h:808]   --->   Operation 58 'load' 'weights4_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 59 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_5 = load i8* %weights4_m_weights_V_4, align 1" [3_3_3/conv1d.h:808]   --->   Operation 59 'load' 'weights4_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_071_assign_1 = sext i8 %tmp_V_48 to i16" [3_3_3/conv1d.h:814]   --->   Operation 60 'sext' 'p_071_assign_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_44 = sext i8 %weights4_m_weights_V_5 to i16" [3_3_3/conv1d.h:814]   --->   Operation 61 'sext' 'tmp_44' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%tmp_45 = mul i16 %tmp_44, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 62 'mul' 'tmp_45' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_45, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 63 'bitselect' 'tmp_691' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_45, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 64 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_692 = trunc i16 %tmp_45 to i6" [3_3_3/conv1d.h:814]   --->   Operation 65 'trunc' 'tmp_692' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.07ns)   --->   "%p_s = icmp ne i6 %tmp_692, 0" [3_3_3/conv1d.h:814]   --->   Operation 66 'icmp' 'p_s' <Predicate = (!exitcond_flatten3)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_47 = or i1 %tmp_691, %p_s" [3_3_3/conv1d.h:814]   --->   Operation 67 'or' 'tmp_47' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_45, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 68 'bitselect' 'tmp_693' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_48 = and i1 %tmp_47, %tmp_693" [3_3_3/conv1d.h:814]   --->   Operation 69 'and' 'tmp_48' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_7 = load i8* %weights4_m_weights_V_6, align 1" [3_3_3/conv1d.h:808]   --->   Operation 70 'load' 'weights4_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_161_1 = sext i8 %weights4_m_weights_V_7 to i16" [3_3_3/conv1d.h:814]   --->   Operation 71 'sext' 'tmp_161_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.61ns)   --->   "%tmp_162_1 = mul i16 %tmp_161_1, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 72 'mul' 'tmp_162_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_1)   --->   "%tmp_694 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_162_1, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 73 'bitselect' 'tmp_694' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_164_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_162_1, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 74 'partselect' 'tmp_164_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_695 = trunc i16 %tmp_162_1 to i6" [3_3_3/conv1d.h:814]   --->   Operation 75 'trunc' 'tmp_695' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.07ns)   --->   "%p_1 = icmp ne i6 %tmp_695, 0" [3_3_3/conv1d.h:814]   --->   Operation 76 'icmp' 'p_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_1)   --->   "%tmp_165_1 = or i1 %tmp_694, %p_1" [3_3_3/conv1d.h:814]   --->   Operation 77 'or' 'tmp_165_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_1)   --->   "%tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_162_1, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 78 'bitselect' 'tmp_696' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_169_1 = and i1 %tmp_165_1, %tmp_696" [3_3_3/conv1d.h:814]   --->   Operation 79 'and' 'tmp_169_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_9 = load i8* %weights4_m_weights_V_8, align 1" [3_3_3/conv1d.h:808]   --->   Operation 80 'load' 'weights4_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_161_2 = sext i8 %weights4_m_weights_V_9 to i16" [3_3_3/conv1d.h:814]   --->   Operation 81 'sext' 'tmp_161_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.61ns)   --->   "%tmp_162_2 = mul i16 %tmp_161_2, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 82 'mul' 'tmp_162_2' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_2)   --->   "%tmp_697 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_162_2, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 83 'bitselect' 'tmp_697' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_164_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_162_2, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 84 'partselect' 'tmp_164_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_698 = trunc i16 %tmp_162_2 to i6" [3_3_3/conv1d.h:814]   --->   Operation 85 'trunc' 'tmp_698' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.07ns)   --->   "%p_2 = icmp ne i6 %tmp_698, 0" [3_3_3/conv1d.h:814]   --->   Operation 86 'icmp' 'p_2' <Predicate = (!exitcond_flatten3)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_2)   --->   "%tmp_165_2 = or i1 %tmp_697, %p_2" [3_3_3/conv1d.h:814]   --->   Operation 87 'or' 'tmp_165_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_2)   --->   "%tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_162_2, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 88 'bitselect' 'tmp_699' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_169_2 = and i1 %tmp_165_2, %tmp_699" [3_3_3/conv1d.h:814]   --->   Operation 89 'and' 'tmp_169_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_11 = load i8* %weights4_m_weights_V_10, align 1" [3_3_3/conv1d.h:808]   --->   Operation 90 'load' 'weights4_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_161_3 = sext i8 %weights4_m_weights_V_11 to i16" [3_3_3/conv1d.h:814]   --->   Operation 91 'sext' 'tmp_161_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (3.61ns)   --->   "%tmp_162_3 = mul i16 %tmp_161_3, %p_071_assign_1" [3_3_3/conv1d.h:814]   --->   Operation 92 'mul' 'tmp_162_3' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_3)   --->   "%tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_162_3, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 93 'bitselect' 'tmp_700' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_164_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_162_3, i32 7, i32 14)" [3_3_3/conv1d.h:814]   --->   Operation 94 'partselect' 'tmp_164_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_701 = trunc i16 %tmp_162_3 to i6" [3_3_3/conv1d.h:814]   --->   Operation 95 'trunc' 'tmp_701' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.07ns)   --->   "%p_3 = icmp ne i6 %tmp_701, 0" [3_3_3/conv1d.h:814]   --->   Operation 96 'icmp' 'p_3' <Predicate = (!exitcond_flatten3)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_3)   --->   "%tmp_165_3 = or i1 %tmp_700, %p_3" [3_3_3/conv1d.h:814]   --->   Operation 97 'or' 'tmp_165_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_169_3)   --->   "%tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_162_3, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 98 'bitselect' 'tmp_702' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_169_3 = and i1 %tmp_165_3, %tmp_702" [3_3_3/conv1d.h:814]   --->   Operation 99 'and' 'tmp_169_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.04>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [3_3_3/conv1d.h:827]   --->   Operation 100 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [3_3_3/conv1d.h:827]   --->   Operation 101 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [3_3_3/conv1d.h:827]   --->   Operation 102 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [3_3_3/conv1d.h:827]   --->   Operation 103 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 104 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 105 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str58) nounwind" [3_3_3/conv1d.h:784]   --->   Operation 106 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str58)" [3_3_3/conv1d.h:784]   --->   Operation 107 'specregionbegin' 'tmp_41' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [3_3_3/conv1d.h:785]   --->   Operation 108 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i1 %tmp_48 to i8" [3_3_3/conv1d.h:814]   --->   Operation 109 'zext' 'tmp_169_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_169_cast, %tmp_46" [3_3_3/conv1d.h:827]   --->   Operation 110 'add' 'tmp1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %macRegisters_0_V_1_s, %tmp1" [3_3_3/conv1d.h:827]   --->   Operation 111 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_169_1_cast = zext i1 %tmp_169_1 to i8" [3_3_3/conv1d.h:814]   --->   Operation 112 'zext' 'tmp_169_1_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_169_1_cast, %tmp_164_1" [3_3_3/conv1d.h:827]   --->   Operation 113 'add' 'tmp2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %macRegisters_1_V_1_s, %tmp2" [3_3_3/conv1d.h:827]   --->   Operation 114 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_169_2_cast = zext i1 %tmp_169_2 to i8" [3_3_3/conv1d.h:814]   --->   Operation 115 'zext' 'tmp_169_2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_169_2_cast, %tmp_164_2" [3_3_3/conv1d.h:827]   --->   Operation 116 'add' 'tmp3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %macRegisters_2_V_1_s, %tmp3" [3_3_3/conv1d.h:827]   --->   Operation 117 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_169_3_cast = zext i1 %tmp_169_3 to i8" [3_3_3/conv1d.h:814]   --->   Operation 118 'zext' 'tmp_169_3_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_169_3_cast, %tmp_164_3" [3_3_3/conv1d.h:827]   --->   Operation 119 'add' 'tmp4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %macRegisters_3_V_1_s, %tmp4" [3_3_3/conv1d.h:827]   --->   Operation 120 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.46ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [3_3_3/conv1d.h:835]   --->   Operation 121 'store' <Predicate = (!tmp_49)> <Delay = 0.46>
ST_5 : Operation 122 [1/1] (0.46ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [3_3_3/conv1d.h:835]   --->   Operation 122 'store' <Predicate = (!tmp_49)> <Delay = 0.46>
ST_5 : Operation 123 [1/1] (0.46ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [3_3_3/conv1d.h:835]   --->   Operation 123 'store' <Predicate = (!tmp_49)> <Delay = 0.46>
ST_5 : Operation 124 [1/1] (0.46ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [3_3_3/conv1d.h:835]   --->   Operation 124 'store' <Predicate = (!tmp_49)> <Delay = 0.46>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge" [3_3_3/conv1d.h:838]   --->   Operation 125 'br' <Predicate = (!tmp_49)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node result_V)   --->   "%tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 -36, i8 0, i8 0, i8 -13, i8 8, i8 0, i8 5, i8 -1, i8 -20, i8 -114, i8 17, i8 0, i8 -4, i8 16, i8 0, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 126 'mux' 'tmp_50' <Predicate = (tmp_49)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V = add i8 %macRegisters_0_V, %tmp_50" [3_3_3/conv1d.h:850]   --->   Operation 127 'add' 'result_V' <Predicate = (tmp_49)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node result_V_1)   --->   "%tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 -68, i8 0, i8 13, i8 -21, i8 15, i8 0, i8 39, i8 -42, i8 -3, i8 8, i8 16, i8 0, i8 0, i8 -37, i8 2, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 128 'mux' 'tmp_51' <Predicate = (tmp_49)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V_1 = add i8 %macRegisters_1_V, %tmp_51" [3_3_3/conv1d.h:850]   --->   Operation 129 'add' 'result_V_1' <Predicate = (tmp_49)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node result_V_2)   --->   "%tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 0, i8 -75, i8 8, i8 0, i8 13, i8 2, i8 -19, i8 96, i8 0, i8 11, i8 -5, i8 -18, i8 29, i8 0, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 130 'mux' 'tmp_52' <Predicate = (tmp_49)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V_2 = add i8 %macRegisters_2_V, %tmp_52" [3_3_3/conv1d.h:850]   --->   Operation 131 'add' 'result_V_2' <Predicate = (tmp_49)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node result_V_3)   --->   "%tmp_53 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 29, i8 12, i8 0, i8 67, i8 26, i8 34, i8 -8, i8 -77, i8 -57, i8 110, i8 33, i8 48, i8 13, i8 0, i8 0, i4 %nm_t_mid2)" [3_3_3/conv1d.h:848]   --->   Operation 132 'mux' 'tmp_53' <Predicate = (tmp_49)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.67ns) (out node of the LUT)   --->   "%result_V_3 = add i8 %macRegisters_3_V, %tmp_53" [3_3_3/conv1d.h:850]   --->   Operation 133 'add' 'result_V_3' <Predicate = (tmp_49)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %result_V_3, i8 %result_V_2, i8 %result_V_1, i8 %result_V)" [3_3_3/conv1d.h:861]   --->   Operation 134 'bitconcatenate' 'tmp_V' <Predicate = (tmp_49)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [3_3_3/conv1d.h:867]   --->   Operation 135 'write' <Predicate = (tmp_49)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_5 : Operation 136 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 136 'store' <Predicate = (tmp_49)> <Delay = 0.46>
ST_5 : Operation 137 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 137 'store' <Predicate = (tmp_49)> <Delay = 0.46>
ST_5 : Operation 138 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 138 'store' <Predicate = (tmp_49)> <Delay = 0.46>
ST_5 : Operation 139 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 139 'store' <Predicate = (tmp_49)> <Delay = 0.46>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %._crit_edge" [3_3_3/conv1d.h:868]   --->   Operation 140 'br' <Predicate = (tmp_49)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str58, i32 %tmp_41)" [3_3_3/conv1d.h:869]   --->   Operation 141 'specregionend' 'empty' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 142 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "ret void" [3_3_3/conv1d.h:875]   --->   Operation 143 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights4_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights4_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights4_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights4_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_1      (alloca         ) [ 0111110]
macRegisters_1_V_1      (alloca         ) [ 0111110]
macRegisters_2_V_1      (alloca         ) [ 0111110]
macRegisters_3_V_1      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten3         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_s                   (bitconcatenate ) [ 0000000]
exitcond_flatten3       (icmp           ) [ 0011110]
indvar_flatten_next3    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_90_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_353                 (icmp           ) [ 0000000]
tmp_91_mid              (and            ) [ 0000000]
nm_1                    (add            ) [ 0000000]
tmp_354                 (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_690                 (trunc          ) [ 0000000]
tmp_90_mid1             (bitconcatenate ) [ 0000000]
tmp_90_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast1                (zext           ) [ 0000000]
tmp_42                  (add            ) [ 0011000]
tmp_49                  (icmp           ) [ 0011110]
StgValue_45             (br             ) [ 0000000]
sf_1                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V_48                (read           ) [ 0010100]
tmp_43                  (zext           ) [ 0000000]
weights4_m_weights_V_4  (getelementptr  ) [ 0010100]
weights4_m_weights_V_6  (getelementptr  ) [ 0010100]
weights4_m_weights_V_8  (getelementptr  ) [ 0010100]
weights4_m_weights_V_10 (getelementptr  ) [ 0010100]
weights4_m_weights_V_5  (load           ) [ 0000000]
p_071_assign_1          (sext           ) [ 0000000]
tmp_44                  (sext           ) [ 0000000]
tmp_45                  (mul            ) [ 0000000]
tmp_691                 (bitselect      ) [ 0000000]
tmp_46                  (partselect     ) [ 0010010]
tmp_692                 (trunc          ) [ 0000000]
p_s                     (icmp           ) [ 0000000]
tmp_47                  (or             ) [ 0000000]
tmp_693                 (bitselect      ) [ 0000000]
tmp_48                  (and            ) [ 0010010]
weights4_m_weights_V_7  (load           ) [ 0000000]
tmp_161_1               (sext           ) [ 0000000]
tmp_162_1               (mul            ) [ 0000000]
tmp_694                 (bitselect      ) [ 0000000]
tmp_164_1               (partselect     ) [ 0010010]
tmp_695                 (trunc          ) [ 0000000]
p_1                     (icmp           ) [ 0000000]
tmp_165_1               (or             ) [ 0000000]
tmp_696                 (bitselect      ) [ 0000000]
tmp_169_1               (and            ) [ 0010010]
weights4_m_weights_V_9  (load           ) [ 0000000]
tmp_161_2               (sext           ) [ 0000000]
tmp_162_2               (mul            ) [ 0000000]
tmp_697                 (bitselect      ) [ 0000000]
tmp_164_2               (partselect     ) [ 0010010]
tmp_698                 (trunc          ) [ 0000000]
p_2                     (icmp           ) [ 0000000]
tmp_165_2               (or             ) [ 0000000]
tmp_699                 (bitselect      ) [ 0000000]
tmp_169_2               (and            ) [ 0010010]
weights4_m_weights_V_11 (load           ) [ 0000000]
tmp_161_3               (sext           ) [ 0000000]
tmp_162_3               (mul            ) [ 0000000]
tmp_700                 (bitselect      ) [ 0000000]
tmp_164_3               (partselect     ) [ 0010010]
tmp_701                 (trunc          ) [ 0000000]
p_3                     (icmp           ) [ 0000000]
tmp_165_3               (or             ) [ 0000000]
tmp_702                 (bitselect      ) [ 0000000]
tmp_169_3               (and            ) [ 0010010]
macRegisters_0_V_1_s    (load           ) [ 0000000]
macRegisters_1_V_1_s    (load           ) [ 0000000]
macRegisters_2_V_1_s    (load           ) [ 0000000]
macRegisters_3_V_1_s    (load           ) [ 0000000]
StgValue_104            (specloopname   ) [ 0000000]
StgValue_105            (specloopname   ) [ 0000000]
StgValue_106            (specloopname   ) [ 0000000]
tmp_41                  (specregionbegin) [ 0000000]
StgValue_108            (specpipeline   ) [ 0000000]
tmp_169_cast            (zext           ) [ 0000000]
tmp1                    (add            ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp_169_1_cast          (zext           ) [ 0000000]
tmp2                    (add            ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp_169_2_cast          (zext           ) [ 0000000]
tmp3                    (add            ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_169_3_cast          (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_121            (store          ) [ 0000000]
StgValue_122            (store          ) [ 0000000]
StgValue_123            (store          ) [ 0000000]
StgValue_124            (store          ) [ 0000000]
StgValue_125            (br             ) [ 0000000]
tmp_50                  (mux            ) [ 0000000]
result_V                (add            ) [ 0000000]
tmp_51                  (mux            ) [ 0000000]
result_V_1              (add            ) [ 0000000]
tmp_52                  (mux            ) [ 0000000]
result_V_2              (add            ) [ 0000000]
tmp_53                  (mux            ) [ 0000000]
result_V_3              (add            ) [ 0000000]
tmp_V                   (bitconcatenate ) [ 0000000]
StgValue_135            (write          ) [ 0000000]
StgValue_136            (store          ) [ 0000000]
StgValue_137            (store          ) [ 0000000]
StgValue_138            (store          ) [ 0000000]
StgValue_139            (store          ) [ 0000000]
StgValue_140            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_142            (br             ) [ 0111110]
StgValue_143            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights4_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights4_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights4_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights4_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str507"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str508"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str496"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str497"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str498"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str499"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str500"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="macRegisters_0_V_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="macRegisters_1_V_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="macRegisters_2_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="macRegisters_3_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_V_48_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_48/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_135_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_135/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="weights4_m_weights_V_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="weights4_m_weights_V_6_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="weights4_m_weights_V_8_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="weights4_m_weights_V_10_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="indvar_flatten3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="1"/>
<pin id="275" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvar_flatten3_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="19" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="indvar_flatten_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="1"/>
<pin id="286" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvar_flatten_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="12" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="nm_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="nm_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="sf_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="sf_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_136/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_137/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="exitcond_flatten3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="0" index="1" bw="19" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten_next3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="19" slack="0"/>
<pin id="358" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="exitcond_flatten_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="nm_mid_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_90_mid_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="10" slack="0"/>
<pin id="378" dir="0" index="2" bw="10" slack="0"/>
<pin id="379" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="nm_t_mid_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="0" index="2" bw="4" slack="0"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="not_exitcond_flatten_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_353_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="0" index="1" bw="7" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_353/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_91_mid_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_91_mid/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="nm_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_354_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_354/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sf_mid2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="7" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_690_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_690/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_90_mid1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90_mid1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_90_mid2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="0"/>
<pin id="444" dir="0" index="2" bw="10" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="nm_t_mid2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="nm_mid2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sf_cast1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_42_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="10" slack="0"/>
<pin id="472" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_49_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sf_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="indvar_flatten_op_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="indvar_flatten_next_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="0"/>
<pin id="496" dir="0" index="2" bw="12" slack="0"/>
<pin id="497" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_43_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_071_assign_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_071_assign_1/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_44_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_45_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_691_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_691/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_46_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="0" index="2" bw="4" slack="0"/>
<pin id="533" dir="0" index="3" bw="5" slack="0"/>
<pin id="534" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_692_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_692/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_47_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_693_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="0" index="2" bw="4" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_693/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_48_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_161_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_1/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_162_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_162_1/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_694_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="0" index="2" bw="5" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_694/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_164_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="0" index="2" bw="4" slack="0"/>
<pin id="591" dir="0" index="3" bw="5" slack="0"/>
<pin id="592" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_164_1/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_695_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_695/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="0" index="1" bw="6" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_165_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_165_1/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_696_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="0" index="2" bw="4" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_696/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_169_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_169_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_161_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_2/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_162_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_162_2/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_697_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_697/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_164_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="0"/>
<pin id="648" dir="0" index="2" bw="4" slack="0"/>
<pin id="649" dir="0" index="3" bw="5" slack="0"/>
<pin id="650" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_164_2/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_698_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_698/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="6" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_165_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_165_2/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_699_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_699/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_169_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_169_2/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_161_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_3/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_162_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_162_3/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_700_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_700/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_164_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="0" index="2" bw="4" slack="0"/>
<pin id="707" dir="0" index="3" bw="5" slack="0"/>
<pin id="708" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_164_3/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_701_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_701/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="6" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_3/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_165_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_165_3/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_702_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="0" index="2" bw="4" slack="0"/>
<pin id="733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_702/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_169_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_169_3/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="macRegisters_0_V_1_s_load_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="4"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_1_s/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="macRegisters_1_V_1_s_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="4"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_1_s/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="macRegisters_2_V_1_s_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="4"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_1_s/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="macRegisters_3_V_1_s_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="4"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_1_s/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_169_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169_cast/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="1"/>
<pin id="761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="macRegisters_0_V_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_169_1_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169_1_cast/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="1"/>
<pin id="775" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="macRegisters_1_V_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_169_2_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169_2_cast/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp3_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="1"/>
<pin id="789" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="macRegisters_2_V_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_169_3_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169_3_cast/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp4_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="1"/>
<pin id="803" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="macRegisters_3_V_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="StgValue_121_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="4"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="StgValue_122_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="4"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="StgValue_123_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="4"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="StgValue_124_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="4"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_50_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="0" index="2" bw="7" slack="0"/>
<pin id="835" dir="0" index="3" bw="1" slack="0"/>
<pin id="836" dir="0" index="4" bw="1" slack="0"/>
<pin id="837" dir="0" index="5" bw="5" slack="0"/>
<pin id="838" dir="0" index="6" bw="5" slack="0"/>
<pin id="839" dir="0" index="7" bw="1" slack="0"/>
<pin id="840" dir="0" index="8" bw="4" slack="0"/>
<pin id="841" dir="0" index="9" bw="1" slack="0"/>
<pin id="842" dir="0" index="10" bw="6" slack="0"/>
<pin id="843" dir="0" index="11" bw="8" slack="0"/>
<pin id="844" dir="0" index="12" bw="6" slack="0"/>
<pin id="845" dir="0" index="13" bw="1" slack="0"/>
<pin id="846" dir="0" index="14" bw="3" slack="0"/>
<pin id="847" dir="0" index="15" bw="6" slack="0"/>
<pin id="848" dir="0" index="16" bw="1" slack="0"/>
<pin id="849" dir="0" index="17" bw="4" slack="3"/>
<pin id="850" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="result_V_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_51_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="0" index="2" bw="8" slack="0"/>
<pin id="878" dir="0" index="3" bw="1" slack="0"/>
<pin id="879" dir="0" index="4" bw="5" slack="0"/>
<pin id="880" dir="0" index="5" bw="6" slack="0"/>
<pin id="881" dir="0" index="6" bw="5" slack="0"/>
<pin id="882" dir="0" index="7" bw="1" slack="0"/>
<pin id="883" dir="0" index="8" bw="7" slack="0"/>
<pin id="884" dir="0" index="9" bw="7" slack="0"/>
<pin id="885" dir="0" index="10" bw="3" slack="0"/>
<pin id="886" dir="0" index="11" bw="5" slack="0"/>
<pin id="887" dir="0" index="12" bw="6" slack="0"/>
<pin id="888" dir="0" index="13" bw="1" slack="0"/>
<pin id="889" dir="0" index="14" bw="1" slack="0"/>
<pin id="890" dir="0" index="15" bw="7" slack="0"/>
<pin id="891" dir="0" index="16" bw="3" slack="0"/>
<pin id="892" dir="0" index="17" bw="4" slack="3"/>
<pin id="893" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="result_V_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_1/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_52_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="0" index="3" bw="1" slack="0"/>
<pin id="922" dir="0" index="4" bw="8" slack="0"/>
<pin id="923" dir="0" index="5" bw="5" slack="0"/>
<pin id="924" dir="0" index="6" bw="1" slack="0"/>
<pin id="925" dir="0" index="7" bw="5" slack="0"/>
<pin id="926" dir="0" index="8" bw="3" slack="0"/>
<pin id="927" dir="0" index="9" bw="6" slack="0"/>
<pin id="928" dir="0" index="10" bw="8" slack="0"/>
<pin id="929" dir="0" index="11" bw="1" slack="0"/>
<pin id="930" dir="0" index="12" bw="5" slack="0"/>
<pin id="931" dir="0" index="13" bw="4" slack="0"/>
<pin id="932" dir="0" index="14" bw="6" slack="0"/>
<pin id="933" dir="0" index="15" bw="6" slack="0"/>
<pin id="934" dir="0" index="16" bw="1" slack="0"/>
<pin id="935" dir="0" index="17" bw="4" slack="3"/>
<pin id="936" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="result_V_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_2/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_53_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="0" index="2" bw="6" slack="0"/>
<pin id="964" dir="0" index="3" bw="5" slack="0"/>
<pin id="965" dir="0" index="4" bw="1" slack="0"/>
<pin id="966" dir="0" index="5" bw="8" slack="0"/>
<pin id="967" dir="0" index="6" bw="6" slack="0"/>
<pin id="968" dir="0" index="7" bw="7" slack="0"/>
<pin id="969" dir="0" index="8" bw="4" slack="0"/>
<pin id="970" dir="0" index="9" bw="8" slack="0"/>
<pin id="971" dir="0" index="10" bw="7" slack="0"/>
<pin id="972" dir="0" index="11" bw="8" slack="0"/>
<pin id="973" dir="0" index="12" bw="7" slack="0"/>
<pin id="974" dir="0" index="13" bw="7" slack="0"/>
<pin id="975" dir="0" index="14" bw="5" slack="0"/>
<pin id="976" dir="0" index="15" bw="1" slack="0"/>
<pin id="977" dir="0" index="16" bw="1" slack="0"/>
<pin id="978" dir="0" index="17" bw="4" slack="3"/>
<pin id="979" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="result_V_3_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_3/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_V_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="0" index="2" bw="8" slack="0"/>
<pin id="1007" dir="0" index="3" bw="8" slack="0"/>
<pin id="1008" dir="0" index="4" bw="8" slack="0"/>
<pin id="1009" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="macRegisters_0_V_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="macRegisters_1_V_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="macRegisters_2_V_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="0"/>
<pin id="1032" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="macRegisters_3_V_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="exitcond_flatten3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="indvar_flatten_next3_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="19" slack="0"/>
<pin id="1050" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="nm_t_mid2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="3"/>
<pin id="1055" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="nm_mid2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="5" slack="0"/>
<pin id="1063" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_42_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="1"/>
<pin id="1068" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_49_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="3"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="sf_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="0"/>
<pin id="1077" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="indvar_flatten_next_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="12" slack="0"/>
<pin id="1082" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_V_48_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="1"/>
<pin id="1087" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_48 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="weights4_m_weights_V_4_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="1"/>
<pin id="1092" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="weights4_m_weights_V_6_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="1"/>
<pin id="1097" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="weights4_m_weights_V_8_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="weights4_m_weights_V_10_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_46_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="1"/>
<pin id="1112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_48_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_164_1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="1"/>
<pin id="1122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_169_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_164_2_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164_2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_169_2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_2 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="tmp_164_3_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164_3 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="tmp_169_3_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="188" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="86" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="299" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="277" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="277" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="288" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="299" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="361" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="341" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="361" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="337" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="361" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="310" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="391" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="367" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="403" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="361" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="310" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="409" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="403" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="433" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="375" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="403" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="429" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="383" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="403" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="409" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="367" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="421" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="441" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="421" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="421" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="288" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="361" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="82" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="514"><net_src comp="228" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="88" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="90" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="535"><net_src comp="92" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="515" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="94" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="90" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="542"><net_src comp="515" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="521" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="88" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="515" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="96" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="549" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="555" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="241" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="508" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="593"><net_src comp="92" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="573" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="94" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="600"><net_src comp="573" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="579" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="88" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="573" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="96" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="607" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="613" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="254" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="508" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="90" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="651"><net_src comp="92" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="631" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="94" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="90" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="658"><net_src comp="631" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="637" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="631" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="96" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="665" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="671" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="267" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="508" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="88" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="90" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="709"><net_src comp="92" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="689" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="94" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="689" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="60" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="695" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="689" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="96" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="723" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="729" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="743" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="746" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="749" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="752" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="791" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="777" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="763" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="851"><net_src comp="112" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="852"><net_src comp="48" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="853"><net_src comp="114" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="854"><net_src comp="48" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="855"><net_src comp="48" pin="0"/><net_sink comp="831" pin=4"/></net>

<net id="856"><net_src comp="116" pin="0"/><net_sink comp="831" pin=5"/></net>

<net id="857"><net_src comp="118" pin="0"/><net_sink comp="831" pin=6"/></net>

<net id="858"><net_src comp="48" pin="0"/><net_sink comp="831" pin=7"/></net>

<net id="859"><net_src comp="120" pin="0"/><net_sink comp="831" pin=8"/></net>

<net id="860"><net_src comp="122" pin="0"/><net_sink comp="831" pin=9"/></net>

<net id="861"><net_src comp="124" pin="0"/><net_sink comp="831" pin=10"/></net>

<net id="862"><net_src comp="126" pin="0"/><net_sink comp="831" pin=11"/></net>

<net id="863"><net_src comp="128" pin="0"/><net_sink comp="831" pin=12"/></net>

<net id="864"><net_src comp="48" pin="0"/><net_sink comp="831" pin=13"/></net>

<net id="865"><net_src comp="130" pin="0"/><net_sink comp="831" pin=14"/></net>

<net id="866"><net_src comp="132" pin="0"/><net_sink comp="831" pin=15"/></net>

<net id="867"><net_src comp="48" pin="0"/><net_sink comp="831" pin=16"/></net>

<net id="872"><net_src comp="763" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="831" pin="18"/><net_sink comp="868" pin=1"/></net>

<net id="894"><net_src comp="112" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="895"><net_src comp="48" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="896"><net_src comp="134" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="897"><net_src comp="48" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="898"><net_src comp="136" pin="0"/><net_sink comp="874" pin=4"/></net>

<net id="899"><net_src comp="138" pin="0"/><net_sink comp="874" pin=5"/></net>

<net id="900"><net_src comp="140" pin="0"/><net_sink comp="874" pin=6"/></net>

<net id="901"><net_src comp="48" pin="0"/><net_sink comp="874" pin=7"/></net>

<net id="902"><net_src comp="142" pin="0"/><net_sink comp="874" pin=8"/></net>

<net id="903"><net_src comp="144" pin="0"/><net_sink comp="874" pin=9"/></net>

<net id="904"><net_src comp="146" pin="0"/><net_sink comp="874" pin=10"/></net>

<net id="905"><net_src comp="118" pin="0"/><net_sink comp="874" pin=11"/></net>

<net id="906"><net_src comp="132" pin="0"/><net_sink comp="874" pin=12"/></net>

<net id="907"><net_src comp="48" pin="0"/><net_sink comp="874" pin=13"/></net>

<net id="908"><net_src comp="48" pin="0"/><net_sink comp="874" pin=14"/></net>

<net id="909"><net_src comp="148" pin="0"/><net_sink comp="874" pin=15"/></net>

<net id="910"><net_src comp="150" pin="0"/><net_sink comp="874" pin=16"/></net>

<net id="915"><net_src comp="777" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="874" pin="18"/><net_sink comp="911" pin=1"/></net>

<net id="937"><net_src comp="112" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="938"><net_src comp="48" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="939"><net_src comp="48" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="940"><net_src comp="48" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="941"><net_src comp="152" pin="0"/><net_sink comp="917" pin=4"/></net>

<net id="942"><net_src comp="118" pin="0"/><net_sink comp="917" pin=5"/></net>

<net id="943"><net_src comp="48" pin="0"/><net_sink comp="917" pin=6"/></net>

<net id="944"><net_src comp="136" pin="0"/><net_sink comp="917" pin=7"/></net>

<net id="945"><net_src comp="150" pin="0"/><net_sink comp="917" pin=8"/></net>

<net id="946"><net_src comp="154" pin="0"/><net_sink comp="917" pin=9"/></net>

<net id="947"><net_src comp="156" pin="0"/><net_sink comp="917" pin=10"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="917" pin=11"/></net>

<net id="949"><net_src comp="158" pin="0"/><net_sink comp="917" pin=12"/></net>

<net id="950"><net_src comp="160" pin="0"/><net_sink comp="917" pin=13"/></net>

<net id="951"><net_src comp="162" pin="0"/><net_sink comp="917" pin=14"/></net>

<net id="952"><net_src comp="164" pin="0"/><net_sink comp="917" pin=15"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="917" pin=16"/></net>

<net id="958"><net_src comp="791" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="917" pin="18"/><net_sink comp="954" pin=1"/></net>

<net id="980"><net_src comp="112" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="982"><net_src comp="164" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="983"><net_src comp="166" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="984"><net_src comp="48" pin="0"/><net_sink comp="960" pin=4"/></net>

<net id="985"><net_src comp="168" pin="0"/><net_sink comp="960" pin=5"/></net>

<net id="986"><net_src comp="170" pin="0"/><net_sink comp="960" pin=6"/></net>

<net id="987"><net_src comp="172" pin="0"/><net_sink comp="960" pin=7"/></net>

<net id="988"><net_src comp="174" pin="0"/><net_sink comp="960" pin=8"/></net>

<net id="989"><net_src comp="176" pin="0"/><net_sink comp="960" pin=9"/></net>

<net id="990"><net_src comp="178" pin="0"/><net_sink comp="960" pin=10"/></net>

<net id="991"><net_src comp="180" pin="0"/><net_sink comp="960" pin=11"/></net>

<net id="992"><net_src comp="182" pin="0"/><net_sink comp="960" pin=12"/></net>

<net id="993"><net_src comp="184" pin="0"/><net_sink comp="960" pin=13"/></net>

<net id="994"><net_src comp="136" pin="0"/><net_sink comp="960" pin=14"/></net>

<net id="995"><net_src comp="48" pin="0"/><net_sink comp="960" pin=15"/></net>

<net id="996"><net_src comp="48" pin="0"/><net_sink comp="960" pin=16"/></net>

<net id="1001"><net_src comp="805" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="960" pin="18"/><net_sink comp="997" pin=1"/></net>

<net id="1010"><net_src comp="186" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="954" pin="2"/><net_sink comp="1003" pin=2"/></net>

<net id="1013"><net_src comp="911" pin="2"/><net_sink comp="1003" pin=3"/></net>

<net id="1014"><net_src comp="868" pin="2"/><net_sink comp="1003" pin=4"/></net>

<net id="1015"><net_src comp="1003" pin="5"/><net_sink comp="214" pin=2"/></net>

<net id="1019"><net_src comp="192" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1026"><net_src comp="196" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1033"><net_src comp="200" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1036"><net_src comp="1030" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1040"><net_src comp="204" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1047"><net_src comp="349" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="355" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1056"><net_src comp="449" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="831" pin=17"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="874" pin=17"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="917" pin=17"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="960" pin=17"/></net>

<net id="1064"><net_src comp="457" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1069"><net_src comp="469" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1074"><net_src comp="475" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="481" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1083"><net_src comp="493" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1088"><net_src comp="208" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1093"><net_src comp="221" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1098"><net_src comp="234" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1103"><net_src comp="247" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1108"><net_src comp="260" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1113"><net_src comp="529" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1118"><net_src comp="563" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1123"><net_src comp="587" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1128"><net_src comp="621" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1133"><net_src comp="645" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1138"><net_src comp="679" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1143"><net_src comp="703" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1148"><net_src comp="737" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="797" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
	Port: weights4_m_weights_V | {}
	Port: weights4_m_weights_V_1 | {}
	Port: weights4_m_weights_V_2 | {}
	Port: weights4_m_weights_V_3 | {}
 - Input state : 
	Port: Conv1DMac_new327 : in_V_V | {3 }
	Port: Conv1DMac_new327 : weights4_m_weights_V | {3 4 }
	Port: Conv1DMac_new327 : weights4_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new327 : weights4_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new327 : weights4_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_90_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_353 : 1
		tmp_91_mid : 2
		nm_1 : 3
		tmp_354 : 2
		sf_mid2 : 2
		tmp_690 : 4
		tmp_90_mid1 : 5
		tmp_90_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_42 : 4
		tmp_49 : 3
		StgValue_45 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights4_m_weights_V_4 : 1
		weights4_m_weights_V_5 : 2
		weights4_m_weights_V_6 : 1
		weights4_m_weights_V_7 : 2
		weights4_m_weights_V_8 : 1
		weights4_m_weights_V_9 : 2
		weights4_m_weights_V_10 : 1
		weights4_m_weights_V_11 : 2
	State 4
		tmp_44 : 1
		tmp_45 : 2
		tmp_691 : 3
		tmp_46 : 3
		tmp_692 : 3
		p_s : 4
		tmp_47 : 5
		tmp_693 : 3
		tmp_48 : 5
		tmp_161_1 : 1
		tmp_162_1 : 2
		tmp_694 : 3
		tmp_164_1 : 3
		tmp_695 : 3
		p_1 : 4
		tmp_165_1 : 5
		tmp_696 : 3
		tmp_169_1 : 5
		tmp_161_2 : 1
		tmp_162_2 : 2
		tmp_697 : 3
		tmp_164_2 : 3
		tmp_698 : 3
		p_2 : 4
		tmp_165_2 : 5
		tmp_699 : 3
		tmp_169_2 : 5
		tmp_161_3 : 1
		tmp_162_3 : 2
		tmp_700 : 3
		tmp_164_3 : 3
		tmp_701 : 3
		p_3 : 4
		tmp_165_3 : 5
		tmp_702 : 3
		tmp_169_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_121 : 3
		StgValue_122 : 3
		StgValue_123 : 3
		StgValue_124 : 3
		result_V : 3
		result_V_1 : 3
		result_V_2 : 3
		result_V_3 : 3
		tmp_V : 4
		StgValue_135 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_50_fu_831        |    0    |    0    |    65   |
|    mux   |        tmp_51_fu_874        |    0    |    0    |    65   |
|          |        tmp_52_fu_917        |    0    |    0    |    65   |
|          |        tmp_53_fu_960        |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_45_fu_515        |    0    |    0    |    41   |
|    mul   |       tmp_162_1_fu_573      |    0    |    0    |    41   |
|          |       tmp_162_2_fu_631      |    0    |    0    |    41   |
|          |       tmp_162_3_fu_689      |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next3_fu_355 |    0    |    0    |    19   |
|          |         nm_1_fu_409         |    0    |    0    |    7    |
|          |        tmp_42_fu_469        |    0    |    0    |    10   |
|          |         sf_1_fu_481         |    0    |    0    |    7    |
|          |   indvar_flatten_op_fu_487  |    0    |    0    |    12   |
|          |         tmp1_fu_758         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_763   |    0    |    0    |    8    |
|          |         tmp2_fu_772         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_777   |    0    |    0    |    8    |
|          |         tmp3_fu_786         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_791   |    0    |    0    |    8    |
|          |         tmp4_fu_800         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_805   |    0    |    0    |    8    |
|          |       result_V_fu_868       |    0    |    0    |    8    |
|          |      result_V_1_fu_911      |    0    |    0    |    8    |
|          |      result_V_2_fu_954      |    0    |    0    |    8    |
|          |      result_V_3_fu_997      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_367        |    0    |    0    |    5    |
|          |      tmp_90_mid_fu_375      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_383       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_421       |    0    |    0    |    7    |
|          |      tmp_90_mid2_fu_441     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_449      |    0    |    0    |    4    |
|          |        nm_mid2_fu_457       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_493 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten3_fu_349  |    0    |    0    |    8    |
|          |   exitcond_flatten_fu_361   |    0    |    0    |    5    |
|          |        tmp_353_fu_397       |    0    |    0    |    3    |
|   icmp   |        tmp_49_fu_475        |    0    |    0    |    3    |
|          |          p_s_fu_543         |    0    |    0    |    3    |
|          |          p_1_fu_601         |    0    |    0    |    3    |
|          |          p_2_fu_659         |    0    |    0    |    3    |
|          |          p_3_fu_717         |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_91_mid_fu_403      |    0    |    0    |    1    |
|          |        tmp_48_fu_563        |    0    |    0    |    1    |
|    and   |       tmp_169_1_fu_621      |    0    |    0    |    1    |
|          |       tmp_169_2_fu_679      |    0    |    0    |    1    |
|          |       tmp_169_3_fu_737      |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_354_fu_415       |    0    |    0    |    1    |
|          |        tmp_47_fu_549        |    0    |    0    |    1    |
|    or    |       tmp_165_1_fu_607      |    0    |    0    |    1    |
|          |       tmp_165_2_fu_665      |    0    |    0    |    1    |
|          |       tmp_165_3_fu_723      |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_391 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     tmp_V_48_read_fu_208    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_135_write_fu_214  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_337         |    0    |    0    |    0    |
|          |        tmp_690_fu_429       |    0    |    0    |    0    |
|   trunc  |        tmp_692_fu_539       |    0    |    0    |    0    |
|          |        tmp_695_fu_597       |    0    |    0    |    0    |
|          |        tmp_698_fu_655       |    0    |    0    |    0    |
|          |        tmp_701_fu_713       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_341        |    0    |    0    |    0    |
|bitconcatenate|      tmp_90_mid1_fu_433     |    0    |    0    |    0    |
|          |        tmp_V_fu_1003        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_465       |    0    |    0    |    0    |
|          |        tmp_43_fu_501        |    0    |    0    |    0    |
|   zext   |     tmp_169_cast_fu_755     |    0    |    0    |    0    |
|          |    tmp_169_1_cast_fu_769    |    0    |    0    |    0    |
|          |    tmp_169_2_cast_fu_783    |    0    |    0    |    0    |
|          |    tmp_169_3_cast_fu_797    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_071_assign_1_fu_508    |    0    |    0    |    0    |
|          |        tmp_44_fu_511        |    0    |    0    |    0    |
|   sext   |       tmp_161_1_fu_569      |    0    |    0    |    0    |
|          |       tmp_161_2_fu_627      |    0    |    0    |    0    |
|          |       tmp_161_3_fu_685      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_691_fu_521       |    0    |    0    |    0    |
|          |        tmp_693_fu_555       |    0    |    0    |    0    |
|          |        tmp_694_fu_579       |    0    |    0    |    0    |
| bitselect|        tmp_696_fu_613       |    0    |    0    |    0    |
|          |        tmp_697_fu_637       |    0    |    0    |    0    |
|          |        tmp_699_fu_671       |    0    |    0    |    0    |
|          |        tmp_700_fu_695       |    0    |    0    |    0    |
|          |        tmp_702_fu_729       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_46_fu_529        |    0    |    0    |    0    |
|partselect|       tmp_164_1_fu_587      |    0    |    0    |    0    |
|          |       tmp_164_2_fu_645      |    0    |    0    |    0    |
|          |       tmp_164_3_fu_703      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   674   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten3_reg_1044   |    1   |
|     indvar_flatten3_reg_273    |   19   |
|  indvar_flatten_next3_reg_1048 |   19   |
|  indvar_flatten_next_reg_1080  |   12   |
|     indvar_flatten_reg_284     |   12   |
|   macRegisters_0_V_1_reg_1016  |    8   |
|   macRegisters_1_V_1_reg_1023  |    8   |
|   macRegisters_2_V_1_reg_1030  |    8   |
|   macRegisters_3_V_1_reg_1037  |    8   |
|        nm_mid2_reg_1061        |    5   |
|           nm_reg_295           |    5   |
|       nm_t_mid2_reg_1053       |    4   |
|          sf_1_reg_1075         |    7   |
|           sf_reg_306           |    7   |
|       tmp_164_1_reg_1120       |    8   |
|       tmp_164_2_reg_1130       |    8   |
|       tmp_164_3_reg_1140       |    8   |
|       tmp_169_1_reg_1125       |    1   |
|       tmp_169_2_reg_1135       |    1   |
|       tmp_169_3_reg_1145       |    1   |
|         tmp_42_reg_1066        |   10   |
|         tmp_46_reg_1110        |    8   |
|         tmp_48_reg_1115        |    1   |
|         tmp_49_reg_1071        |    1   |
|        tmp_V_48_reg_1085       |    8   |
|weights4_m_weights_V_10_reg_1105|   10   |
| weights4_m_weights_V_4_reg_1090|   10   |
| weights4_m_weights_V_6_reg_1095|   10   |
| weights4_m_weights_V_8_reg_1100|   10   |
+--------------------------------+--------+
|              Total             |   218  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_228 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_241 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_254 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_267 |  p0  |   2  |  10  |   20   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  1.864  ||    12   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   674  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   12   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   218  |   686  |
+-----------+--------+--------+--------+--------+
