{"vcs1":{"timestamp_begin":1681682024.248044908, "rt":0.72, "ut":0.21, "st":0.18}}
{"vcselab":{"timestamp_begin":1681682025.007239605, "rt":0.92, "ut":0.23, "st":0.14}}
{"link":{"timestamp_begin":1681682025.957502919, "rt":0.75, "ut":0.06, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681682023.951650707}
{"VCS_COMP_START_TIME": 1681682023.951650707}
{"VCS_COMP_END_TIME": 1681682027.366653575}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
