                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Wed Nov 29 17:07:05 2023

Design Information
------------------

Command line:   map -i FinalProject_impl_1_syn.udb -o
     FinalProject_impl_1_map.udb -mp FinalProject_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  20 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            53 out of  5280 (1%)
      Number of logic LUT4s:              29
      Number of ripple logic:             12 (24 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net vga_clk: 12 loads, 12 rising, 0 falling (Driver: Pin
     mypll_1.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net fpga_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port fpga_clk)
   Number of Clock Enables:  1
      Net row_0__N_29: 6 loads, 6 SLICEs
   Number of LSRs:  2
      Net col_0__N_50: 6 loads, 6 SLICEs
      Net row_0__N_30: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net col_0__N_50: 7 loads
      Net row_0__N_29: 6 loads
      Net row_0__N_30: 6 loads
      Net vga_1.col[4]: 6 loads
      Net vga_1.row[2]: 6 loads
      Net vga_1.col[2]: 5 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net vga_1.col[3]: 5 loads
      Net vga_1.col[5]: 5 loads
      Net vga_1.row[1]: 5 loads
      Net vga_1.row[8]: 5 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controlClk          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controlLatch        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controllerIn        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| fpga_clk            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            mypll_1/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      fpga_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vga_clk
  Output Clock(CoreB):                          NONE

                                    Page 2





PLL/DLL Summary (cont)
----------------------
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     mypll_1.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     mypll_1.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: mypll_1/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 1
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 55 MB
















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
