#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 16 14:36:28 2021
# Process ID: 8528
# Current directory: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12404 C:\Users\david_davis1\Box\SoC\ClassReports\SoC\CR3\CR3\CR3.xpr
# Log file: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/vivado.log
# Journal file: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/david_davis1/Box/SoC/led_blinker/led_blinker.srcs/sources_1/new/block.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/david_davis1/Box/SoC/fpga_mcs_sv_src/hdl/mmio/xadc/chu_xadc_core.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/new/led_core.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/david_davis1/Box/SoC/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/xadc_fpro/xadc_fpro.xml. It will be created.
WARNING: [IP_Flow 19-2162] IP 'xadc_fpro' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1312.945 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-576] IP 'C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci' in run xadc_fpro_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci' in run xadc_fpro_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Tue Nov 16 14:38:32 2021] Launched xadc_fpro_synth_1, synth_1...
Run output will be captured here:
xadc_fpro_synth_1: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/xadc_fpro_synth_1/runme.log
synth_1: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/synth_1/runme.log
[Tue Nov 16 14:38:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1312.945 ; gain = 0.000
open_hw_manager
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name microblaze_mcs_0
set_property -dict [list CONFIG.MEMSIZE {131072}] [get_ips microblaze_mcs_0]
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'microblaze_mcs_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'microblaze_mcs_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'microblaze_mcs_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'microblaze_mcs_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'microblaze_mcs_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'microblaze_mcs_0'...
Exporting to file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/microblaze_mcs_0/bd_0/hw_handoff/microblaze_mcs_0.hwh
Generated Block Design Tcl file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/microblaze_mcs_0/bd_0/hw_handoff/microblaze_mcs_0_bd.tcl
Generated Hardware Definition File c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/microblaze_mcs_0/bd_0/synth/microblaze_mcs_0.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.105 ; gain = 158.160
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 20-965] The target 'instantiation_template' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/microblaze_mcs_0/bd_0/bd_fc5c_0.bd
WARNING: [filemgmt 20-965] The target 'changelog' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/microblaze_mcs_0/bd_0/bd_fc5c_0.bd
export_ip_user_files -of_objects  [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name cpu
set_property -dict [list CONFIG.MEMSIZE {131072} CONFIG.Component_Name {cpu}] [get_ips cpu]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu' to 'cpu' is not allowed and is ignored.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu'...
Exporting to file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_1/bd_0/hw_handoff/cpu.hwh
Generated Block Design Tcl file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_1/bd_0/hw_handoff/cpu_bd.tcl
Generated Hardware Definition File c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_1/bd_0/synth/cpu.hwdef
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 20-965] The target 'instantiation_template' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_1/bd_0/bd_3914.bd
WARNING: [filemgmt 20-965] The target 'changelog' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_1/bd_0/bd_3914.bd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci] -no_script -reset -force -quiet
remove_files  -fileset xadc_fpro C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci
INFO: [Project 1-386] Moving file 'C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci' from fileset 'xadc_fpro' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_fpro
set_property -dict [list CONFIG.Component_Name {xadc_fpro} CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VCCINT {true} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {true} CONFIG.CHANNEL_ENABLE_VAUXP10_VAUXN10 {true} CONFIG.CHANNEL_ENABLE_VAUXP11_VAUXN11 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_ips xadc_fpro]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'xadc_fpro' to 'xadc_fpro' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_fpro'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_fpro'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_fpro'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_fpro'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_fpro'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_fpro'...
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 16 14:49:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/synth_1/runme.log
[Tue Nov 16 14:49:02 2021] Launched impl_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci] -no_script -reset -force -quiet
remove_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name cpu
set_property -dict [list CONFIG.MEMSIZE {131072} CONFIG.USE_IO_BUS {1} CONFIG.Component_Name {cpu}] [get_ips cpu]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu' to 'cpu' is not allowed and is ignored.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu'...
Exporting to file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_2/bd_0/hw_handoff/cpu.hwh
Generated Block Design Tcl file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_2/bd_0/hw_handoff/cpu_bd.tcl
Generated Hardware Definition File c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_2/bd_0/synth/cpu.hwdef
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 20-965] The target 'instantiation_template' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_2/bd_0/bd_3914.bd
WARNING: [filemgmt 20-965] The target 'changelog' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_2/bd_0/bd_3914.bd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 16 14:56:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/synth_1/runme.log
[Tue Nov 16 14:56:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1717.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2445.070 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2445.070 ; gain = 0.000
Generating merged BMM file for the design top 'mcs_top_vanilla'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_2/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2445.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 167 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2564.980 ; gain = 849.078
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-12:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2610.086 ; gain = 12.254
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA3EA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4312.137 ; gain = 1702.051
set_property PROGRAM.FILE {C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/mcs_top_vanilla.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/mcs_top_vanilla.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 16 15:32:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/synth_1/runme.log
[Tue Nov 16 15:32:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/runme.log
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/Jackson5.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/Jackson5.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/XilinxVitis/Vivado/2021.1/data/embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/Jackson5.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BA3EA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 16 17:20:28 2021...
