Release 14.4 - par P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Apr 25 20:34:00 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 30 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   core0/exp_sigma/Mram_RAM01_RAMD_O
   core0/exp_sigma/Mram_RAM02_RAMD_O
   core0/exp_sigma/Mram_RAM03_RAMD_O
   core0/exp_sigma/Mram_RAM04_RAMD_O
   core0/exp_sigma/Mram_RAM05_RAMD_O
   core0/exp_sigma/Mram_RAM11_RAMD_O
   core0/exp_sigma/Mram_RAM12_RAMD_O
   core0/exp_sigma/Mram_RAM13_RAMD_O
   core0/exp_sigma/Mram_RAM14_RAMD_O
   core0/exp_sigma/Mram_RAM15_RAMD_O
   core1/exp_mu/Mram_RAM01_RAMD_O
   core1/exp_mu/Mram_RAM02_RAMD_O
   core1/exp_mu/Mram_RAM03_RAMD_O
   core1/exp_mu/Mram_RAM04_RAMD_O
   core1/exp_mu/Mram_RAM05_RAMD_O
   core1/exp_mu/Mram_RAM11_RAMD_O
   core1/exp_mu/Mram_RAM12_RAMD_O
   core1/exp_mu/Mram_RAM13_RAMD_O
   core1/exp_mu/Mram_RAM14_RAMD_O
   core1/exp_mu/Mram_RAM15_RAMD_O
   core1/exp_sigma/Mram_RAM01_RAMD_O
   core1/exp_sigma/Mram_RAM02_RAMD_O
   core1/exp_sigma/Mram_RAM03_RAMD_O
   core1/exp_sigma/Mram_RAM04_RAMD_O
   core1/exp_sigma/Mram_RAM05_RAMD_O
   core1/exp_sigma/Mram_RAM11_RAMD_O
   core1/exp_sigma/Mram_RAM12_RAMD_O
   core1/exp_sigma/Mram_RAM13_RAMD_O
   core1/exp_sigma/Mram_RAM14_RAMD_O
   core1/exp_sigma/Mram_RAM15_RAMD_O


