[2025-09-17 04:01:44] START suite=qualcomm_srv trace=srv461_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv461_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 3110573 heartbeat IPC: 3.215 cumulative IPC: 3.215 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5780218 cumulative IPC: 3.46 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5780218 cumulative IPC: 3.46 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5780219 heartbeat IPC: 3.746 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14752366 heartbeat IPC: 1.115 cumulative IPC: 1.115 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 27742711 heartbeat IPC: 0.7698 cumulative IPC: 0.9106 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 47942317 heartbeat IPC: 0.4951 cumulative IPC: 0.7115 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 56159553 heartbeat IPC: 1.217 cumulative IPC: 0.794 (Simulation time: 00 hr 07 min 23 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 64487326 heartbeat IPC: 1.201 cumulative IPC: 0.8517 (Simulation time: 00 hr 08 min 35 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 72676729 heartbeat IPC: 1.221 cumulative IPC: 0.8969 (Simulation time: 00 hr 09 min 45 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 80501230 heartbeat IPC: 1.278 cumulative IPC: 0.9368 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 88432240 heartbeat IPC: 1.261 cumulative IPC: 0.9679 (Simulation time: 00 hr 12 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv461_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 96400158 heartbeat IPC: 1.255 cumulative IPC: 0.9932 (Simulation time: 00 hr 13 min 03 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 100153696 cumulative IPC: 0.9985 (Simulation time: 00 hr 14 min 21 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 100153696 cumulative IPC: 0.9985 (Simulation time: 00 hr 14 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv461_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9985 instructions: 100000001 cycles: 100153696
CPU 0 Branch Prediction Accuracy: 95.58% MPKI: 8.005 Average ROB Occupancy at Mispredict: 71.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.09172
BRANCH_INDIRECT: 0.1421
BRANCH_CONDITIONAL: 7.454
BRANCH_DIRECT_CALL: 0.1439
BRANCH_INDIRECT_CALL: 0.03548
BRANCH_RETURN: 0.1385


====Backend Stall Breakdown====
ROB_STALL: 8156532
LQ_STALL: 528475
SQ_STALL: 1750523


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 448.72485
REPLAY_LOAD: 128.57506
NON_REPLAY_LOAD: 33.581326

== Total ==
ADDR_TRANS: 1780989
REPLAY_LOAD: 591831
NON_REPLAY_LOAD: 5783712

== Counts ==
ADDR_TRANS: 3969
REPLAY_LOAD: 4603
NON_REPLAY_LOAD: 172230

cpu0->cpu0_STLB TOTAL        ACCESS:    1880513 HIT:    1817175 MISS:      63338 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1880513 HIT:    1817175 MISS:      63338 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 251.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3822844 HIT:    2920729 MISS:     902115 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3113837 HIT:    2474895 MISS:     638942 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     199929 HIT:      56631 MISS:     143298 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     383215 HIT:     382542 MISS:        673 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     125863 HIT:       6661 MISS:     119202 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12316505 HIT:   11028696 MISS:    1287809 MSHR_MERGE:     379696
cpu0->cpu0_L1I LOAD         ACCESS:   12316505 HIT:   11028696 MISS:    1287809 MSHR_MERGE:     379696
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 28 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26155533 HIT:   22469454 MISS:    3686079 MSHR_MERGE:    1154554
cpu0->cpu0_L1D LOAD         ACCESS:   15886745 HIT:   13232097 MISS:    2654648 MSHR_MERGE:     448921
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10126982 HIT:    9222295 MISS:     904687 MSHR_MERGE:     704752
cpu0->cpu0_L1D TRANSLATION  ACCESS:     141806 HIT:      15062 MISS:     126744 MSHR_MERGE:        881
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10064284 HIT:    9672521 MISS:     391763 MSHR_MERGE:     211593
cpu0->cpu0_ITLB LOAD         ACCESS:   10064284 HIT:    9672521 MISS:     391763 MSHR_MERGE:     211593
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 21.67 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24848128 HIT:   22373972 MISS:    2474156 MSHR_MERGE:     773813
cpu0->cpu0_DTLB LOAD         ACCESS:   24848128 HIT:   22373972 MISS:    2474156 MSHR_MERGE:     773813
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.51 cycles
cpu0->LLC TOTAL        ACCESS:    1196408 HIT:     681041 MISS:     515367 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     638942 HIT:     325778 MISS:     313164 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     143298 HIT:      14709 MISS:     128589 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294966 HIT:     294825 MISS:        141 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     119202 HIT:      45729 MISS:      73473 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32443
  ROW_BUFFER_MISS:     482718
  AVG DBUS CONGESTED CYCLE: 6.705
Channel 0 WQ ROW_BUFFER_HIT:      42647
  ROW_BUFFER_MISS:     219068
  FULL:          0
Channel 0 REFRESHES ISSUED:       8346

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1209765      1039334        25028        14279
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          152          742         8915        13744
  STLB miss resolved @ L2C                0          224          823         4612         4758
  STLB miss resolved @ LLC                0          280         1468        20816        10621
  STLB miss resolved @ MEM                0          240         2244        16743        44299

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             175729        10012       112548        27746         6461
---------------------------------------------------------------
  STLB miss resolved @ L1D                1           56          272         3470         2442
  STLB miss resolved @ L2C                0           18          219         1178          626
  STLB miss resolved @ LLC                3          133          564        14856         4787
  STLB miss resolved @ MEM                4          103          666        11449        11335
[2025-09-17 04:16:06] END   suite=qualcomm_srv trace=srv461_ap (rc=0)
