<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="AmbiqMicro" />
    <title>Apollo510L MCUCTRL</title>
    <link href="../resources/tabs.css" rel="stylesheet" type="text/css" />
    <link href="../resources/bootstrap.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="../resources/jquery.js"></script>
    <script type="text/javascript" src="../resources/dynsections.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css" />
    <link href="../resources/customdoxygen.css" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectlogo">
                            <img alt="Logo" src="../resources/am_logo.png" />
                        </td>
                        <td style="padding-left: 0.5em;">
                            <div id="projectname">Apollo510L  Register Documentation &#160;<span id="projectnumber">release_sdk5_2_a_1_1-c2486c8ef</span></div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part -->
        <div id="navrow1" class="tabs">
            <ul class="tablist">
                <li class="current"><a href="../index.html"><span>Main&#160;Page</span></a>
                </li>
        </div>
        </li>
        </ul>
    </div>
    </div>
    <!-- top -->
    <!-- window showing the filter options -->
    <div class="header">
        <div class="headertitle">
            <div class="title">MCUCTRL - MCU Miscellaneous Control Logic</div>
        </div>
    </div>
    <!--header-->
    <body>
        <br>
        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 class="panel-title"> MCUCTRL Register Index</h3>
            </div>
            <div class="panel-body">
                <table>
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000000:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPPN" target="_self">CHIPPN - Chip Information</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000004:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPID0" target="_self">CHIPID0 - Unique Chip ID 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000008:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPID1" target="_self">CHIPID1 - Unique Chip ID 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000000C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPREV" target="_self">CHIPREV - Chip Revision</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000010:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VENDORID" target="_self">VENDORID - Unique Vendor ID</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000014:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SKU" target="_self">SKU - Unique Chip SKU</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000018:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SKUOVERRIDE" target="_self">SKUOVERRIDE - Override register for Chip SKU</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000020:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DEBUGGER" target="_self">DEBUGGER - Debugger Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000028:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ACRG" target="_self">ACRG - Active Current Reference Generator Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000044:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN2" target="_self">VREFGEN2 - Voltage Reference Generator 2 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000048:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN3" target="_self">VREFGEN3 - Voltage Reference Generator 3 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000004C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN4" target="_self">VREFGEN4 - Voltage Reference Generator 4 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000050:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN5" target="_self">VREFGEN5 - Voltage Reference Generator 5 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000054:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFBUF" target="_self">VREFBUF - Voltage Reference BUF Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000060:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VRCTRL" target="_self">VRCTRL - Overrides for Voltage Regulators Controls</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000080:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LDOREG1" target="_self">LDOREG1 - CORELDO trims Reg</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000088:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LDOREG2" target="_self">LDOREG2 - MEMLDO and ANALDO Trims</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HFRC" target="_self">HFRC - HFRC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000E0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LFRC" target="_self">LFRC - LFRC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000100:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BODCTRL" target="_self">BODCTRL - BOD control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000108:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCPWRCTRL" target="_self">ADCPWRCTRL - ADC Power Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000010C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCCAL" target="_self">ADCCAL - ADC Calibration Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000110:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCBATTLOAD" target="_self">ADCBATTLOAD - ADC Battery Load Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000120:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALCTRL" target="_self">XTALCTRL - XTAL Oscillator Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000124:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALGENCTRL" target="_self">XTALGENCTRL - XTAL Oscillator General Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000012C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALHSCTRL" target="_self">XTALHSCTRL - XTALHS Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000180:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MRAMCRYPTOPWRCTRL" target="_self">MRAMCRYPTOPWRCTRL - MRAM Crypto Power Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BODISABLE" target="_self">BODISABLE - Brownout Disable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#D2ASPARE" target="_self">D2ASPARE - Spare registers to analog module</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001B8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BOOTLOADER" target="_self">BOOTLOADER - Bootloader and secure boot functions</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001BC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SHADOWVALID" target="_self">SHADOWVALID - Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SCRATCH0" target="_self">SCRATCH0 - Scratch register that is not reset by any reset</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001C4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SCRATCH1" target="_self">SCRATCH1 - Scratch register that is not reset by any reset</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000200:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGR1" target="_self">DBGR1 - Read-only debug 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000204:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGR2" target="_self">DBGR2 - Read-only debug 2</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000021C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WICCONTROL" target="_self">WICCONTROL - This register is responsible for WIC Control and Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000250:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGCTRL" target="_self">DBGCTRL - Debug subsystem Control. Determines the debug components enable and clk frequency.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000264:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#OTAPOINTER" target="_self">OTAPOINTER - OTA (Over the Air) Update Pointer/Status. Reset only by POA</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000280:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#APBDMACTRL" target="_self">APBDMACTRL - DMA Control Register. Determines misc settings for DMA operation</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000284:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FORCEAXICLKEN" target="_self">FORCEAXICLKEN - Force AXI Clock Enabled</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000338:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#KEXTCLKSEL" target="_self">KEXTCLKSEL - Key Register to enable the use of external clock selects via the EXTCLKSEL reg</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000033C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK0" target="_self">SIMOBUCK0 - SIMOBUCK Control for rail enables, ccm control, and primary switch controls.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000340:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK1" target="_self">SIMOBUCK1 - SIMOBUCK Clock Control.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000344:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK2" target="_self">SIMOBUCK2 - Low Voltage (LV) (VDDH LE 2.2V) TON Trims for VDDF and VDDS.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000348:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK3" target="_self">SIMOBUCK3 - Low Voltage (LV) (VDDH LE 2.2V) TON Trims for VDDC and VDDC_LV.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000034C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK4" target="_self">SIMOBUCK4 - VDDRF trims - TON Low Voltage Trims (LV) (VDDH LE 2.2V) , rail trim, and comparator trims.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000354:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK6" target="_self">SIMOBUCK6 - RX Comp Offset Trim for VDDS and VDDF. One extra trim for VDDRF.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000358:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK7" target="_self">SIMOBUCK7 - RX Comp Offset Trim for VDDC and VDDC LV. VDDC TVRGC Mux control.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000035C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK8" target="_self">SIMOBUCK8 - High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDF and VDDS.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000360:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK9" target="_self">SIMOBUCK9 - High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDC and VDDC_LV.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000364:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK10" target="_self">SIMOBUCK10 - High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDRF and control bits for HV/LV muxes.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000368:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK11" target="_self">SIMOBUCK11 - Spare Register for simobuck.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000036C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#D2ASPARE2" target="_self">D2ASPARE2 - Spare Register for analog signals that will all be on VDDF.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000374:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#USBLDOCTRL" target="_self">USBLDOCTRL - Controls for USBLDO</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000378:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#I3CPHYCTRL" target="_self">I3CPHYCTRL - Controls for I3CPHY</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000037C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRSW0" target="_self">PWRSW0 - PWRSW Control 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000380:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRSW1" target="_self">PWRSW1 - PWRSW Control 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000388:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#USBRSTCTRL" target="_self">USBRSTCTRL - USB Reset Startup Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003A8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT0" target="_self">FLASHWPROT0 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT1" target="_self">FLASHWPROT1 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT2" target="_self">FLASHWPROT2 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003B4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT3" target="_self">FLASHWPROT3 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003B8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT0" target="_self">FLASHRPROT0 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003BC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT1" target="_self">FLASHRPROT1 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT2" target="_self">FLASHRPROT2 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003C4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT3" target="_self">FLASHRPROT3 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003C8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT0" target="_self">SRAMWPROT0 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003CC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT1" target="_self">SRAMWPROT1 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003D0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT2" target="_self">SRAMWPROT2 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003D4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT3" target="_self">SRAMWPROT3 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003F0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT0" target="_self">SRAMRPROT0 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003F4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT1" target="_self">SRAMRPROT1 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003F8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT2" target="_self">SRAMRPROT2 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003FC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT3" target="_self">SRAMRPROT3 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000454:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SDIO0CTRL" target="_self">SDIO0CTRL - SDIO0/eMMC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000458:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SDIO1CTRL" target="_self">SDIO1CTRL - SDIO1/eMMC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000045C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PDMCTRL" target="_self">PDMCTRL - PDM Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004A0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSIBIST" target="_self">DSIBIST - dphy bist control and status register</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004A4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SSRAMMISCCTRL" target="_self">SSRAMMISCCTRL - SRAM PWR Check for Different Masters</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DISPSTATUS" target="_self">DISPSTATUS - Display subsystem status register</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004CC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CPUCFG" target="_self">CPUCFG - CPU config</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004D8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLCTL0" target="_self">PLLCTL0 - System PLL Control Register - 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004DC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLDIV0" target="_self">PLLDIV0 - System PLL Divider Control Register - 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004E0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLDIV1" target="_self">PLLDIV1 - System PLL Divider Control Register - 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004E4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLSTAT" target="_self">PLLSTAT - System PLL Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004E8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLMUXCTL" target="_self">PLLMUXCTL - System PLL clock mux controls</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004F0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CM4CODEBASE" target="_self">CM4CODEBASE - NVM lowest addrss CM4 can access</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004F4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#RADIOFINECNT" target="_self">RADIOFINECNT - Radio Fine counter current value</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004F8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#RADIOCLKNCNT" target="_self">RADIOCLKNCNT - Radio CLKN counter current value</a>
                        </td>
                    </tr>

                </table>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPPN" class="panel-title">CHIPPN - Chip Information</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A800</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Chip Information</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">PN
                                <br>0x11</td>

                            <td align="center" colspan="1">DEVTYPE
                                <br>0x1</td>

                            <td align="center" colspan="3">MRAMSIZE
                                <br>0x1</td>

                            <td align="center" colspan="4">SRAMSIZE
                                <br>0x1</td>

                            <td align="center" colspan="4">REVMAJ
                                <br>0x0</td>

                            <td align="center" colspan="4">REVMIN
                                <br>0x0</td>

                            <td align="center" colspan="2">PKG
                                <br>0x2</td>

                            <td align="center" colspan="3">PINS
                                <br>0x0</td>

                            <td align="center" colspan="2">TEMP
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>PN</td>
                            <td>RO</td>
                            <td>Apollo family device type.<br><br>
                                 APOLLO330P_510L      = 0x11 - Apollo330P_510L part number is 0x11xxxxxx.<br>
                             APOLLO5              = 0x10 - Apollo510 part number is 0x10xxxxxx.</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>DEVTYPE</td>
                            <td>RO</td>
                            <td>Device type<br><br>
                                 510L                 = 0x0 - This device identifies as 510L.<br>
                             330P                 = 0x1 - This device identifies as 330P.</td>
                        </tr>

                        <tr>
                            <td>22:20</td>
                            <td>MRAMSIZE</td>
                            <td>RO</td>
                            <td>MRAM size. Please use the SKU register for determining memory sizing.<br><br>
                                 1MB                  = 0x0 - MRAM size is 1.0MB<br>
                             2MB                  = 0x1 - MRAM size is 2.0MB<br>
                             3MB                  = 0x2 - MRAM size is 3.0MB<br>
                             4MB                  = 0x3 - MRAM size is 4.0MB</td>
                        </tr>

                        <tr>
                            <td>19:16</td>
                            <td>SRAMSIZE</td>
                            <td>RO</td>
                            <td>SRAM size. Please use the SKU register for determining memory sizing.<br><br>
                                 256K_1M              = 0x0 - Memory size is 256KB DTCM + 1MB SSRAM<br>
                             256K_1P75M           = 0x1 - Memory size is 256KB DTCM + 1.75MB SSRAM<br>
                             256K_512K_2M         = 0x2 - Memory size is 256KB ITCM + 512KB DTCM + 2MB SSRAM<br>
                             256K_512K_3M         = 0x3 - Memory size is 256KB ITCM + 512KB DTCM + 3MB SSRAM</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>REVMAJ</td>
                            <td>RO</td>
                            <td>Major revision. Please use the CHIPREV register for device identification.<br><br>
                                 A                    = 0x0 - Major Rev A<br>
                             B                    = 0x1 - Major Rev B</td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>REVMIN</td>
                            <td>RO</td>
                            <td>Minor revision.<br><br>
                                 REV0                 = 0x0 - Minor Rev 0<br>
                             REV1                 = 0x1 - Minor Rev 1</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PKG</td>
                            <td>RO</td>
                            <td>Package type.<br><br>
                                 SIP                  = 0x0 - SIP package.<br>
                             QFN                  = 0x1 - QFN package.<br>
                             BGA                  = 0x2 - BGA package.<br>
                             CSP                  = 0x3 - CSP package.</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PINS</td>
                            <td>RO</td>
                            <td>Number of pins for this package.<br><br>
                                 231                  = 0x0 - 231 pins<br>
                             274                  = 0x1 - 274 pins</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>TEMP</td>
                            <td>RO</td>
                            <td>Temperature.<br><br>
                                 COM                  = 0x0 - Commercial temperature<br>
                             MIL                  = 0x1 - Military temperature<br>
                             AUTO                 = 0x2 - Automotive temperature<br>
                             IND                  = 0x3 - Industrial temperature</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>This field is reserved.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPID0" class="panel-title">CHIPID0 - Unique Chip ID 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A804</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Chip ID 0</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">CHIPID0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>CHIPID0</td>
                            <td>RO</td>
                            <td>Unique chip ID 0. For APOLLO CHIPID0 value is 0x0<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPID1" class="panel-title">CHIPID1 - Unique Chip ID 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A808</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Chip ID 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">CHIPID1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>CHIPID1</td>
                            <td>RO</td>
                            <td>Unique chip ID 1. For APOLLO CHIPID1 value is 0x0<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPREV" class="panel-title">CHIPREV - Chip Revision</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A80C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Chip Revision</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">SIPART
                                <br>0x0</td>

                            <td align="center" colspan="4">REVMAJ
                                <br>0x1</td>

                            <td align="center" colspan="4">REVMIN
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:8</td>
                            <td>SIPART</td>
                            <td>RO</td>
                            <td>Silicon Part ID<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>REVMAJ</td>
                            <td>RO</td>
                            <td>Major Revision ID.<br><br>
                                 C                    = 0x3 - Apollo510 revision C<br>
                             B                    = 0x2 - Apollo510 revision B<br>
                             A                    = 0x1 - Apollo510 revision A</td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>REVMIN</td>
                            <td>RO</td>
                            <td>Minor Revision ID.<br><br>
                                 REV2                 = 0x3 - Apollo510 minor rev 2.<br>
                             REV1                 = 0x2 - Apollo510 minor rev 1.<br>
                             REV0                 = 0x1 - Apollo510 minor rev 0. Minor revision value, succeeding minor revisions will increment from this value.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VENDORID" class="panel-title">VENDORID - Unique Vendor ID</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A810</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Vendor ID</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">VENDORID
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>VENDORID</td>
                            <td>RO</td>
                            <td>Unique Vendor ID<br><br>
                                 AMBIQ                = 0x414D4251 - Ambiq Vendor ID 'AMBQ'<br>
                             DEFAULT              = 0x0 - Default Vendor ID</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SKU" class="panel-title">SKU - Unique Chip SKU</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A814</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Chip SKU</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="9">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUCM4DEBUG
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUMVE
                                <br>0x2</td>

                            <td align="center" colspan="1">SKUFPU
                                <br>0x1</td>

                            <td align="center" colspan="4">SKUDTCM
                                <br>0x9</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKURADIOMM
                                <br>0x0</td>

                            <td align="center" colspan="1">SKURADIOBTBLE
                                <br>0x0</td>

                            <td align="center" colspan="1">SKURADIODISABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUSECURESPOT
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUUSB
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUMIPIDSI
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUTURBOSPOT
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUDISP
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUMRAMSIZE
                                <br>0x1</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUSRAMSIZE
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:23</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>SKUCM4DEBUG</td>
                            <td>RO</td>
                            <td>Selects control of the CM4 DEBUG features.<br><br>
                                 AMBIQ                = 0x0 - Closed/Ambiq only access<br>
                             RESERVEDVALUE        = 0x1 - This is a reserved value.</td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>SKUMVE</td>
                            <td>RO</td>
                            <td>MVE feature<br><br>
                                 NO_MVE               = 0x0 - No MVE.<br>
                             INT_MVE              = 0x1 - Integer MVE only.<br>
                             INTFP_MVE            = 0x2 - Integer and floating point MVE support. Note that with this setting, FPU must be enabled.</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>SKUFPU</td>
                            <td>RO</td>
                            <td>FPU feature<br><br>
                                 NO_FPU               = 0x0 - FPU not available.<br>
                             FPU                  = 0x1 - FPU is available.</td>
                        </tr>

                        <tr>
                            <td>18:15</td>
                            <td>SKUDTCM</td>
                            <td>RO</td>
                            <td>DTCM size.<br><br>
                                 128K                 = 0x8 - 128KB DTCM is available.<br>
                             256K                 = 0x9 - 256KB DTCM is available.</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>SKURADIOMM</td>
                            <td>RO</td>
                            <td>Radio is enabled with BLE or BLE+802.15.4<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>SKURADIOBTBLE</td>
                            <td>RO</td>
                            <td>Radio is enabled with BT+BLE Multimode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>SKURADIODISABLE</td>
                            <td>RO</td>
                            <td>Radio disabled.<br><br>
                                 ENABLED              = 0x0 - Radio is enabled for this SKU.<br>
                             DISABLED             = 0x1 - Radio is disabled for this SKU.</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SKUSECURESPOT</td>
                            <td>RO</td>
                            <td>Secure boot feature<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SKUUSB</td>
                            <td>RO</td>
                            <td>USB available<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>SKUGFX</td>
                            <td>RO</td>
                            <td>GFX available<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>SKUMIPIDSI</td>
                            <td>RO</td>
                            <td>MIPI DSI SKU Setting.<br><br>
                                 DIS                  = 0x0 - DISPPHY and DSI Controller Not available<br>
                             EN                   = 0x1 - DISPPHY and DSI Controller available</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>SKUTURBOSPOT</td>
                            <td>RO</td>
                            <td>High performance mode for MCU and DSPs.<br><br>
                                 LP                   = 0x0 - MCU max performance is LP mode (freq=96MHz)<br>
                             HP1                  = 0x1 - MCU max performance is HP1 mode (freq=192MHz)<br>
                             HP2                  = 0x2 - MCU max performance is HP2 mode (freq=250MHz)</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>SKUDISP</td>
                            <td>RO</td>
                            <td>Display Controller SKU Setting<br><br>
                                 DIS                  = 0x0 - DISPLAY Controller Not available<br>
                             EN                   = 0x1 - DISPLAY Controller available</td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>SKUMRAMSIZE</td>
                            <td>RO</td>
                            <td>MRAM size SKU. All of 2MB Available by default.<br><br>
                                 1MB                  = 0x0 - MRAM 1MB<br>
                             2MB                  = 0x1 - MRAM 2MB</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SKUSRAMSIZE</td>
                            <td>RO</td>
                            <td>SRAM SKU dictates the available memory for MCU. All of the System SRAM (1.7MB) available by default.<br><br>
                                 1MB                  = 0x0 - SRAM 1MB (SSRAM0 only)<br>
                             1P75MB               = 0x1 - SSRAM 1.75MB (SSRAM0 and SSRAM1)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SKUOVERRIDE" class="panel-title">SKUOVERRIDE - Override register for Chip SKU</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A818</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Override register for Chip SKU</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="9">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUCM4DEBUG
                                <br>0x0</td>

                            <td align="center" colspan="2">CFGMVE
                                <br>0x2</td>

                            <td align="center" colspan="1">CFGFPU
                                <br>0x1</td>

                            <td align="center" colspan="4">CFGDTCMSZ
                                <br>0x9</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKURADIOBLE
                                <br>0x0</td>

                            <td align="center" colspan="1">SKURADIOBTBLE
                                <br>0x0</td>

                            <td align="center" colspan="1">SKURADIODISABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUUSB
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUMIPIDSI
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUTURBOSPOT
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUDISP
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUMRAMSIZE
                                <br>0x1</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUSRAMSIZE
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:23</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>SKUCM4DEBUG</td>
                            <td>RW</td>
                            <td>Selects between AMBIQ CM4 DEBUG vs Runtime Debug<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>CFGMVE</td>
                            <td>RW</td>
                            <td>MVE feature<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>CFGFPU</td>
                            <td>RWQO</td>
                            <td>FPU feature<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:15</td>
                            <td>CFGDTCMSZ</td>
                            <td>RW</td>
                            <td>DTCM size feature (only 2 DTCM configurations are allowed: 0x8 - 128K, 0x9 - 256K)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>SKURADIOBLE</td>
                            <td>RW</td>
                            <td>Override for radio BLE or BLE+802.15.4 sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>SKURADIOBTBLE</td>
                            <td>RW</td>
                            <td>Override for radio BT+BLE only sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SKURADIODISABLE</td>
                            <td>RW</td>
                            <td>Override for radio disable sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SKUUSB</td>
                            <td>RW</td>
                            <td>Override for usb sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>SKUGFX</td>
                            <td>RW</td>
                            <td>Override for gfx sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>SKUMIPIDSI</td>
                            <td>RW</td>
                            <td>Override for mipi dsi sku. NOTE: SKUMIPIDSI == 1 and SKUDISP == 0 is NOT a valid configuration.  SKUMIPIDSI=1 must be followed by SKUDISP=1<br><br>
                                 DIS                  = 0x0 - DISPPHY and DSI Controller Not available<br>
                             EN                   = 0x1 - DISPPHY and DSI Controller available</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>SKUTURBOSPOT</td>
                            <td>RW</td>
                            <td>Override for turbo spot sku<br><br>
                                 LP                   = 0x0 - MCU max performance is LP mode (freq=96MHz)<br>
                             HP1                  = 0x1 - MCU max performance is HP1 mode (freq=192MHz)<br>
                             HP2                  = 0x2 - MCU max performance is HP2 mode (freq=250MHz)</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>SKUDISP</td>
                            <td>RW</td>
                            <td>Override for DISP sku<br><br>
                                 DIS                  = 0x0 - DISPLAY Controller Not available<br>
                             EN                   = 0x1 - DISPLAY Controller available</td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>SKUMRAMSIZE</td>
                            <td>RW</td>
                            <td>Override for mram size sku<br><br>
                                 1MB                  = 0x0 - Override the MRAM size SKU to 1MB.<br>
                             2MB                  = 0x1 - Override the MRAM size SKU to 2MB.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SKUSRAMSIZE</td>
                            <td>RW</td>
                            <td>Override for sram size sku<br><br>
                                 1MB                  = 0x0 - SRAM 1MB (SSRAM0 only).<br>
                             1P75MB               = 0x1 - SSRAM 1.75MB (SSRAM0 and SSRAM1)).</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DEBUGGER" class="panel-title">DEBUGGER - Debugger Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A820</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Debugger Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">LOCKOUT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>LOCKOUT</td>
                            <td>RW</td>
                            <td>Lockout of debugger (SWD).<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ACRG" class="panel-title">ACRG - Active Current Reference Generator Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A828</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Active Current Reference Generator Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">ACRGTRIM
                                <br>0xf</td>

                            <td align="center" colspan="1">ACRGIBIASSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">ACRGPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">ACRGSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:3</td>
                            <td>ACRGTRIM</td>
                            <td>RW</td>
                            <td>ACRG Trim value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>ACRGIBIASSEL</td>
                            <td>RW</td>
                            <td>Set the ACRG ibias. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. The inversion of this register is driven to analog.<br><br>
                                 BGSEL                = 0x0 - Selects the bandgap<br>
                             CCRGSEL              = 0x1 - Selects the CCRG</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ACRGPWD</td>
                            <td>RW</td>
                            <td>Power down the ACRG.<br><br>
                                 ACRG_PWR_DN          = 0x1 - Powers down the ACRG trim.<br>
                             ACRG_PWR_UP          = 0x0 - Power up the ACRG trim.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ACRGSWE</td>
                            <td>RW</td>
                            <td>Software enablement for ACRG register. A value of 1 will allow writes to the register<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN2" class="panel-title">VREFGEN2 - Voltage Reference Generator 2 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A844</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 2 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">TVRGCBODTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGCREFBOOST
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGCCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCSELVREF
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGCTEMPCOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="7">TVRGCVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>TVRGCBODTRIM</td>
                            <td>RW</td>
                            <td>Brown-out detect trim for VDDC ; brown-out circuit takes reference from TVRGC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>TVRGCREFBOOST</td>
                            <td>RW</td>
                            <td>Enables voltage boost of TVRGC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>TVRGCCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGC Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>TVRGCHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGC hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>TVRGCPDNB</td>
                            <td>RW</td>
                            <td>TVRGC pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGCSELVREF</td>
                            <td>RW</td>
                            <td>TVRGC sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGCTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGC tempcompensation trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGCVREFTRIM</td>
                            <td>RW</td>
                            <td>Calibrated Voltage Reference Generator tc trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN3" class="panel-title">VREFGEN3 - Voltage Reference Generator 3 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A848</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 3 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">TVRGCLVBODTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGCLVREFBOOST
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGCLVCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCLVHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCLVPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCLVSELVREF
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGCLVTEMPCOTRIM
                                <br>0x10</td>

                            <td align="center" colspan="7">TVRGCLVVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>TVRGCLVBODTRIM</td>
                            <td>RW</td>
                            <td>Brown-out detect trim for VDDCLV ; brown-out circuit takes reference from TVRGCLV.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>TVRGCLVREFBOOST</td>
                            <td>RW</td>
                            <td>Enables voltage boost of TVRGCLV.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>TVRGCLVCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGCLV Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>TVRGCLVHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGCLV hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>TVRGCLVPDNB</td>
                            <td>RW</td>
                            <td>TVRGCLV pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGCLVSELVREF</td>
                            <td>RW</td>
                            <td>TVRGCLV sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGCLVTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGCLV tempco trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGCLVVREFTRIM</td>
                            <td>RW</td>
                            <td>TVRGCLV Voltage Reference Generator trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN4" class="panel-title">VREFGEN4 - Voltage Reference Generator 4 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A84C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 4 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">TVRGFSELVREF
                                <br>0x0</td>

                            <td align="center" colspan="2">TVRGFBODTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGFPWLGAINADJ
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGFCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGFHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGFPDNB
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGFPWLTEMPCOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">TVRGFTEMPCOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="7">TVRGFVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:26</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:24</td>
                            <td>TVRGFSELVREF</td>
                            <td>RW</td>
                            <td>TVRGF sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>TVRGFBODTRIM</td>
                            <td>RW</td>
                            <td>Brown-out detect trim for VDDF ; brown-out circuit takes reference from TVRGF.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>TVRGFPWLGAINADJ</td>
                            <td>RW</td>
                            <td>Adjust the gain of the piece-wise linear (PWL) circuit for TVRGF.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>TVRGFCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGF Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>TVRGFHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGF hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>TVRGFPDNB</td>
                            <td>RW</td>
                            <td>TVRGF pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>TVRGFPWLTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>Calibrated Voltage Reference Generator pwl tc trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGFTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGF tempo trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGFVREFTRIM</td>
                            <td>RW</td>
                            <td>TVRGF Voltage Reference Generator trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN5" class="panel-title">VREFGEN5 - Voltage Reference Generator 5 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A850</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 5 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">TVRGSBODTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGSPWLGAINADJ
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGSCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGSHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGSPDNB
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGSPWLTEMPCOTRIM
                                <br>0xf</td>

                            <td align="center" colspan="1">TVRGSSELVREF
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGSTEMPCOTRIM
                                <br>0xf</td>

                            <td align="center" colspan="7">TVRGSVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>TVRGSBODTRIM</td>
                            <td>RW</td>
                            <td>Brown-out detect trim for VDDS ; brown-out circuit takes reference from TVRGS.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>TVRGSPWLGAINADJ</td>
                            <td>RW</td>
                            <td>Adjust the gain of the piece-wise linear (PWL) circuit for TVRGS.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>TVRGSCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGS Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>TVRGSHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGS hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>TVRGSPDNB</td>
                            <td>RW</td>
                            <td>TVRGS pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>TVRGSPWLTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>Calibrated Voltage Reference Generator pwl tc trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGSSELVREF</td>
                            <td>RW</td>
                            <td>TVRGS sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGSTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGS tempo trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGSVREFTRIM</td>
                            <td>RW</td>
                            <td>TVRGS Voltage Reference Generator trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFBUF" class="panel-title">VREFBUF - Voltage Reference BUF Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A854</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference BUF Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="15">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">VREFBUFCCOMPTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VREFBUFIBIASTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">VREFBUFMISCTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VREFBUFPDNB
                                <br>0x0</td>

                            <td align="center" colspan="6">VREFBUFVOLTTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:14</td>
                            <td>VREFBUFCCOMPTRIM</td>
                            <td>RW</td>
                            <td>VREFBUF ccomp trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>VREFBUFIBIASTRIM</td>
                            <td>RW</td>
                            <td>VREFBUFIBIAS trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:7</td>
                            <td>VREFBUFMISCTRIM</td>
                            <td>RW</td>
                            <td>VREFBUF MISC trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>VREFBUFPDNB</td>
                            <td>RW</td>
                            <td>VREGBUF pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>VREFBUFVOLTTRIM</td>
                            <td>RW</td>
                            <td>VREFBUF voltage trim init value<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VRCTRL" class="panel-title">VRCTRL - Overrides for Voltage Regulators Controls</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A860</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Overrides for Voltage Regulators Controls</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKRSTB
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">ANALDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">ANALDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">ANALDOOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">MEMLDOTVRGFCVRGSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOCOLDSTARTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOACTIVEEARLY
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOCOLDSTARTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOACTIVEEARLY
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOOVER
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>SIMOBUCKACTIVE</td>
                            <td>RW</td>
                            <td>SIMO BUCK ACTIVE control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>SIMOBUCKRSTB</td>
                            <td>RW</td>
                            <td>SIMO BUCK RSTB control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>SIMOBUCKPDNB</td>
                            <td>RW</td>
                            <td>SIMO BUCK PDNB control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>SIMOBUCKOVER</td>
                            <td>RW</td>
                            <td>Override control for SIMO BUCK signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>ANALDOACTIVE</td>
                            <td>RW</td>
                            <td>ANALDO LDO ACTIVE control. Override for PWRCTRL going to analog when ANALDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>ANALDOPDNB</td>
                            <td>RW</td>
                            <td>ANALDO PDNB control. Override for PWRCTRL going to analog when ANALDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>ANALDOOVER</td>
                            <td>RW</td>
                            <td>Override control for ANALDO signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:10</td>
                            <td>MEMLDOTVRGFCVRGSEL</td>
                            <td>RW</td>
                            <td>Selects the input reference for MEMLDO.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>MEMLDOCOLDSTARTEN</td>
                            <td>RW</td>
                            <td>MEM LDO COLDSTART EN control. This is a shadow backed register and no need to set MEMLDOOVER.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>MEMLDOACTIVE</td>
                            <td>RW</td>
                            <td>MEM LDO ACTIVE control. Override for PWRCTRL going to analog when MEMLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>MEMLDOACTIVEEARLY</td>
                            <td>RW</td>
                            <td>MEM LDO EARLY ACTIVE control. Override for PWRCTRL going to analog when MEMLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>MEMLDOPDNB</td>
                            <td>RW</td>
                            <td>MEM LDO PDNB control. Override signal for PWRCTRL going to analog when MEMLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>MEMLDOOVER</td>
                            <td>RW</td>
                            <td>Override control for MEM LDO signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>CORELDOCOLDSTARTEN</td>
                            <td>RW</td>
                            <td>CORE LDO COLDSTART EN control. This is a shadow backed register and no need to set CORELDOOVER.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>CORELDOACTIVE</td>
                            <td>RW</td>
                            <td>CORE LDO ACTIVE control. Override for PWRCTRL going to analog when CORELDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>CORELDOACTIVEEARLY</td>
                            <td>RW</td>
                            <td>CORE LDO EARLY ACTIVE control. Override for PWRCTRL going to analog when CORELDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>CORELDOPDNB</td>
                            <td>RW</td>
                            <td>CORE LDO PDNB control. Override for PWRCTRL going to analog when CORELDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CORELDOOVER</td>
                            <td>RW</td>
                            <td>Override control for CORE LDO signals<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LDOREG1" class="panel-title">LDOREG1 - CORELDO trims Reg</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A880</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>CORELDO trims Reg</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOIBIASSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOIBIASTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">CORELDOLPTRIM
                                <br>0x1b</td>

                            <td align="center" colspan="4">CORELDOTEMPCOTRIM
                                <br>0x4</td>

                            <td align="center" colspan="10">CORELDOACTIVETRIM
                                <br>0x3d4</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>CORELDOIBIASSEL</td>
                            <td>RW</td>
                            <td>Core LDO IBIAS sel. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>CORELDOIBIASTRIM</td>
                            <td>RW</td>
                            <td>CORE LDO IBIAS Trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:14</td>
                            <td>CORELDOLPTRIM</td>
                            <td>RW</td>
                            <td>CORE LDO Low Power Trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:10</td>
                            <td>CORELDOTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>CORE LDO TEMPCO trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>CORELDOACTIVETRIM</td>
                            <td>RW</td>
                            <td>CORE LDO active trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LDOREG2" class="panel-title">LDOREG2 - MEMLDO and ANALDO Trims</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A888</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>MEMLDO and ANALDO Trims</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">TRIMANALDO
                                <br>0x8</td>

                            <td align="center" colspan="1">MEMLDOIBIASSEL
                                <br>0x0</td>

                            <td align="center" colspan="7">RSVD
                                <br>0x1f</td>

                            <td align="center" colspan="6">MEMLDOLPALTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">MEMLDOLPTRIM
                                <br>0x1d</td>

                            <td align="center" colspan="6">MEMLDOACTIVETRIM
                                <br>0x34</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:26</td>
                            <td>TRIMANALDO</td>
                            <td>RW</td>
                            <td>Analog LDO Trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>MEMLDOIBIASSEL</td>
                            <td>RW</td>
                            <td>Mem LDO IBIAS sel. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:18</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:12</td>
                            <td>MEMLDOLPALTTRIM</td>
                            <td>RW</td>
                            <td>MEM LDO TRIM LP ALT SET<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:6</td>
                            <td>MEMLDOLPTRIM</td>
                            <td>RW</td>
                            <td>MEM LDO LP trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>MEMLDOACTIVETRIM</td>
                            <td>RW</td>
                            <td>MEM LDO active trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HFRC" class="panel-title">HFRC - HFRC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A8C0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>HFRC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">HFRCSIMOBUCKTONCLKDIVSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRCSIMOBUCKCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="11">HFTUNE
                                <br>0x0</td>

                            <td align="center" colspan="5">HFRCDEL
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRCPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRCBURSTCLKDIS
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRCDIS
                                <br>0x0</td>

                            <td align="center" colspan="2">HFRCTEMPCOTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">HFRCSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:26</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:23</td>
                            <td>HFRCSIMOBUCKTONCLKDIVSEL</td>
                            <td>RW</td>
                            <td>Sets divide ratio (integer values from 3:10) for TON CLK output to simobuck.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>HFRCSIMOBUCKCLKEN</td>
                            <td>RW</td>
                            <td>Enable the HFRC output to simobuck -- provides TON CLK for simobuck.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:11</td>
                            <td>HFTUNE</td>
                            <td>RW</td>
                            <td>Default HFRC frequency tune value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:6</td>
                            <td>HFRCDEL</td>
                            <td>RW</td>
                            <td>Power Up Delay before enabling clocks.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>HFRCPWD</td>
                            <td>RW</td>
                            <td>Power Down HFRC.<br><br>
                                 PWRUP                = 0x0 - Power up the HFRC Oscillator<br>
                             PWRDN                = 0x1 - Power down the HFRC Oscillator</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>HFRCBURSTCLKDIS</td>
                            <td>RW</td>
                            <td>Force HFRC Burst Clk output low.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>HFRCDIS</td>
                            <td>RW</td>
                            <td>Force HFRC Output Low.<br><br>
                                 EN                   = 0x0 - Enable the HFRC Oscillator coreclock<br>
                             OUTLOW               = 0x1 - Force the HFRC Oscillator output low</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>HFRCTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>HFRC tempco trim bits<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>HFRCSWE</td>
                            <td>RW</td>
                            <td>HFRC Software Override Enable.<br><br>
                                 OVERRIDE_DIS         = 0x0 - HFRC Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - HFRC Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LFRC" class="panel-title">LFRC - LFRC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A8E0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>LFRC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="14">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">LFRCPWTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="4">LFRCPWTRIM
                                <br>0x0</td>

                            <td align="center" colspan="3">LFRCSIMOCLKDIV
                                <br>0x1</td>

                            <td align="center" colspan="2">LFRCITAILTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">RESETLFRC
                                <br>0x0</td>

                            <td align="center" colspan="1">PWDLFRC
                                <br>0x0</td>

                            <td align="center" colspan="5">TRIMTUNELFRC
                                <br>0x10</td>

                            <td align="center" colspan="1">LFRCSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>LFRCPWTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the LFRC PW trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:13</td>
                            <td>LFRCPWTRIM</td>
                            <td>RW</td>
                            <td>LFRC PW trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:10</td>
                            <td>LFRCSIMOCLKDIV</td>
                            <td>RW</td>
                            <td>SIMOBUCK LP mode clock divider<br><br>
                                 DIV1                 = 0x0 - Divide by 1<br>
                             DIV2                 = 0x1 - Divide by 2<br>
                             DIV4                 = 0x2 - Divide by 4<br>
                             DIV8                 = 0x3 - Divide by 8<br>
                             DIV32                = 0x5 - Inversion of DIV32</td>
                        </tr>

                        <tr>
                            <td>9:8</td>
                            <td>LFRCITAILTRIM</td>
                            <td>RW</td>
                            <td>LFRC ITAIL trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>RESETLFRC</td>
                            <td>RW</td>
                            <td>LFRC Reset.<br><br>
                                 EN                   = 0x0 - Enable LFRC.<br>
                             RESET                = 0x1 - Reset LFRC.</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWDLFRC</td>
                            <td>RW</td>
                            <td>Power Down LFRC.<br><br>
                                 PWRUP                = 0x0 - Power up LFRC.<br>
                             PWRDN                = 0x1 - Power down LFRC.</td>
                        </tr>

                        <tr>
                            <td>5:1</td>
                            <td>TRIMTUNELFRC</td>
                            <td>RW</td>
                            <td>LFRC Frequency Tune trim bits<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>LFRCSWE</td>
                            <td>RW</td>
                            <td>LFRC Software Override Enable.<br><br>
                                 OVERRIDE_DIS         = 0x0 - LFRC Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - LFRC Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BODCTRL" class="panel-title">BODCTRL - BOD control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A900</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>BOD control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="14">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">BODRFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">BODRFPWD
                                <br>0x0</td>

                            <td align="center" colspan="2">BODHLVLTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">BODLLVLTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">BODHVREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">BODLVREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCLVPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODSPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODFPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODHPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODLPWD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>BODRFTRIM</td>
                            <td>RW</td>
                            <td>BODRF Trim setting.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>BODRFPWD</td>
                            <td>RW</td>
                            <td>BODRF Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:10</td>
                            <td>BODHLVLTRIM</td>
                            <td>RW</td>
                            <td>BOD high level trim. 2's complement trim code. 2'b10: 2.22V, 2'b11: 2.42V, 2'b00: 2.637V, 2'b01: 2.81V<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:8</td>
                            <td>BODLLVLTTRIM</td>
                            <td>RW</td>
                            <td>BOD low level trim. 2's complement trim code. 2'b10: 1.635V, 2'b11:1.665V, 2'b00: 1.695V, 2'b01: 1.725V<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>BODHVREFSEL</td>
                            <td>RW</td>
                            <td>BODH External Reference Select. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>BODLVREFSEL</td>
                            <td>RW</td>
                            <td>BODL External Reference Select. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>BODCLVPWD</td>
                            <td>RW</td>
                            <td>BODC_LV Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>BODSPWD</td>
                            <td>RW</td>
                            <td>BODS Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>BODFPWD</td>
                            <td>RW</td>
                            <td>BODF Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>BODCPWD</td>
                            <td>RW</td>
                            <td>BODC Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>BODHPWD</td>
                            <td>RW</td>
                            <td>BODH Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>BODLPWD</td>
                            <td>RW</td>
                            <td>BODL Power Down [1==OFF, 0 ==ON].<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCPWRCTRL" class="panel-title">ADCPWRCTRL - ADC Power Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A908</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ADC Power Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="15">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCKEEPOUTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCRFBUFSLWEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCINBUFEN
                                <br>0x0</td>

                            <td align="center" colspan="2">ADCINBUFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCVBATDIVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDADCRESETN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDADCDIGISOLATE
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDADCSARISOLATE
                                <br>0x0</td>

                            <td align="center" colspan="1">REFKEEPPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">REFBUFPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BGTPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCBPSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCAPSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCPWRCTRLSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>ADCKEEPOUTEN</td>
                            <td>RW</td>
                            <td>ADC reference keeper out en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>ADCRFBUFSLWEN</td>
                            <td>RW</td>
                            <td>ADC reference buffer slew enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>ADCINBUFEN</td>
                            <td>RW</td>
                            <td>ADC Input Buffer Power Enable ( if the ADCPWRCTRLSWE bit is set )<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:12</td>
                            <td>ADCINBUFSEL</td>
                            <td>RW</td>
                            <td>ADC input buffer mux select<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>ADCVBATDIVEN</td>
                            <td>RW</td>
                            <td>ADC VBAT DIV Power Enable ( if the ADCPWRCTRLSWE bit is set )<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>VDDADCRESETN</td>
                            <td>RW</td>
                            <td>RESETN signal for Power Switched SAR and Digital Controller (when global power switch is off and if the ADCPWRCTRLSWE bit is set)<br><br>
                                 ASSERT               = 0x0 - Resetn is asserted<br>
                             DEASSERT             = 0x1 - Resetn is de-asserted</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>VDDADCDIGISOLATE</td>
                            <td>RW</td>
                            <td>ISOLATE signal for ADC Digital Contoller ( when ADCAPSEN is switched off and if the ADCPWRCTRLSWE bit is set)<br><br>
                                 DIS                  = 0x0 - No Isolation<br>
                             EN                   = 0x1 - Isolate</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>VDDADCSARISOLATE</td>
                            <td>RW</td>
                            <td>ISOLATE signal for Power Switched SAR ( when ADCBPSEN is switched off )<br><br>
                                 DIS                  = 0x0 - No Isolation<br>
                             EN                   = 0x1 - Isolate</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>REFKEEPPEN</td>
                            <td>RW</td>
                            <td>Reference Buffer Keeper Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Reference Buffer Keeper Power Switch disable.<br>
                             EN                   = 0x1 - Reference Buffer Keeper Power Switch enable.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>REFBUFPEN</td>
                            <td>RW</td>
                            <td>Reference Buffer Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Reference Buffer Power Switch disable.<br>
                             EN                   = 0x1 - Reference Buffer Power Switch enable.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>BGTPEN</td>
                            <td>RW</td>
                            <td>Bandgap and Temperature Sensor Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Bandgap and temperature sensor disable.<br>
                             EN                   = 0x1 - Bandgap and temperature sensor enable.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>ADCBPSEN</td>
                            <td>RW</td>
                            <td>Enable the Analog, IO and SAR Digital logic Power Switch on when set to 1 if the ADCPWRCTRLSWE bit is set.<br><br>
                                 DIS                  = 0x0 - ADC power switch software power disable.<br>
                             EN                   = 0x1 - ADC power switch software power enable.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ADCAPSEN</td>
                            <td>RW</td>
                            <td>Enable the Global ADC Power Switch on when set to 1 if the ADCPWRCTRLSWE bit is set.<br><br>
                                 DIS                  = 0x0 - ADC power switch software power disable.<br>
                             EN                   = 0x1 - ADC power switch software power enable.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ADCPWRCTRLSWE</td>
                            <td>RW</td>
                            <td>ADC Power Control Software Override Enable<br><br>
                                 OVERRIDE_DIS         = 0x0 - ADC temperature sensor and bandgap Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - ADC temperature sensor and bandgap Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCCAL" class="panel-title">ADCCAL - ADC Calibration Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A90C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ADC Calibration Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCCALIBRATED
                                <br>0x0</td>

                            <td align="center" colspan="1">CALONPWRUP
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ADCCALIBRATED</td>
                            <td>RO</td>
                            <td>Status for ADC Calibration<br><br>
                                 FALSE                = 0x0 - ADC is not calibrated<br>
                             TRUE                 = 0x1 - ADC is calibrated</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CALONPWRUP</td>
                            <td>RW</td>
                            <td>Run ADC Calibration on initial power up sequence<br><br>
                                 DIS                  = 0x0 - Disable automatic calibration on initial power up<br>
                             EN                   = 0x1 - Enable automatic calibration on initial power up</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCBATTLOAD" class="panel-title">ADCBATTLOAD - ADC Battery Load Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A910</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ADC Battery Load Enable</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BATTLOAD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>BATTLOAD</td>
                            <td>RW</td>
                            <td>Enable the ADC battery load resistor<br><br>
                                 DIS                  = 0x0 - Battery load is disconnected<br>
                             EN                   = 0x1 - Battery load is enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALCTRL" class="panel-title">XTALCTRL - XTAL Oscillator Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A920</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTAL Oscillator Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="23">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">XTALICOMPTRIM
                                <br>0x3</td>

                            <td align="center" colspan="2">XTALIBUFTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">XTALCOMPPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">XTALPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">XTALCOMPBYPASS
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALCOREDISFB
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:7</td>
                            <td>XTALICOMPTRIM</td>
                            <td>RW</td>
                            <td>XTAL ICOMP trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>XTALIBUFTRIM</td>
                            <td>RW</td>
                            <td>XTAL IBUFF trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>XTALCOMPPDNB</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Power Down Comparator.<br><br>
                                 PWRUPCOMP            = 0x1 - Power up XTAL oscillator comparator.<br>
                             PWRDNCOMP            = 0x0 - Power down XTAL oscillator comparator.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>XTALPDNB</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Power Down Core.<br><br>
                                 PWRUPCORE            = 0x1 - Power up XTAL oscillator core.<br>
                             PWRDNCORE            = 0x0 - Power down XTAL oscillator core.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>XTALCOMPBYPASS</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Bypass Comparator.<br><br>
                                 USECOMP              = 0x0 - Use the XTAL oscillator comparator.<br>
                             BYPCOMP              = 0x1 - Bypass the XTAL oscillator comparator.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>XTALCOREDISFB</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Disable Feedback.<br><br>
                                 EN                   = 0x0 - Enable XTAL oscillator comparator.<br>
                             DIS                  = 0x1 - Disable XTAL oscillator comparator.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>XTALSWE</td>
                            <td>RW</td>
                            <td>XTAL Software Override Enable.<br><br>
                                 OVERRIDE_DIS         = 0x0 - XTAL Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - XTAL Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALGENCTRL" class="panel-title">XTALGENCTRL - XTAL Oscillator General Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A924</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTAL Oscillator General Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="18">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">XTALKSBIASTRIM
                                <br>0x1</td>

                            <td align="center" colspan="6">XTALBIASTRIM
                                <br>0x38</td>

                            <td align="center" colspan="2">ACWARMUP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:8</td>
                            <td>XTALKSBIASTRIM</td>
                            <td>RW</td>
                            <td>XTAL IBIAS Kick start trim. This trim value is used during the startup process to enable a faster lock.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>XTALBIASTRIM</td>
                            <td>RW</td>
                            <td>XTAL BIAS trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>ACWARMUP</td>
                            <td>RW</td>
                            <td>Auto-calibration delay control<br><br>
                                 SEC1                 = 0x0 - Warmup period of 1-2 seconds<br>
                             SEC2                 = 0x1 - Warmup period of 2-4 seconds<br>
                             SEC4                 = 0x2 - Warmup period of 4-8 seconds<br>
                             SEC8                 = 0x3 - Warmup period of 8-16 seconds</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALHSCTRL" class="panel-title">XTALHSCTRL - XTALHS Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A92C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTALHS Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="23">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSEXTERNALCLOCK
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSPADOUTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSSELRCOM
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSPDNPNIMPROVE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSINJECTIONENABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSIBSTENABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSCOMPSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSCOMPPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSPDNB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>XTALHSEXTERNALCLOCK</td>
                            <td>RW</td>
                            <td>xtalhs_external_clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>XTALHSPADOUTEN</td>
                            <td>RW</td>
                            <td>xtalhs_padout_en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>XTALHSSELRCOM</td>
                            <td>RW</td>
                            <td>xtalhs_sel_rcom<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>XTALHSPDNPNIMPROVE</td>
                            <td>RW</td>
                            <td>xtalhs_pdn_pn_improve<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>XTALHSINJECTIONENABLE</td>
                            <td>RW</td>
                            <td>xtalhs_injection_enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>XTALHSIBSTENABLE</td>
                            <td>RW</td>
                            <td>xtalhs_ibst_enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>XTALHSCOMPSEL</td>
                            <td>RW</td>
                            <td>xtalhs_comp_sel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>XTALHSCOMPPDNB</td>
                            <td>RW</td>
                            <td>xtalhs_comp_pdnb<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>XTALHSPDNB</td>
                            <td>RW</td>
                            <td>Enable the RF 48MHz XTAL oscillator<br><br>
                                 NOREQ                = 0x0 - Don't request the RF XTAL oscillator on (oscillator may still be on due to Radio subsystem)<br>
                             ON                   = 0x1 - Request the RF XTAL oscillator on (allow ~250us for the oscillator to power on if it is in the poweroff state)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MRAMCRYPTOPWRCTRL" class="panel-title">MRAMCRYPTOPWRCTRL - MRAM Crypto Power Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A980</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>MRAM Crypto Power Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CRYPTOCLKGATEN
                                <br>0x0</td>

                            <td align="center" colspan="1">CRYPTOPWRDOWREADY
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0FULLPDST
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0DEEPPDST
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0PWRCTRL
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0SLPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0LPREN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>CRYPTOCLKGATEN</td>
                            <td>RW</td>
                            <td>crypto clk gating enable configuration<br><br>
                                 VALID                = 0x1 - Crypto clk gating is enabled<br>
                             DEFAULT              = 0x0 - Crypto clk gating is disabled at default.</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>CRYPTOPWRDOWREADY</td>
                            <td>RO</td>
                            <td>Crypto power down is ready, sw can pwd down the crypto through power ctrl<br><br>
                                 VALID                = 0x1 - Indicate Crypto is ready for power down<br>
                             DEFAULT              = 0x0 - Indicate Crypto is not ready for power down.</td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>MRAM0FULLPDST</td>
                            <td>RO</td>
                            <td>If Read 1, MRAM0 is in Fully power down status.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>MRAM0DEEPPDST</td>
                            <td>RO</td>
                            <td>If Read 1, MRAM0 is in Deep power down status.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>MRAM0PWRCTRL</td>
                            <td>RW</td>
                            <td>MRAM0 low power mode control. When set to 1, tmc_lpr and tmc_slp are driven by the value of MRAM0LPREN and MRAM0SLPEN of this register. MRAM tmc ctrl register also can enable lpr and slp mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>MRAM0SLPEN</td>
                            <td>RW</td>
                            <td>MRAM0 sleep mode enable. NVM VDD is on.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>MRAM0LPREN</td>
                            <td>RW</td>
                            <td>MRAM0 low power mode enable. NVM VDD is on.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BODISABLE" class="panel-title">BODISABLE - Brownout Disable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A9AC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Brownout Disable</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCLVREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODSREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODFREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODLRDE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>BODCLVREN</td>
                            <td>RW</td>
                            <td>Disable VDDC_LV Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDC_LV Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDC_LV Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>BODSREN</td>
                            <td>RW</td>
                            <td>Disable VDDS Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDS Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDS Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>BODFREN</td>
                            <td>RW</td>
                            <td>Disable VDDF Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDF Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDF Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>BODCREN</td>
                            <td>RW</td>
                            <td>Disable VDDC Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDC Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDC Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>BODLRDE</td>
                            <td>RW</td>
                            <td>Disable Unregulated 1.8V Brown-out reset.<br><br>
                                 EN                   = 0x0 - Enable Unregulated 1.8v brown out reset.<br>
                             DIS                  = 0x1 - Disable Unregulated 1.8v brown out reset.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="D2ASPARE" class="panel-title">D2ASPARE - Spare registers to analog module</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A9B0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Spare registers to analog module</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">D2ASPARE
                                <br>0x18000</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>D2ASPARE</td>
                            <td>RW</td>
                            <td>D2A Spare signals (shadow loaded)
::D2ASPARE[5]: BLE_RESETN signal<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BOOTLOADER" class="panel-title">BOOTLOADER - Bootloader and secure boot functions</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A9B8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Bootloader and secure boot functions</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">SECBOOTONRST
                                <br>0x0</td>

                            <td align="center" colspan="2">SECBOOT
                                <br>0x0</td>

                            <td align="center" colspan="2">SECBOOTFEATURE
                                <br>0x0</td>

                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SBLUNLOCK
                                <br>0x1</td>

                            <td align="center" colspan="1">PROTUNLOCK
                                <br>0x1</td>

                            <td align="center" colspan="1">SBRUNLOCK
                                <br>0x1</td>

                            <td align="center" colspan="1">RSVD0
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>SECBOOTONRST</td>
                            <td>RO</td>
                            <td>Indicates whether the secure boot on warm reset is enabled<br><br>
                                 DISABLED             = 0x0 - Secure boot disabled<br>
                             ENABLED              = 0x1 - Secure boot enabled<br>
                             ERROR                = 0x2 - Error in secure boot configuration</td>
                        </tr>

                        <tr>
                            <td>29:28</td>
                            <td>SECBOOT</td>
                            <td>RO</td>
                            <td>Indicates whether the secure boot on cold reset is enabled<br><br>
                                 DISABLED             = 0x0 - Secure boot disabled<br>
                             ENABLED              = 0x1 - Secure boot enabled<br>
                             ERROR                = 0x2 - Error in secure boot configuration</td>
                        </tr>

                        <tr>
                            <td>27:26</td>
                            <td>SECBOOTFEATURE</td>
                            <td>RO</td>
                            <td>Indicates whether the secure boot feature is enabled.<br><br>
                                 DISABLED             = 0x0 - Secure boot disabled<br>
                             ENABLED              = 0x1 - Secure boot enabled<br>
                             ERROR                = 0x2 - Error in secure boot configuration</td>
                        </tr>

                        <tr>
                            <td>25:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>SBLUNLOCK</td>
                            <td>RW</td>
                            <td>Secure boot loader lock. Always resets to 1, write 1 to clear. Enables system visibility to bootloader until set.<br><br>
                                 UNLOCK               = 0x1 - Secure boot is unlocked<br>
                             LOCK                 = 0x0 - Secure boot is locked</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PROTUNLOCK</td>
                            <td>RW</td>
                            <td>Flash protection lock. Always resets to 1, write 1 to clear. Enables writes to flash protection register set.<br><br>
                                 UNLOCK               = 0x1 - Flash protection is unlocked<br>
                             LOCK                 = 0x0 - Flash protection is locked.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SBRUNLOCK</td>
                            <td>RW</td>
                            <td>Secure boot ROM lock. Always resets to 1, write 1 to clear. Enables system visibility to bootloader until set.<br><br>
                                 UNLOCK               = 0x1 - Secure boot ROM is unlocked<br>
                             LOCK                 = 0x0 - Secure boot rom is locked.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RSVD0</td>
                            <td>RW</td>
                            <td>This field is reserved and must not be modified.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SHADOWVALID" class="panel-title">SHADOWVALID - Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A9BC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="19">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">OTPBOOTFAULT
                                <br>0x0</td>

                            <td align="center" colspan="1">OTPREADY
                                <br>0x0</td>

                            <td align="center" colspan="1">INFOCSELOTP
                                <br>0x0</td>

                            <td align="center" colspan="1">INFO0SELOTP
                                <br>0x0</td>

                            <td align="center" colspan="1">INFO1SELOTP
                                <br>0x0</td>

                            <td align="center" colspan="1">INFO0VALID
                                <br>0x0</td>

                            <td align="center" colspan="1">SPINORSLEEPn
                                <br>0x1</td>

                            <td align="center" colspan="1">VALID
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:7</td>
                            <td>OTPBOOTFAULT</td>
                            <td>RO</td>
                            <td>OTP interrupt status during shadow copy<br><br>
                                 power_fault          = 0x1 - Indicate OTP Power fault<br>
                             output_data          = 0x2 - Conflict on OTP output data<br>
                             input_parity         = 0x4 - input parity check error<br>
                             metal_shielding      = 0x8 - metal shielding fault<br>
                             fsm_error            = 0x10 - fsm parity error<br>
                             reg_error            = 0x20 - critical reg  parity error<br>
                             no_error             = 0x0 - No OTP interrupt happens during boot stage</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>OTPREADY</td>
                            <td>RO</td>
                            <td>Whether OTP is ready for access<br><br>
                                 VALID                = 0x1 - Indicate OTP is ready for access<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>INFOCSELOTP</td>
                            <td>RO</td>
                            <td>Select OTP InfoC or MRAM InfoC, selec mram infoC only when GPIO_FORCE_MRAM=1<br><br>
                                 VALID                = 0x1 - Indicate Select OTP InfoC<br>
                             DEFAULT              = 0x0 - Default value, select MRAM InfoC only when GPIO_FORCE_MRAM=1 .</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>INFO0SELOTP</td>
                            <td>RO</td>
                            <td>Select OTP Info0 or MRAM Info0. IF INFOCSELOTP=0(GPIO_FORCE_MRAM=1), InFO0 come from MRAM, not OTP, even this bit is 1.<br><br>
                                 VALID                = 0x1 - Indicate select OTP Info0<br>
                             DEFAULT              = 0x0 - Default value, Select MRAM Info0</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>INFO1SELOTP</td>
                            <td>RO</td>
                            <td>Select OTP Info1 or MRAM Info1. IF INFOCSELOTP=0(GPIO_FORCE_MRAM=1), InFO1 come from MRAM, not OTP, even this bit is 1.<br><br>
                                 VALID                = 0x1 - Indicate selector OTP Info1<br>
                             DEFAULT              = 0x0 - Default value, Indicate select MRAM Info1.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>INFO0VALID</td>
                            <td>RO</td>
                            <td>Indicates whether info0 contains valid data<br><br>
                                 VALID                = 0x1 - Flash info0 (customer) space contains valid data.<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SPINORSLEEPn</td>
                            <td>RO</td>
                            <td>Indicates whether the bootloader should sleep or spin if no image loaded.<br><br>
                                 SPIN                 = 0x1 - Bootloader will spin when there is no image loaded.<br>
                             SLEEP                = 0x0 - Bootloader will go to normal sleep when there is no image loaded.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>VALID</td>
                            <td>RO</td>
                            <td>Indicates whether the shadow registers contain valid data from the Flash Information Space.<br><br>
                                 VALID                = 0x1 - Flash information space contains valid data.<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SCRATCH0" class="panel-title">SCRATCH0 - Scratch register that is not reset by any reset</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A9C0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Scratch register that is not reset by any reset</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SCRATCH0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SCRATCH0</td>
                            <td>RW</td>
                            <td>Scratch register 0.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SCRATCH1" class="panel-title">SCRATCH1 - Scratch register that is not reset by any reset</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000A9C4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Scratch register that is not reset by any reset</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SCRATCH1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SCRATCH1</td>
                            <td>RW</td>
                            <td>Scratch register 1.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGR1" class="panel-title">DBGR1 - Read-only debug 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA00</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read-only debug 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ONETO8
                                <br>0x12345678</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ONETO8</td>
                            <td>RO</td>
                            <td>Read-only register for communication validation<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGR2" class="panel-title">DBGR2 - Read-only debug 2</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA04</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read-only debug 2</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">COOLCODE
                                <br>0xc001c0de</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>COOLCODE</td>
                            <td>RO</td>
                            <td>Read-only register for communication validation<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WICCONTROL" class="panel-title">WICCONTROL - This register is responsible for WIC Control and Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA1C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register is responsible for WIC Control and Configuration</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DEEPISWIC
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DEEPISWIC</td>
                            <td>RW</td>
                            <td>Indicates SLEEPDEEP is WIC SLEEP or Normal SLEEP<br><br>
                                 SLEEPDEEP_IS_REGULAR_SLEEP = 0x0 - When de-asserted, SCR.SLEEPDEEP is set and the processor core is in sleep, the processor does not enter WIC sleep, and the processor must stay powered-up.<br>
                             SLEEPDEEP_IS_WIC_SLEEP = 0x1 - When asserted, SCR.SLEEPDEEP is set and the processor core is in sleep, the processor enters WIC sleep and the clock and power can both be removed from the processor.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGCTRL" class="panel-title">DBGCTRL - Debug subsystem Control. Determines the debug components enable and clk frequency.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA50</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Debug subsystem Control. Determines the debug components enable and clk frequency.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="14">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">DBGTSCLKSEL
                                <br>0x4</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DBGETBENABLE
                                <br>0x1</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRDBGQACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">TPIUBUSY
                                <br>0x0</td>

                            <td align="center" colspan="3">DBGTPIUCLKSEL
                                <br>0x2</td>

                            <td align="center" colspan="1">DBGTPIUTRACEENABLE
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:15</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:12</td>
                            <td>DBGTSCLKSEL</td>
                            <td>RW</td>
                            <td>This field selects the frequency of the ARM M4 dbg ts port.<br><br>
                                 LOWPWR               = 0x0 - Low power state.<br>
                             HFRCDIV2             = 0x1 - Selects HFRC divided by 2 as the source dbg ts clk<br>
                             HFRCDIV8             = 0x2 - Selects HFRC divided by 8 as the source dbg ts clk<br>
                             HFRCDIV16            = 0x3 - Selects HFRC divided by 16 as the source dbg ts clk<br>
                             HFRCDIV32            = 0x4 - Selects HFRC divided by 32 as the source dbg ts clk</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>DBGETBENABLE</td>
                            <td>RW</td>
                            <td>ETB NOT AVAILABLE. THIS BIT HAS NO FUNCTIONAL IMPLICATION.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>PWRDBGQACTIVE</td>
                            <td>RO</td>
                            <td>CM55 PWRDBGQACTIVE status.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>TPIUBUSY</td>
                            <td>RO</td>
                            <td>CM55 TPIUBUSY status.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>DBGTPIUCLKSEL</td>
                            <td>RW</td>
                            <td>This field selects the frequency of the ARM TPIU port.<br><br>
                                 OFF                  = 0x0 - Low power state.<br>
                             HFRC_48MHz           = 0x1 - Selects HFRC 48Mhz as the source TPIU clk<br>
                             HFRC_96MHz           = 0x2 - Selects HFRC 96Mhz as the source TPIU clk<br>
                             HFRC_192MHz          = 0x3 - Selects HFRC 192Mhz as the source TPIU clk</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DBGTPIUTRACEENABLE</td>
                            <td>RW</td>
                            <td>TPIU TRACE Enable field. When set, the Cayenne TPIU is enabled and data can be streamed out trace data from ARM ITM and ETM modules through TRACEDATA ports<br><br>
                                 DIS                  = 0x0 - Disable the TPIU TRACE.<br>
                             EN                   = 0x1 - Enable the TPIU TRACE.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="OTAPOINTER" class="panel-title">OTAPOINTER - OTA (Over the Air) Update Pointer/Status. Reset only by POA</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA64</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>OTA (Over the Air) Update Pointer/Status. Reset only by POA</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">OTAPOINTER
                                <br>0x0</td>

                            <td align="center" colspan="1">OTASBR
                                <br>0x0</td>

                            <td align="center" colspan="1">OTASBRUPDATE
                                <br>0x0</td>

                            <td align="center" colspan="1">OTAVALID
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>OTAPOINTER</td>
                            <td>RW</td>
                            <td>This register has different function depending on SBR or SBL. For SBR update, this register contains the address of the OTA image. For SBL update, this register points to the OTA Descriptor, which must be in MRAM. Since the low 3 bits have special meaning and are masked (see enums below), the pointer is required to be on an 8-byte boundary.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>OTASBR</td>
                            <td>RW</td>
                            <td>This bit (ignored in the 32-bit OTA address) indicates operation as indicated by the following enums.<br><br>
                                 SBL                  = 0x0 - If OTAVALID=1, OTASBRUPDATE=0, and OTASBR=0, OTA is processed by the secure bootloader (SBL).<br>
                             SBR                  = 0x1 - If OTAVALID=1, OTASBRUPDATE=1, and OTASBR=1, OTA is processed by the secure bootrom (SBR).</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>OTASBRUPDATE</td>
                            <td>RW</td>
                            <td>This field must be 1 for SBR or 0 for SBL.<br><br>
                                 SBL                  = 0x0 - Must be 0 for SBL update.<br>
                             SBR                  = 0x1 - Must be 1 for SBR update.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>OTAVALID</td>
                            <td>RW</td>
                            <td>Indicates that an OTA update is valid<br><br>
                                 INVALID              = 0x0 - OTA update is not valid.<br>
                             VALID                = 0x1 - OTA update is valid.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="APBDMACTRL" class="panel-title">APBDMACTRL - DMA Control Register. Determines misc settings for DMA operation</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA80</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Control Register. Determines misc settings for DMA operation</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">HYSTERESIS
                                <br>0x2</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DECODEABORT
                                <br>0x1</td>

                            <td align="center" colspan="1">DMAENABLE
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:8</td>
                            <td>HYSTERESIS</td>
                            <td>RW</td>
                            <td>This field determines how long the DMA engine of apb/disp/gfx will remain active during deep sleep before shutting down and returning the system to full deep sleep. Values are based on a 94KHz clock and are roughly 10us increments for a range of ~10us to 2.55ms<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DECODEABORT</td>
                            <td>RW</td>
                            <td>APB Decode Abort. When set, the APB bridge will issue a data abort (bus fault) on transactions to peripherals that are powered down. When set to 0, writes are quietly discarded and reads return 0.<br><br>
                                 DISABLE              = 0x0 - Bus operations to powered down peripherals are quietly discarded<br>
                             ENABLE               = 0x1 - Bus operations to powered down peripherals result in a bus fault.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DMAENABLE</td>
                            <td>RW</td>
                            <td>Enable the DMA controller. When disabled, DMA requests will be ignored by the controller<br><br>
                                 DISABLE              = 0x0 - DMA operations disabled<br>
                             ENABLE               = 0x1 - DMA operations enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FORCEAXICLKEN" class="panel-title">FORCEAXICLKEN - Force AXI Clock Enabled</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AA84</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Force AXI Clock Enabled</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="28">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">FRCAPBDMACGCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">FRCCM55SAHBCGCLKEN
                                <br>0x1</td>

                            <td align="center" colspan="1">FRCAXICGCLKEN
                                <br>0x1</td>

                            <td align="center" colspan="1">FRCAXICLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>FRCAPBDMACGCLKEN</td>
                            <td>RW</td>
                            <td>This bit will override the APBDMA local clock gaters enable logic to force them on.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FRCCM55SAHBCGCLKEN</td>
                            <td>RW</td>
                            <td>This bit will override the AXI fabric sahb port clock gater enable logic to force them on.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>FRCAXICGCLKEN</td>
                            <td>RW</td>
                            <td>This bit will override the AXI fabric local clock gaters enable logic to force them on.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>FRCAXICLKEN</td>
                            <td>RW</td>
                            <td>This bit will override the AXI fabric clock enable logic to force it on.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="KEXTCLKSEL" class="panel-title">KEXTCLKSEL - Key Register to enable the use of external clock selects via the EXTCLKSEL reg</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB38</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Locks the state of the EXTCLKSEL register from writes. This is done to prevent errant writes to the register, as this could cause the chip to halt. Write a value of 0x53 to unlock write access to the EXTCLKSEL register. Once unlocked, the register will read back a 1 to undicate this is unlocked. Writing the register with any other value other than 0x53 will enable the lock.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">KEXTCLKSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>KEXTCLKSEL</td>
                            <td>RW</td>
                            <td>Key register value.<br><br>
                                 Key                  = 0x53 - Key value to unlock the register.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK0" class="panel-title">SIMOBUCK0 - SIMOBUCK Control for rail enables, ccm control, and primary switch controls.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB3C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register allows for enabling/disabling simobuck rails via *comp_en signals. CCM (continuous-current mode) operation can be enabled/disabled here. Analog primary switch trim bits are also in this register. These fields should be set before enabling simobuck, except for ccm_en which can be dynamically enabled/disabled.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKHPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="2">TRIMCHANGEDLYPRE
                                <br>0x0</td>

                            <td align="center" colspan="2">TRIMCHANGEDLYPOST
                                <br>0x0</td>

                            <td align="center" colspan="2">TNPDELAYTRIM
                                <br>0x3</td>

                            <td align="center" colspan="2">TPNDELAYTRIM
                                <br>0x3</td>

                            <td align="center" colspan="4">NMOSDRVSTRTRIM
                                <br>0xf</td>

                            <td align="center" colspan="4">PMOSDRVSTRTRIM
                                <br>0xf</td>

                            <td align="center" colspan="1">DEEPSLEEPCCMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">CCMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDRFRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCLVRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCRXCOMPEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>SIMOBUCKHPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the simobuck HP mode trim<br><br>
                                 SIMOBUCK_HP_OFF      = 0x0 - Disable simobuck hp trim.<br>
                             SIMOBUCK_HP_ON       = 0x1 - Enable simobuck hp trim.</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>TRIMCHANGEDLYPRE</td>
                            <td>RW</td>
                            <td>Delay used on the trims valid de-assertion before trims are changed.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20:19</td>
                            <td>TRIMCHANGEDLYPOST</td>
                            <td>RW</td>
                            <td>Delay used on the trims valid assertion after trims are changed.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>TNPDELAYTRIM</td>
                            <td>RW</td>
                            <td>Decreases non-overlap delay when switching from NMOS to PMOS switch (code 3 is min non-overlap).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>TPNDELAYTRIM</td>
                            <td>RW</td>
                            <td>Decreases non-overlap delay when switching from pmos to nmos switch (code 3 is min non-overlap).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:11</td>
                            <td>NMOSDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>Trim bits to increase drive-strength of NMOS switch in primary switch. THERMOMETER coding.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:7</td>
                            <td>PMOSDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>Trim bits to increase drive-strength of PMOS switch in primary switch. THERMOMETER coding.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>DEEPSLEEPCCMEN</td>
                            <td>RW</td>
                            <td>Allow simobuck CCM operation in deepsleep.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>CCMEN</td>
                            <td>RW</td>
                            <td>Enable CCM in simobuck.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>VDDRFRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDRF rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>VDDCLVRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDC LV rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>VDDSRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDS rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>VDDFRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDF rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>VDDCRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDC rail.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK1" class="panel-title">SIMOBUCK1 - SIMOBUCK Clock Control.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB40</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>1. All control signals that affect SIMOBUCK clocking. Simobuck supports 2 sources for its high-speed (TONCLK) clock -- HFRC and local oscillator. Simobuck supports 3 sources for its medium-speed (RX) clock -- HFRC, local oscillator, and LFRC.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKHFRCPWRDNOVRVAL
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKHFRCPWRDNOVREN
                                <br>0x0</td>

                            <td align="center" colspan="2">TONCLKLOCALFREQTRIM
                                <br>0x2</td>

                            <td align="center" colspan="1">TONCLKLOCALCLKENFORCE
                                <br>0x0</td>

                            <td align="center" colspan="1">TONCLKFORCEUSELOCALCLK
                                <br>0x0</td>

                            <td align="center" colspan="1">TONCLKFORCEUSEHFRC
                                <br>0x0</td>

                            <td align="center" colspan="1">RXCLKMUXFORCESEL
                                <br>0x0</td>

                            <td align="center" colspan="1">RXCLKMUXFORCEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RXCLKLOCALCLKENFORCE
                                <br>0x0</td>

                            <td align="center" colspan="1">RXCLKFORCEUSELOCALCLK
                                <br>0x0</td>

                            <td align="center" colspan="3">RXCLKDEEPSLEEPTOACTDELAY
                                <br>0x4</td>

                            <td align="center" colspan="1">RXCLKFORCEUSEHFRC
                                <br>0x0</td>

                            <td align="center" colspan="1">RXCLKALLOWUSEHFRC
                                <br>0x1</td>

                            <td align="center" colspan="3">RXCLKHFRCDIVSEL
                                <br>0x5</td>

                            <td align="center" colspan="3">RXCLKLOCALDIVSEL
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>SIMOBUCKHFRCPWRDNOVRVAL</td>
                            <td>RW</td>
                            <td>Override value. Ensure SIMOBUCKHFRCPWRDNOVREN is set.<br><br>
                                 NOFRC                = 0x1 - IGNORE the state of SIMOBUCK. HFRC can be powered down irrespective of the state of SIMOBUCK.<br>
                             FRCHFRC              = 0x0 - Force HFRC to RUN.</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>SIMOBUCKHFRCPWRDNOVREN</td>
                            <td>RW</td>
                            <td>Override Enable bit to override the SIMOBUCK control that allows HFRC to be powered down when SIMOBUCK is in LP state.<br><br>
                                 EN                   = 0x1 - OVERRIDE ENABLE<br>
                             DIS                  = 0x0 - OVERRIDE DISABLE</td>
                        </tr>

                        <tr>
                            <td>19:18</td>
                            <td>TONCLKLOCALFREQTRIM</td>
                            <td>RW</td>
                            <td>Trim the local TON oscillator frequency. Higher code gives higher frequency.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>TONCLKLOCALCLKENFORCE</td>
                            <td>RW</td>
                            <td>Forces the local oscillator for TON CLK to be enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>TONCLKFORCEUSELOCALCLK</td>
                            <td>RW</td>
                            <td>Force TON CLK to use local oscillator.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>TONCLKFORCEUSEHFRC</td>
                            <td>RW</td>
                            <td>Force TON CLK to use HFRC-based clock.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>RXCLKMUXFORCESEL</td>
                            <td>RW</td>
                            <td>IF RXCLKMUXFORCEEN==1, this bit is select signal of output mux for RX CLK. 0 --> HFRC OR local oscillator (high-speed). 1 --> LFRC (low-speed).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>RXCLKMUXFORCEEN</td>
                            <td>RW</td>
                            <td>Enable forcing RX CLK output mux to be enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>RXCLKLOCALCLKENFORCE</td>
                            <td>RW</td>
                            <td>Force RX local oscillator to be enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>RXCLKFORCEUSELOCALCLK</td>
                            <td>RW</td>
                            <td>Force RX CLK to use the local oscillator as its clock source.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:8</td>
                            <td>RXCLKDEEPSLEEPTOACTDELAY</td>
                            <td>RW</td>
                            <td>Sets delay in number of charge cycles before RX CLK (and subsequently TON CLK) switch to using HFRC-based clock instead of local oscillator.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>RXCLKFORCEUSEHFRC</td>
                            <td>RW</td>
                            <td>Force RX CLK to use HFRC-based clock.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>RXCLKALLOWUSEHFRC</td>
                            <td>RW</td>
                            <td>Allow simobuck to use the HFRC clock as RX clock in active operation after startup.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>RXCLKHFRCDIVSEL</td>
                            <td>RW</td>
                            <td>Divide the HFRC TONCLK input to simoubuck to create RX CLK derived from HFRC. Supports even/odd divide ratios in between [3,10].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>RXCLKLOCALDIVSEL</td>
                            <td>RW</td>
                            <td>Divide the simobuck internal local oscillator. Nominal osc freq is 14MHz. Supports even divide ratios: 0,2,4,8,16,32,64,128.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK2" class="panel-title">SIMOBUCK2 - Low Voltage (LV) (VDDH LE 2.2V) TON Trims for VDDF and VDDS.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB44</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Low Voltage (LV) (VDDH LE 2.2V) TON Trims for VDDF and VDDS.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSTONDEEPSLEEPTRIMLV
                                <br>0xa</td>

                            <td align="center" colspan="5">VDDSTONACTHPTRIMLV
                                <br>0x9</td>

                            <td align="center" colspan="5">VDDSTONACTLPTRIMLV
                                <br>0x8</td>

                            <td align="center" colspan="5">VDDFTONDEEPSLEEPTRIMLV
                                <br>0x7</td>

                            <td align="center" colspan="5">VDDFTONACTHPTRIMLV
                                <br>0xf</td>

                            <td align="center" colspan="5">VDDFTONACTLPTRIMLV
                                <br>0xb</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:25</td>
                            <td>VDDSTONDEEPSLEEPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDS used in simobuck deepsleep mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:20</td>
                            <td>VDDSTONACTHPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDS used in simobuck active + chip HP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:15</td>
                            <td>VDDSTONACTLPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDS used in simobuck active + chip LP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDFTONDEEPSLEEPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDF used in simobuck deepsleep mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDFTONACTHPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDF used in simobuck active + chip HP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDFTONACTLPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDF used in simobuck active + chip LP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK3" class="panel-title">SIMOBUCK3 - Low Voltage (LV) (VDDH LE 2.2V) TON Trims for VDDC and VDDC_LV.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB48</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Low Voltage (LV) (VDDH LE 2.2V) TON Trims for VDDC and VDDC_LV.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVTONDEEPSLEEPTRIMLV
                                <br>0x7</td>

                            <td align="center" colspan="5">VDDCLVTONACTHPTRIMLV
                                <br>0xb</td>

                            <td align="center" colspan="5">VDDCLVTONACTLPTRIMLV
                                <br>0x9</td>

                            <td align="center" colspan="5">VDDCTONDEEPSLEEPTRIMLV
                                <br>0x6</td>

                            <td align="center" colspan="5">VDDCTONACTHPTRIMLV
                                <br>0xe</td>

                            <td align="center" colspan="5">VDDCTONACTLPTRIMLV
                                <br>0xa</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:25</td>
                            <td>VDDCLVTONDEEPSLEEPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDCLV used in simobuck deepsleep mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:20</td>
                            <td>VDDCLVTONACTHPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDCLV used in simobuck active + chip HP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:15</td>
                            <td>VDDCLVTONACTLPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDCLV used in simobuck active + chip LP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDCTONDEEPSLEEPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDC used in simobuck deepsleep mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDCTONACTHPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDC used in simobuck active + chip HP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDCTONACTLPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDC used in simobuck active + chip LP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK4" class="panel-title">SIMOBUCK4 - VDDRF trims - TON Low Voltage Trims (LV) (VDDH LE 2.2V) , rail trim, and comparator trims.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB4C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>VDDRF trims - TON Low Voltage Trims (LV) (VDDH LE 2.2V) , rail trim, and comparator trims.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDRFCOMPTRIMMINUS
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDRFDEEPSLEEPOFFSETEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDRFRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDRFDIVSEL
                                <br>0xa</td>

                            <td align="center" colspan="1">VDDRFRESDIVEN
                                <br>0x1</td>

                            <td align="center" colspan="1">VDDRFSWCAPDIVEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDRFTONDEEPSLEEPTRIMLV
                                <br>0x6</td>

                            <td align="center" colspan="5">VDDRFTONACTHPTRIMLV
                                <br>0xd</td>

                            <td align="center" colspan="5">VDDRFTONACTLPTRIMLV
                                <br>0xa</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:24</td>
                            <td>VDDRFCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>Trim VDDRF RX COMP offset lower.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>VDDRFDEEPSLEEPOFFSETEN</td>
                            <td>RW</td>
                            <td>Enable VDDRF RX COMP offset to be used in deepsleep mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>VDDRFRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable VDDRF RXCOMP offset trimming.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:17</td>
                            <td>VDDRFDIVSEL</td>
                            <td>RW</td>
                            <td>Set trim for VDDRF rail. Trim range: 0.75V - 1.55V in 25mV steps. Max usable code is code 23 [1.325V].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>VDDRFRESDIVEN</td>
                            <td>RW</td>
                            <td>Enable using resistor divider for VDDRF [Don't set VDDRFRXCOMPRESDIVEN and VDDRFRXCOMPSWCAPDIVEN].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>VDDRFSWCAPDIVEN</td>
                            <td>RW</td>
                            <td>Enable using switched-cap divider for VDDRF [Don't set VDDRFRXCOMPRESDIVEN and VDDRFRXCOMPSWCAPDIVEN].<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDRFTONDEEPSLEEPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDRF used in simobuck deepsleep mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDRFTONACTHPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDRF used in simobuck active + chip HP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDRFTONACTLPTRIMLV</td>
                            <td>RW</td>
                            <td>TON trim for VDDRF used in simobuck active + chip LP mode / Low Voltage.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK6" class="panel-title">SIMOBUCK6 - RX Comp Offset Trim for VDDS and VDDF. One extra trim for VDDRF.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB54</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>RX Comp Offset Trim for VDDS and VDDF. One extra trim for VDDRF.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSDEEPSLEEPOFFSETEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSRXCOMPTRIMMINUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSRXCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDRFCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFDEEPSLEEPOFFSETEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFRXCOMPTRIMMINUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFRXCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFRXCOMPTRIMEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>VDDSDEEPSLEEPOFFSETEN</td>
                            <td>RW</td>
                            <td>Enable RX comp offset trims to be enabled in simobuck deepsleep mode for VDDS.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:23</td>
                            <td>VDDSRXCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>RX Comp negative side trim for VDDS.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22:18</td>
                            <td>VDDSRXCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>RX Comp positive side trim for VDDS.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>VDDSRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enables RX Comp Trim for VDDS.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:12</td>
                            <td>VDDRFCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>RX Comp positive side trim for VDDRF.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>VDDFDEEPSLEEPOFFSETEN</td>
                            <td>RW</td>
                            <td>Enable RX comp offset trims to be enabled in simobuck deepsleep mode for VDDF.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:6</td>
                            <td>VDDFRXCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>RX Comp negative side trim for VDDF.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:1</td>
                            <td>VDDFRXCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>RX Comp positive side trim for VDDF.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>VDDFRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enables RX Comp Trim for VDDF.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK7" class="panel-title">SIMOBUCK7 - RX Comp Offset Trim for VDDC and VDDC LV. VDDC TVRGC Mux control.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB58</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>RX Comp Offset Trim for VDDC and VDDC LV. VDDC TVRGC Mux control.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="7">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKTVRGCREFSEL
                                <br>0x1</td>

                            <td align="center" colspan="1">VDDCLVDEEPSLEEPOFFSETEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVRXCOMPTRIMMINUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVRXCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCLVRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCDEEPSLEEPOFFSETEN
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCRXCOMPTRIMMINUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCRXCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCRXCOMPTRIMEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>SIMOBUCKTVRGCREFSEL</td>
                            <td>RW</td>
                            <td>Controls mux selecting two different tap points from TVRGC for RX Comp input for VDDC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>VDDCLVDEEPSLEEPOFFSETEN</td>
                            <td>RW</td>
                            <td>Enable RX comp offset trims to be enabled in simobuck deepsleep mode for VDDCLV.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22:18</td>
                            <td>VDDCLVRXCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>RX Comp negative side trim for VDDCLV.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>VDDCLVRXCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>RX Comp positive side trim for VDDC_LV.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>VDDCLVRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enables RX Comp Trim for VDDC_LV.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>VDDCDEEPSLEEPOFFSETEN</td>
                            <td>RW</td>
                            <td>Enable RX comp offset trims to be enabled in simobuck deepsleep mode for VDDC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:6</td>
                            <td>VDDCRXCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>RX Comp negative side trim for VDDC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:1</td>
                            <td>VDDCRXCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>RX Comp positive side trim for VDDC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>VDDCRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enables RX Comp Trim for VDDC.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK8" class="panel-title">SIMOBUCK8 - High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDF and VDDS.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB5C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDF and VDDS.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSTONDEEPSLEEPTRIMHV
                                <br>0x8</td>

                            <td align="center" colspan="5">VDDSTONACTHPTRIMHV
                                <br>0x7</td>

                            <td align="center" colspan="5">VDDSTONACTLPTRIMHV
                                <br>0x6</td>

                            <td align="center" colspan="5">VDDFTONDEEPSLEEPTRIMHV
                                <br>0x6</td>

                            <td align="center" colspan="5">VDDFTONACTHPTRIMHV
                                <br>0x9</td>

                            <td align="center" colspan="5">VDDFTONACTLPTRIMHV
                                <br>0x7</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:25</td>
                            <td>VDDSTONDEEPSLEEPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDS used in simobuck deepsleep mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:20</td>
                            <td>VDDSTONACTHPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDS used in simobuck active + chip HP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:15</td>
                            <td>VDDSTONACTLPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDS used in simobuck active + chip LP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDFTONDEEPSLEEPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDF used in simobuck deepsleep mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDFTONACTHPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDF used in simobuck active + chip HP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDFTONACTLPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDF used in simobuck active + chip LP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK9" class="panel-title">SIMOBUCK9 - High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDC and VDDC_LV.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB60</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDC and VDDC_LV.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVTONDEEPSLEEPTRIMHV
                                <br>0x5</td>

                            <td align="center" colspan="5">VDDCLVTONACTHPTRIMHV
                                <br>0x8</td>

                            <td align="center" colspan="5">VDDCLVTONACTLPTRIMHV
                                <br>0x6</td>

                            <td align="center" colspan="5">VDDCTONDEEPSLEEPTRIMHV
                                <br>0x5</td>

                            <td align="center" colspan="5">VDDCTONACTHPTRIMHV
                                <br>0xa</td>

                            <td align="center" colspan="5">VDDCTONACTLPTRIMHV
                                <br>0x7</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:25</td>
                            <td>VDDCLVTONDEEPSLEEPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDCLV used in simobuck deepsleep mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:20</td>
                            <td>VDDCLVTONACTHPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDCLV used in simobuck active + chip HP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:15</td>
                            <td>VDDCLVTONACTLPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDCLV used in simobuck active + chip LP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDCTONDEEPSLEEPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDC used in simobuck deepsleep mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDCTONACTHPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDC used in simobuck active + chip HP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDCTONACTLPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDC used in simobuck active + chip LP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK10" class="panel-title">SIMOBUCK10 - High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDRF and control bits for HV/LV muxes.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB64</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>High Voltage (HV) (VDDH GE 2.2V) TON Trims for VDDRF and control bits for HV/LV muxes.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="15">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">TONVOLTAGESWSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">TONVOLTAGEMUXSELCTRL
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDRFTONDEEPSLEEPTRIMHV
                                <br>0x5</td>

                            <td align="center" colspan="5">VDDRFTONACTHPTRIMHV
                                <br>0xc</td>

                            <td align="center" colspan="5">VDDRFTONACTLPTRIMHV
                                <br>0x9</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>TONVOLTAGESWSEL</td>
                            <td>RW</td>
                            <td>Software value that can be used to control whether to use Low-Voltage (LV) or High-Voltage (HW) TON trims. Used if TONVOLTAGEMUXSELCTRL==0.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>TONVOLTAGEMUXSELCTRL</td>
                            <td>RW</td>
                            <td>Control for selecting which source will control the TON VOLTAGE MUX. == 0 will use SW value ( TONVOLTAGESWSEL ); == 1 will allow BODH to control which TONs to use.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDRFTONDEEPSLEEPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDRF used in simobuck deepsleep mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDRFTONACTHPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDRF used in simobuck active + chip HP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDRFTONACTLPTRIMHV</td>
                            <td>RW</td>
                            <td>TON trim for VDDRF used in simobuck active + chip LP mode / High Voltage.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK11" class="panel-title">SIMOBUCK11 - Spare Register for simobuck.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB68</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Spare Register for simobuck.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SIMOBUCKD2ASPARE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SIMOBUCKD2ASPARE</td>
                            <td>RW</td>
                            <td>Spare register for simobuck.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="D2ASPARE2" class="panel-title">D2ASPARE2 - Spare Register for analog signals that will all be on VDDF.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB6C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Spare Register for analog signals that will all be on VDDF.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">D2ASPARE2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>D2ASPARE2</td>
                            <td>RW</td>
                            <td>Spare register for analog_top with signals on VDDF.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="USBLDOCTRL" class="panel-title">USBLDOCTRL - Controls for USBLDO</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB74</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Controls for USBLDO</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="21">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">USBLDOTRIMSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">USBLDOVREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">USBLDOTESTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">USBLDOPULLDNDIS
                                <br>0x0</td>

                            <td align="center" colspan="1">USBLDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">USBLDOIBIASSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:11</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:5</td>
                            <td>USBLDOTRIMSEL</td>
                            <td>RW</td>
                            <td>USBLDO TRIM<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>USBLDOVREFSEL</td>
                            <td>RW</td>
                            <td>USBLDO VREF SELECT<br><br>
                                 CVRG                 = 0x0 - VREF SEL is CVRG<br>
                             BANDGAP              = 0x1 - VREF SEL is BANDGAP</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>USBLDOTESTEN</td>
                            <td>RW</td>
                            <td>USBLDO TEST EN<br><br>
                                 DIS                  = 0x0 - Disable Test<br>
                             EN                   = 0x1 - Enable Test</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>USBLDOPULLDNDIS</td>
                            <td>RW</td>
                            <td>USBLDO PULLDOWN DISABLE<br><br>
                                 DIS                  = 0x1 - Disable Pulldown<br>
                             EN                   = 0x0 - Enable Pulldown</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>USBLDOPDNB</td>
                            <td>RW</td>
                            <td>USBLDO PDNB SEL<br><br>
                                 PWRDN                = 0x0 - Powerdown EN<br>
                             PWRUP                = 0x1 - Powerdown DIS</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>USBLDOIBIASSEL</td>
                            <td>RW</td>
                            <td>USBLDO IBIAS SELECT<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="I3CPHYCTRL" class="panel-title">I3CPHYCTRL - Controls for I3CPHY</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB78</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Controls for I3CPHY</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">I3CPHYPULLDN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>I3CPHYPULLDN</td>
                            <td>RW</td>
                            <td>I3CPHY PULLDOWN SWITCH CONTROL<br><br>
                                 PULLDNEN             = 0x1 - Enable the NMOS Pull Down Switch for I3CPHY<br>
                             PULLDNDIS            = 0x0 - Disable the NMOS Pull Down Switch for I3CPHY</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRSW0" class="panel-title">PWRSW0 - PWRSW Control 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB7C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PWRSW Control 0</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">PWRSWVDDRCPUPGNOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUDYNSELOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMLOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMLSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMLDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUSTATSELPOLSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCPUDYNSELBITSWAP
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCAORDYNSELBITSWAP
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCAORPGNOVERRIDE
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSWVDDCAOROVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="2">PWRSWVDDCAORDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCPUPGNOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCPUPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCPUDYNSELOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="2">PWRSWVDDCPUDYNSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>PWRSWVDDRCPUPGNOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrcpu_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>PWRSWVDDRCPUSTATSEL</td>
                            <td>RW</td>
                            <td>VDDRCPU power switch static select<br><br>
                                 VDDFLP               = 0x1 - Select VDDFLP rail<br>
                             VDDS                 = 0x0 - Select VDDS rail</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>PWRSWVDDRCPUPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrcpu_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PWRSWVDDRCPUDYNSELOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>PWRSWVDDRCPUDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PWRSWVDDMLOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddml_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PWRSWVDDMLSTATSEL</td>
                            <td>RW</td>
                            <td>VDDML power switch static select<br><br>
                                 VDDC                 = 0x0 - Select VDDC rail<br>
                             VDDF                 = 0x1 - Select VDDF rail</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PWRSWVDDMLDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddml_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PWRSWVDDMCPUSTATSELPOLSEL</td>
                            <td>RW</td>
                            <td>Selects non-inverted (==0) statsel or inverted (==1) statsel for VDD_MCPU<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRSWVDDMCPUOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddmcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRSWVDDMCPUSTATSEL</td>
                            <td>RW</td>
                            <td>VDDMCPU power switch static select<br><br>
                                 VDDC                 = 0x0 - Select VDDC rail<br>
                             VDDF                 = 0x1 - Select VDDF rail</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRSWVDDMCPUDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddmcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:11</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRSWVDDCPUDYNSELBITSWAP</td>
                            <td>RW</td>
                            <td>Swaps the dynsel bits for VDDCPU. [1:0] becomes [0:1] if set == 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PWRSWVDDCAORDYNSELBITSWAP</td>
                            <td>RW</td>
                            <td>Swaps the dynsel bits for VDDCAOR. [1:0] becomes [0:1] if set == 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PWRSWVDDCAORPGNOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcaor_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRSWVDDCAOROVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcaor_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>PWRSWVDDCAORDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddcaor_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PWRSWVDDCPUPGNOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcpu_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRSWVDDCPUPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddcpu_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRSWVDDCPUDYNSELOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>PWRSWVDDCPUDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddcpu_dynsel<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRSW1" class="panel-title">PWRSW1 - PWRSW Control 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB80</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PWRSW Control 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">SHORTVDDFVDDSORVAL
                                <br>0x0</td>

                            <td align="center" colspan="1">SHORTVDDFVDDSOREN
                                <br>0x0</td>

                            <td align="center" colspan="1">SHORTVDDCVDDCLVORVAL
                                <br>0x0</td>

                            <td align="center" colspan="1">SHORTVDDCVDDCLVOREN
                                <br>0x0</td>

                            <td align="center" colspan="1">FORCEVDDRMOFF
                                <br>0x0</td>

                            <td align="center" colspan="1">FORCEVDDRMVDDF
                                <br>0x0</td>

                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDLOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDLPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMPGNOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMDYNSELOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLPGNOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLDYNSELOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="9">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>SHORTVDDFVDDSORVAL</td>
                            <td>RW</td>
                            <td>pwrsw short override value for vddf/vdds<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>SHORTVDDFVDDSOREN</td>
                            <td>RW</td>
                            <td>pwrsw short override select for vddf/vdds<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>SHORTVDDCVDDCLVORVAL</td>
                            <td>RW</td>
                            <td>pwrsw short override value for vddc/vddclv<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>SHORTVDDCVDDCLVOREN</td>
                            <td>RW</td>
                            <td>pwrsw short override select for vddc/vddclv<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>FORCEVDDRMOFF</td>
                            <td>RW</td>
                            <td>Setting this bit forces VDDRM to be open when Flash is off. This is valid for only normal operational mode (i.e. without overrides).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>FORCEVDDRMVDDF</td>
                            <td>RW</td>
                            <td>Setting this bit selects VDDF for VDDRM when Flash is off. This is valid for only normal operational mode (i.e. without overrides).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:21</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PWRSWVDDLOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>PWRSWVDDLPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PWRSWVDDRMPGNOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrm_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRSWVDDRMDYNSELOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrm_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRSWVDDRMSTATSEL</td>
                            <td>RW</td>
                            <td>VDDRM power switch static select<br><br>
                                 VDDFLP               = 0x1 - Select VDDFLP rail<br>
                             VDDS                 = 0x0 - Select VDDS rail</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRSWVDDRMPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrm_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>PWRSWVDDRMDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrm_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>PWRSWVDDRLPGNOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PWRSWVDDRLDYNSELOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrl_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>PWRSWVDDRLSTATSEL</td>
                            <td>RW</td>
                            <td>VDDRL power switch static select<br><br>
                                 VDDFLP               = 0x1 - Select VDDFLP rail<br>
                             VDDS                 = 0x0 - Select VDDS rail</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRSWVDDRLPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PWRSWVDDRLDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrl_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:0</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="USBRSTCTRL" class="panel-title">USBRSTCTRL - USB Reset Startup Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AB88</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>USB Reset Startup Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">USBUTMIRSTRELEASE
                                <br>0x0</td>

                            <td align="center" colspan="1">USBPORRSTRELEASE
                                <br>0x0</td>

                            <td align="center" colspan="1">USBRSTENABLE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>USBUTMIRSTRELEASE</td>
                            <td>RW</td>
                            <td>Set this bit to '1' after USB power domain is up.  This will release the reset override condition<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>USBPORRSTRELEASE</td>
                            <td>RW</td>
                            <td>Set this bit to '1' after USB power domain is up.  This will release the reset override condition<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>USBRSTENABLE</td>
                            <td>RW</td>
                            <td>This bit enables this register control. If set to '1', the reset release bits will be active.  If set to '0', this register is not controlling the USB override bits.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT0" class="panel-title">FLASHWPROT0 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABA8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW0BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW0BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00000000 - 0x0007FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT1" class="panel-title">FLASHWPROT1 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABAC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW1BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW1BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00080000 - 0x000FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT2" class="panel-title">FLASHWPROT2 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABB0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW2BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW2BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00100000 - 0x0017FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT3" class="panel-title">FLASHWPROT3 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABB4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW3BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW3BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00180000 - 0x001FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT0" class="panel-title">FLASHRPROT0 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABB8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR0BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR0BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00000000 - 0x0007FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT1" class="panel-title">FLASHRPROT1 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABBC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR1BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR1BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00080000 - 0x000FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT2" class="panel-title">FLASHRPROT2 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABC0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR2BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR2BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00100000 - 0x0017FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT3" class="panel-title">FLASHRPROT3 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABC4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR3BITS
                                <br>0xffffffff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR3BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00180000 - 0x001FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT0" class="panel-title">SRAMWPROT0 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABC8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT0</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT1" class="panel-title">SRAMWPROT1 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABCC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT1</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT2" class="panel-title">SRAMWPROT2 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABD0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT2</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT3" class="panel-title">SRAMWPROT3 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABD4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="16">SRAMWPROT3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:0</td>
                            <td>SRAMWPROT3</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT0" class="panel-title">SRAMRPROT0 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABF0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT0</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT1" class="panel-title">SRAMRPROT1 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABF4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT1</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT2" class="panel-title">SRAMRPROT2 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABF8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT2</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT3" class="panel-title">SRAMRPROT3 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ABFC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="16">SRAMRPROT3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:0</td>
                            <td>SRAMRPROT3</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SDIO0CTRL" class="panel-title">SDIO0CTRL - SDIO0/eMMC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AC54</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SDIO0/eMMC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0DATOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0CMDOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="2">SDIO0XINCLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0ASYNCWKUPENA
                                <br>0x0</td>

                            <td align="center" colspan="4">SDIO0OTAPDLYSEL
                                <br>0x4</td>

                            <td align="center" colspan="1">SDIO0OTAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="5">SDIO0ITAPDLYSEL
                                <br>0x8</td>

                            <td align="center" colspan="1">SDIO0ITAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0ITAPCHGWIN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0XINCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0SYSCLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>SDIO0DATOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO0 DAT line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>SDIO0CMDOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO0 CMD line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>SDIO0XINCLKSEL</td>
                            <td>RW</td>
                            <td>Select clock source for SDIO0 xin_clk.<br><br>
                                 HFRC_96MHz           = 0x0 - 96MHz sourced from the HFRC<br>
                             HFRC_48MHz           = 0x1 - 48MHz sourced from the HFRC<br>
                             HFRC_24MHz           = 0x2 - 24MHz sourced from the HFRC</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>SDIO0ASYNCWKUPENA</td>
                            <td>RW</td>
                            <td>SDIO0 asynchronous wakeup mode. 0: Synchronous wakeup mode, 1: Asynchronous wakeup mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:10</td>
                            <td>SDIO0OTAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 16 Taps on the sdcard_clk. This is effective only when otapdlyena is asserted.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SDIO0OTAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable the selective Tap delay on the sdcard_clk so as to generate the delayed sdcard_clk. This is used to latch the CMD/DAT outputs to generate delay on them w.r.t CLK going out. This signal along with otapdlysel[3:0] selects the amount of delay to be inserted on the Clock line. This signal should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>SDIO0ITAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 32 Taps on the rxclk_in line. This is effective only when itapdlyena is asserted and Tuning is not enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>SDIO0ITAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable selective Tap delay line on the Looped back SD Clock (rxclk_in). This signal along with the itapdlysel[4:0] selects the the amount of delay to be inserted on the line. When Tuning is enabled (for SDR104 and optionally for SDR50), this signal is ignored and internalcontrols are used instead. This should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>SDIO0ITAPCHGWIN</td>
                            <td>RW</td>
                            <td>This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before the itapdlysel changes and should be asserted for few clocks after.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SDIO0XINCLKEN</td>
                            <td>RW</td>
                            <td>SDIO0 serial clock source enable.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SDIO0SYSCLKEN</td>
                            <td>RW</td>
                            <td>SDIO0 system clock enable.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SDIO1CTRL" class="panel-title">SDIO1CTRL - SDIO1/eMMC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AC58</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SDIO1/eMMC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1DATOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1CMDOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="2">SDIO1XINCLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1ASYNCWKUPENA
                                <br>0x0</td>

                            <td align="center" colspan="4">SDIO1OTAPDLYSEL
                                <br>0x4</td>

                            <td align="center" colspan="1">SDIO1OTAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="5">SDIO1ITAPDLYSEL
                                <br>0x8</td>

                            <td align="center" colspan="1">SDIO1ITAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1ITAPCHGWIN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1XINCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1SYSCLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>SDIO1DATOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO1 DAT line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>SDIO1CMDOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO1 CMD line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>SDIO1XINCLKSEL</td>
                            <td>RW</td>
                            <td>Select clock source for SDIO1 xin_clk.<br><br>
                                 HFRC_96MHz           = 0x0 - 96MHz sourced from the HFRC<br>
                             HFRC_48MHz           = 0x1 - 48MHz sourced from the HFRC<br>
                             HFRC_24MHz           = 0x2 - 24MHz sourced from the HFRC</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>SDIO1ASYNCWKUPENA</td>
                            <td>RW</td>
                            <td>SDIO1 asynchronous wakeup mode. 0: Synchronous wakeup mode, 1: Asynchronous wakeup mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:10</td>
                            <td>SDIO1OTAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 16 Taps on the sdcard_clk. This is effective only when otapdlyena is asserted.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SDIO1OTAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable the selective Tap delay on the sdcard_clk so as to generate the delayed sdcard_clk. This is used to latch the CMD/DAT outputs to generate delay on them w.r.t CLK going out. This signal along with otapdlysel[3:0] selects the amount of delay to be inserted on the Clock line. This signal should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>SDIO1ITAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 32 Taps on the rxclk_in line. This is effective only when itapdlyena is asserted and Tuning is not enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>SDIO1ITAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable selective Tap delay line on the Looped back SD Clock (rxclk_in). This signal along with the itapdlysel[4:0] selects the the amount of delay to be inserted on the line. When Tuning is enabled (for SDR104 and optionally for SDR50), this signal is ignored and internalcontrols are used instead. This should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>SDIO1ITAPCHGWIN</td>
                            <td>RW</td>
                            <td>This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before the itapdlysel changes and should be asserted for few clocks after.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SDIO1XINCLKEN</td>
                            <td>RW</td>
                            <td>SDIO1 serial clock source enable.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SDIO1SYSCLKEN</td>
                            <td>RW</td>
                            <td>SDIO1 system clock enable.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PDMCTRL" class="panel-title">PDMCTRL - PDM Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000AC5C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PDM Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PDMGLOBALEN
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PDMGLOBALEN</td>
                            <td>RW</td>
                            <td>PDM global enable to allow all PDMs to have synchronized interface clocks and FIFO sampling.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSIBIST" class="panel-title">DSIBIST - dphy bist control and status register</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACA0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DPHY BIST register for the Analog testing</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">DSIBISTDONE
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXESC
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXESCSYNC
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXHS
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXHSSYNC
                                <br>0x0</td>

                            <td align="center" colspan="11">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">DSIBISTSEED
                                <br>0x4</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">DSIBISTMODE
                                <br>0x1</td>

                            <td align="center" colspan="1">DSIBISTFORCEERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTLP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>DSIBISTDONE</td>
                            <td>RO</td>
                            <td>Status of the BIST engine, indicates the completion as well as error conditions.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>DSIBISTERRRXESC</td>
                            <td>RO</td>
                            <td>Indicates the normal error conditions in LP mode. Also indicates the RxClkEsc mode error.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>DSIBISTERRRXESCSYNC</td>
                            <td>RO</td>
                            <td>Indicates the sync error conditions in LP mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>DSIBISTERRRXHS</td>
                            <td>RO</td>
                            <td>Indicates the normal error conditions in HS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>DSIBISTERRRXHSSYNC</td>
                            <td>RO</td>
                            <td>Indicates the sync error conditions in HS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:16</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:8</td>
                            <td>DSIBISTSEED</td>
                            <td>RW</td>
                            <td>bist_seed in hardware<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>DSIBISTMODE</td>
                            <td>RW</td>
                            <td>{bist_en_esc_lp, bist_en_esc_hs} in hardware.<br><br>
                                 RSVDMODE             = 0x0 - reserved mode<br>
                             HSMODE               = 0x1 - HS mode<br>
                             LPMODE               = 0x2 - LP mode<br>
                             RXCLKESCMODE         = 0x3 - RxClkEsc mode</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DSIBISTFORCEERR</td>
                            <td>RW</td>
                            <td>bist_force_error in hardware<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DSIBISTLP</td>
                            <td>RW</td>
                            <td>To enable the BIST this bit (dln_loop_back in hardware) needs to be set to 1. This signal internally asserts the clock for the BIST modules.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SSRAMMISCCTRL" class="panel-title">SSRAMMISCCTRL - SRAM PWR Check for Different Masters</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACA4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SRAM PWR Check for Different Masters</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CM4SRAMCHK
                                <br>0x1</td>

                            <td align="center" colspan="1">DISPSRAMCHK
                                <br>0x1</td>

                            <td align="center" colspan="1">GFXSRAMCHK
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>CM4SRAMCHK</td>
                            <td>RW</td>
                            <td>Control bit for the sram power domain checking in CM4<br><br>
                                 DIS                  = 0x0 - Disable sram power domain checking.<br>
                             EN                   = 0x1 - Enable sram power domain checking</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DISPSRAMCHK</td>
                            <td>RW</td>
                            <td>Control bit for the sram power domain checking in DC.<br><br>
                                 DIS                  = 0x0 - Disable sram power domain checking.<br>
                             EN                   = 0x1 - Enable sram power domain checking</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GFXSRAMCHK</td>
                            <td>RW</td>
                            <td>Control bit for the sram power domain checking in GFX.<br><br>
                                 DIS                  = 0x0 - Disable sram power domain checking.<br>
                             EN                   = 0x1 - Enable sram power domain checking</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DISPSTATUS" class="panel-title">DISPSTATUS - Display subsystem status register</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACB0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Status for display subsystem</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">DSISTATUS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>DSISTATUS</td>
                            <td>RO</td>
                            <td>Indicates the stop state of DSI lanes. bit0: clock lane, bit1: data lane 0, bit2: data lane 1<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CPUCFG" class="panel-title">CPUCFG - CPU config</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACCC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>CPU config</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="26">CFGNSSTCALIB
                                <br>0x0</td>

                            <td align="center" colspan="1">INITL1RSTDIS
                                <br>0x0</td>

                            <td align="center" colspan="1">INITPAHBDIS
                                <br>0x0</td>

                            <td align="center" colspan="2">INITTCMDIS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:4</td>
                            <td>CFGNSSTCALIB</td>
                            <td>RW</td>
                            <td>CFGNSST calib value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>INITL1RSTDIS</td>
                            <td>RW</td>
                            <td>Init L1 reset diable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>INITPAHBDIS</td>
                            <td>RW</td>
                            <td>InitPAHB disable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>INITTCMDIS</td>
                            <td>RW</td>
                            <td>INIT TCM disable<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLCTL0" class="panel-title">PLLCTL0 - System PLL Control Register - 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACD8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls power down and enable for various features of the system PLL</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">SYSPLLVDDFPDN
                                <br>0x1</td>

                            <td align="center" colspan="1">SYSPLLVDDHPDN
                                <br>0x1</td>

                            <td align="center" colspan="1">SYSPLLPDB
                                <br>0x0</td>

                            <td align="center" colspan="19">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VCOSELECT
                                <br>0x0</td>

                            <td align="center" colspan="1">BYPASS
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">FREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">DACPD
                                <br>0x1</td>

                            <td align="center" colspan="1">DSMPD
                                <br>0x1</td>

                            <td align="center" colspan="1">FOUT4PHASEPD
                                <br>0x1</td>

                            <td align="center" colspan="1">FOUTPOSTDIVPD
                                <br>0x1</td>

                            <td align="center" colspan="1">FOUTVCOPD
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>SYSPLLVDDFPDN</td>
                            <td>RW</td>
                            <td>System PLL VDDF power down<br><br>
                                 DISABLE              = 0x1 - VDDF power down<br>
                             ENABLE               = 0x0 - VDDF enable</td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>SYSPLLVDDHPDN</td>
                            <td>RW</td>
                            <td>System PLL VDDH power down<br><br>
                                 DISABLE              = 0x1 - VDDH power down<br>
                             ENABLE               = 0x0 - VDDH enable</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>SYSPLLPDB</td>
                            <td>RW</td>
                            <td>System PLL enable. When the PLL is enabled, SW must ensure that the PLL receives adequate current by forcing the LDO to be in active mode:SIMOBUCKACTIVE = 1 (in BUCK mode)MEMLDOACTIVE = 1 (in LDO mode).<br><br>
                                 DISABLE              = 0x0 - PLL disable<br>
                             ENABLE               = 0x1 - PLL enable :  always enable VDDH and VDDF power rails 1us earlier than enable this bit to make PLL work</td>
                        </tr>

                        <tr>
                            <td>28:10</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>VCOSELECT</td>
                            <td>RW</td>
                            <td>System PLL VCO range select, connected to PLL pin VCOSEL<br><br>
                                 VCOLO                = 0x0 - VCO operates in the range 60MHz - 240MHz<br>
                             VCOHI                = 0x1 - VCO operates in the range 240MHz - 960MHz</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>BYPASS</td>
                            <td>RW</td>
                            <td>System PLL bypass, connected to PLL pin BYPASS<br><br>
                                 NORMAL               = 0x0 - Normal operation<br>
                             BYPASS               = 0x1 - FREF is bypassed to FOUTPOSTDIV</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>FREFSEL</td>
                            <td>RW</td>
                            <td>System PLL reference clock select, connected to PLL pin FREF<br><br>
                                 HFRC192DIV4          = 0x0 - Select HFRC 192MHz DIV4 Clock Source (From CLKGEN)<br>
                             EXTREFCLK            = 0x1 - Select external reference clock (from GPIO)<br>
                             RFXTAL48MHZ          = 0x2 - Select high frequency crystal oscillator output (e.g. 32 MHz)</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>DACPD</td>
                            <td>RW</td>
                            <td>System PLL noise canceling DAC power down, connected to PLL pin DACPD<br><br>
                                 ACTIVE               = 0x0 - Noise canceling DAC is active<br>
                             POWERDOWN            = 0x1 - Power down noise canceling DAC (test mode only)</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>DSMPD</td>
                            <td>RW</td>
                            <td>System PLL DSM (delta-sigma modulator) power down, connected to PLL pin DSMPD<br><br>
                                 ACTIVE               = 0x0 - DSM is active<br>
                             POWERDOWN            = 0x1 - DSM is powered down</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FOUT4PHASEPD</td>
                            <td>RW</td>
                            <td>System PLL 4-phase clock generator power down, connected to PLL pin FOUT4PHASEPD<br><br>
                                 ACTIVE               = 0x0 - Four phase clock generator and outputs are enabled<br>
                             POWERDOWN            = 0x1 - Four phase clock generator and outputs are disabled</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>FOUTPOSTDIVPD</td>
                            <td>RW</td>
                            <td>System PLL post divider power down, connected to PLL pin FOUTPOSTDIVPD. Must enable when using 4-phase outputs<br><br>
                                 ACTIVE               = 0x0 - Post divider enabled<br>
                             POWERDOWN            = 0x1 - Post divider disabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>FOUTVCOPD</td>
                            <td>RW</td>
                            <td>System PLL VCO rate output clock power down, connected to PLL pin FOUTVCOPD<br><br>
                                 ACTIVE               = 0x0 - Rate output enabled<br>
                             POWERDOWN            = 0x1 - Rate output disabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLDIV0" class="panel-title">PLLDIV0 - System PLL Divider Control Register - 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACDC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register sets the fractional portion of the feedback divider when the system PLL is in fractional mode. Refer to the PLLTS22ULPHVLPFRACA datasheet for more details</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="24">FRAC
                                <br>0x6aaaab</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:0</td>
                            <td>FRAC</td>
                            <td>RW</td>
                            <td>System PLL feedback divide value (fractional portion), connected to PLL pin FRAC[23:0]. Do not change FRAC while the clock is in use as it can make the clock unstable. First disable the clock, change FRAC, and then enable the clock. Default Value of 0x6AAAAB indicates 250MHz output<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLDIV1" class="panel-title">PLLDIV1 - System PLL Divider Control Register - 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACE0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register sets the integer portion of the feedback divider along with the other dividers in the system PLL. Refer to the PLLTS22ULPHVLPFRACA datasheet for more details</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">FBDIV
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">POSTDIV1
                                <br>0x1</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">POSTDIV2
                                <br>0x1</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">REFDIV
                                <br>0x2</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:16</td>
                            <td>FBDIV</td>
                            <td>RW</td>
                            <td>System PLL feedback divide value, connected to PLL pin FBDIV[11:0]. Valid range is 4 to 960 in integer mode, 10 to 96 in fractional mode. Do not change FBDIV while the clock is in use as it can make the clock unstable. First disable the clock, change FBDIV, and then enable the clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:12</td>
                            <td>POSTDIV1</td>
                            <td>RW</td>
                            <td>System PLL post divide 1 setting, connected to PLL pin POSTDIV1[2:0]. Valid range is 1 to 7. A setting of 0 will send 1 to the PLL. Total post divide is POSTDIV1*POSTDIV2<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:8</td>
                            <td>POSTDIV2</td>
                            <td>RW</td>
                            <td>System PLL post divide 2 setting, connected to PLL pin POSTDIV2[2:0]. Valid range is 1 to 7. A setting of 0 will send 1 to the PLL. Total post divide is POSTDIV1*POSTDIV2. The value of POSTDIV1 should be maximized before enabling POSTDIV2.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>REFDIV</td>
                            <td>RW</td>
                            <td>System PLL reference divide value, connnected to PLL pin REFDIV[5:0]. Valid range is 1 to 63. A setting of 0 will send 1 to the PLL<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLSTAT" class="panel-title">PLLSTAT - System PLL Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACE4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register indicates the system PLL status</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">LOCK
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>LOCK</td>
                            <td>RO</td>
                            <td>System PLL lock signal, connected to PLL pin LOCK. Indicates no cycle slip between the feedback clock and FPFD for 128 consecutive cycles<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLMUXCTL" class="panel-title">PLLMUXCTL - System PLL clock mux controls</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACE8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register selects clock sources for the clocks that may be driven by the system PLL</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">I2S0PLLCLKSEL
                                <br>0x1</td>

                            <td align="center" colspan="1">USBPLLCLKSEL
                                <br>0x1</td>

                            <td align="center" colspan="2">PDMPLLCLKSEL
                                <br>0x2</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:3</td>
                            <td>I2S0PLLCLKSEL</td>
                            <td>RW</td>
                            <td>I2S0 PLL clock select<br><br>
                                 PLLFOUT4             = 0x0 - FOUTPOSTDIV divide by 8 from PLL<br>
                             PLLFOUT3             = 0x1 - FOUTPOSTDIV divide by 6 from PLL<br>
                             CLKGEN               = 0x2 - I2S0 clock from CLKGEN</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>USBPLLCLKSEL</td>
                            <td>RW</td>
                            <td>USB PLL clock select<br><br>
                                 PLL                  = 0x0 - FOUTPOSTDIV from PLL<br>
                             CLKGEN               = 0x1 - USB PHY clock from CLKGEN</td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>PDMPLLCLKSEL</td>
                            <td>RW</td>
                            <td>PDM PLL clock select<br><br>
                                 PLL                  = 0x0 - FOUTPOSTDIV from PLL<br>
                             HFRC                 = 0x1 - 48MHz HFRC clock<br>
                             CLKGEN               = 0x2 - PDM clock from CLKGEN</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CM4CODEBASE" class="panel-title">CM4CODEBASE - NVM lowest addrss CM4 can access</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACF0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>NVM lowest addrss CM4 can access</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="28">CM4CODEBASE
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:4</td>
                            <td>CM4CODEBASE</td>
                            <td>RW</td>
                            <td>CM4 code base address in nvm address space, can be set from 0x40000to 0x5FFFF(2MB),16Bytes align<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.16byte align, so last 4bits are RSVD<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="RADIOFINECNT" class="panel-title">RADIOFINECNT - Radio Fine counter current value</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACF4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register indicates the fine counter current value</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">FINECNT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>FINECNT</td>
                            <td>RO</td>
                            <td>Radio Fine counter current value<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="RADIOCLKNCNT" class="panel-title">RADIOCLKNCNT - Radio CLKN counter current value</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000ACF8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register indicates the CLKN counter current value</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="28">CLKNCNT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:0</td>
                            <td>CLKNCNT</td>
                            <td>RO</td>
                            <td>Radio CLKN counter current value<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

    </body>

    <hr size="1">
    <body>
        <div id="footer" align="right">
            <small>
                AmbiqSuite Register Documentation&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="../resources/ambiqmicro_logo.png" alt="Ambiq Micro"/></a>&nbsp&nbsp Copyright &copy; 2025&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>

