module selector (in, sel, out1, out2);

    input logic in, sel;
	 output logic out1, out2;
	 
	 logic not_sel;
	 
	 and a1 (out1, in, sel)
	 not n1 (not_sel, sel)
	 and a2 (out2, in, not_sel)
	 
endmodule