Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 641eb03c79334c7999e46c704b5a3f81 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tetris_shell_tb_behav xil_defaultlib.tetris_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.pixel_clock_generator [pixel_clock_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.tetris_game_controller [tetris_game_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.check_lines [check_lines_default]
Compiling architecture behavioral of entity xil_defaultlib.button_interface [button_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling architecture behavioral of entity xil_defaultlib.Piece_Generator [piece_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.Color_Decoder [color_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.address_generator [address_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.collision_detection [collision_detection_default]
Compiling architecture behavioral of entity xil_defaultlib.down_counter [down_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.make_move [make_move_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_interface [memory_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.piece_memory [piece_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.write_new_piece [write_new_piece_default]
Compiling architecture behavioral of entity xil_defaultlib.Draw_Counter [draw_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Get_Drawing_Color [get_drawing_color_default]
Compiling architecture behavioral of entity xil_defaultlib.checking_gameover [checking_gameover_default]
Compiling architecture behavioral of entity xil_defaultlib.tetris_shell [tetris_shell_default]
Compiling architecture testbench of entity xil_defaultlib.tetris_shell_tb
Built simulation snapshot tetris_shell_tb_behav
