INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'fft_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'fft_core'...
Delivering associated files for 'fft_core'...
Generating implementation netlist for 'fft_core'...
INFO:sim - Pre-processing HDL files for 'fft_core'...
Running synthesis for 'fft_core'
Running ngcbuild...
Writing VEO instantiation template for 'fft_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'fft_core'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fft_core'...
Generating metadata file...
Generating ISE project...
XCO file found: fft_core.xco
XMDF file found: fft_core_xmdf.tcl
Adding
C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.asy
-view all -origin_type imported
Adding
C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.ngc
-view all -origin_type created
Checking file
"C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.ngc"
for project device match ...
File
"C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.ngc"
device information matches project device.
Adding
C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.sym
-view all -origin_type imported
Adding
C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Chris/workspace/ELEC427-ProjectFinal/ipcore_dir/tmp/_cg/fft_core.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fft_core"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fft_core'.
