v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[2].col[2].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[2].col[1].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[2].col[0].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[1].col[2].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[1].col[1].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[1].col[0].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[0].col[2].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[0].col[1].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,systolic_array:dut|mac_cell:row[0].col[0].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,systolic_array:dut|mac_cell:row[0].col[0].mac_inst|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1,
