\t (00:00:05) allegro 16.6-2015 S055 (v16-6-112EH) Linux I32
\t (00:00:05)     Journal start - Thu Sep  1 13:07:26 2016
\t (00:00:05)         Host=voltar.phy.bris.ac.uk User=phdgc Pid=26489 CPUs=8
\t (00:00:05) CmdLine= /software/CAD/Cadence/2015-16/RHELx86/SPB_16.60.055//tools/pcb/bin/allegro.exe ./worklib/pc053a_toplevel/physical/symbols/rj45_dual_jgl.dra
\t (00:00:05) 
\t (00:00:07) Starting new design...
\i (00:00:07) trapsize 908
\i (00:00:08) trapsize 885
\i (00:00:08) trapsize 911
\i (00:00:08) trapsize 768
\i (00:00:08) trapsize 947
\i (00:00:23) exit 
\t (00:00:24)     Journal end - Thu Sep  1 13:07:45 2016
