// Seed: 407087396
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2
);
  wire id_4;
endmodule : id_5
macromodule module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  logic [7:0] id_3;
  module_0(
      id_1, id_0, id_0
  );
  assign id_3[1] = 1;
  wire id_4, id_5, id_6;
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    output wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    output wor id_12,
    input uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    inout supply0 id_17,
    output supply1 id_18
);
  wire id_20;
  always if (1) @(posedge id_8) @(posedge id_11) id_4 = {1'b0{1}};
  assign id_17 = 1'h0 == 1;
  assign id_9  = 1;
endmodule
module module_3 (
    output supply1 id_0,
    output uwire id_1,
    input wire id_2,
    output tri1 id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    output tri1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    input wand id_15,
    output wor id_16,
    input uwire id_17,
    input tri id_18,
    input supply1 id_19,
    output tri1 id_20,
    input uwire id_21,
    output tri id_22,
    input tri id_23,
    input tri1 id_24,
    output supply0 id_25,
    input tri1 id_26,
    input wand id_27,
    inout tri0 id_28
);
  uwire id_30 = 1;
  module_2(
      id_8,
      id_6,
      id_2,
      id_5,
      id_22,
      id_25,
      id_4,
      id_19,
      id_17,
      id_16,
      id_5,
      id_7,
      id_28,
      id_2,
      id_23,
      id_17,
      id_2,
      id_28,
      id_14
  );
  wire id_31;
endmodule
