--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fa_fsm/M_state_q_FSM_FFd3 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fa_fsm/M_state_q_FSM_FFd3 to fa_fsm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.BQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       fa_fsm/M_state_q_FSM_FFd3
    SLICE_X7Y30.C1       net (fanout=15)       0.765   M_state_q_FSM_FFd3
    SLICE_X7Y30.C        Tilo                  0.259   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4-In11
    SLICE_X7Y30.D1       net (fanout=1)        0.829   fa_fsm/M_state_q_FSM_FFd4-In1
    SLICE_X7Y30.CLK      Tas                   0.264   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4_rstpot
                                                       fa_fsm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.999ns logic, 1.594ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  17.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.499ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=8)        1.608   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.461   fa_fsm/M_counter_q[26]
                                                       fa_fsm/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (0.891ns logic, 1.608ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  17.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=8)        1.594   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.470   fa_fsm/M_counter_q[23]
                                                       fa_fsm/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.900ns logic, 1.594ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  17.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=8)        1.631   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.429   M_state_q_FSM_FFd1
                                                       fa_fsm/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.859ns logic, 1.631ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  17.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.488ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=8)        1.608   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.450   fa_fsm/M_counter_q[26]
                                                       fa_fsm/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.880ns logic, 1.608ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=8)        1.594   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.461   fa_fsm/M_counter_q[23]
                                                       fa_fsm/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.891ns logic, 1.594ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  17.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=8)        1.631   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.418   M_state_q_FSM_FFd1
                                                       fa_fsm/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.848ns logic, 1.631ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  17.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=8)        1.594   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.450   fa_fsm/M_counter_q[23]
                                                       fa_fsm/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.880ns logic, 1.594ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  17.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=8)        1.608   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.428   fa_fsm/M_counter_q[26]
                                                       fa_fsm/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.858ns logic, 1.608ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  17.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=8)        1.631   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.395   M_state_q_FSM_FFd1
                                                       fa_fsm/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (0.825ns logic, 1.631ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  17.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=8)        1.594   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.428   fa_fsm/M_counter_q[23]
                                                       fa_fsm/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.858ns logic, 1.594ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  17.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.329 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        1.539   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.470   fa_fsm/M_counter_q[15]
                                                       fa_fsm/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.900ns logic, 1.539ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  17.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.329 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        1.539   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.461   fa_fsm/M_counter_q[15]
                                                       fa_fsm/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (0.891ns logic, 1.539ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  17.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.419ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.329 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        1.539   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.450   fa_fsm/M_counter_q[15]
                                                       fa_fsm/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (0.880ns logic, 1.539ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  17.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fa_fsm/M_state_q_FSM_FFd2 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fa_fsm/M_state_q_FSM_FFd2 to fa_fsm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.AQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       fa_fsm/M_state_q_FSM_FFd2
    SLICE_X7Y30.C2       net (fanout=15)       0.590   M_state_q_FSM_FFd2
    SLICE_X7Y30.C        Tilo                  0.259   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4-In11
    SLICE_X7Y30.D1       net (fanout=1)        0.829   fa_fsm/M_state_q_FSM_FFd4-In1
    SLICE_X7Y30.CLK      Tas                   0.264   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4_rstpot
                                                       fa_fsm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.999ns logic, 1.419ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  17.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fa_fsm/M_state_q_FSM_FFd1 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fa_fsm/M_state_q_FSM_FFd1 to fa_fsm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.CQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       fa_fsm/M_state_q_FSM_FFd1
    SLICE_X7Y30.C3       net (fanout=10)       0.575   M_state_q_FSM_FFd1
    SLICE_X7Y30.C        Tilo                  0.259   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4-In11
    SLICE_X7Y30.D1       net (fanout=1)        0.829   fa_fsm/M_state_q_FSM_FFd4-In1
    SLICE_X7Y30.CLK      Tas                   0.264   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4_rstpot
                                                       fa_fsm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.999ns logic, 1.404ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  17.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.329 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y27.SR       net (fanout=8)        1.539   M_reset_cond_out
    SLICE_X4Y27.CLK      Tsrck                 0.428   fa_fsm/M_counter_q[15]
                                                       fa_fsm/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.858ns logic, 1.539ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  17.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.331 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=8)        1.406   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.470   fa_fsm/M_counter_q[19]
                                                       fa_fsm/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.900ns logic, 1.406ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  17.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.331 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=8)        1.406   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.461   fa_fsm/M_counter_q[19]
                                                       fa_fsm/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.891ns logic, 1.406ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  17.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.331 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=8)        1.406   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.450   fa_fsm/M_counter_q[19]
                                                       fa_fsm/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.880ns logic, 1.406ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  17.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.331 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=8)        1.406   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.428   fa_fsm/M_counter_q[19]
                                                       fa_fsm/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.858ns logic, 1.406ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  17.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.326 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        1.355   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.470   fa_fsm/M_counter_q[11]
                                                       fa_fsm/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (0.900ns logic, 1.355ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  17.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.326 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        1.355   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.461   fa_fsm/M_counter_q[11]
                                                       fa_fsm/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.891ns logic, 1.355ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  17.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        1.341   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.470   fa_fsm/M_counter_q[7]
                                                       fa_fsm/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.900ns logic, 1.341ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  17.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.326 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        1.355   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.450   fa_fsm/M_counter_q[11]
                                                       fa_fsm/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.880ns logic, 1.355ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  17.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        1.341   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.461   fa_fsm/M_counter_q[7]
                                                       fa_fsm/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (0.891ns logic, 1.341ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  17.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fa_fsm/M_state_q_FSM_FFd4 (FF)
  Destination:          fa_fsm/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fa_fsm/M_state_q_FSM_FFd4 to fa_fsm/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.DMUX     Tshcko                0.518   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4
    SLICE_X7Y30.C4       net (fanout=14)       0.378   M_state_q_FSM_FFd4
    SLICE_X7Y30.C        Tilo                  0.259   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4-In11
    SLICE_X7Y30.D1       net (fanout=1)        0.829   fa_fsm/M_state_q_FSM_FFd4-In1
    SLICE_X7Y30.CLK      Tas                   0.264   led_0_OBUF
                                                       fa_fsm/M_state_q_FSM_FFd4_rstpot
                                                       fa_fsm/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (1.041ns logic, 1.207ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  17.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fa_fsm/M_counter_q_0 (FF)
  Destination:          fa_fsm/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fa_fsm/M_counter_q_0 to fa_fsm/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.525   fa_fsm/M_counter_q[3]
                                                       fa_fsm/M_counter_q_0
    SLICE_X4Y24.A5       net (fanout=1)        0.456   fa_fsm/M_counter_q[0]
    SLICE_X4Y24.COUT     Topcya                0.474   fa_fsm/M_counter_q[3]
                                                       fa_fsm/Mcount_M_counter_q_lut<0>_INV_0
                                                       fa_fsm/Mcount_M_counter_q_cy<3>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   fa_fsm/Mcount_M_counter_q_cy[3]
    SLICE_X4Y25.COUT     Tbyp                  0.093   fa_fsm/M_counter_q[7]
                                                       fa_fsm/Mcount_M_counter_q_cy<7>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   fa_fsm/Mcount_M_counter_q_cy[7]
    SLICE_X4Y26.COUT     Tbyp                  0.093   fa_fsm/M_counter_q[11]
                                                       fa_fsm/Mcount_M_counter_q_cy<11>
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   fa_fsm/Mcount_M_counter_q_cy[11]
    SLICE_X4Y27.COUT     Tbyp                  0.093   fa_fsm/M_counter_q[15]
                                                       fa_fsm/Mcount_M_counter_q_cy<15>
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   fa_fsm/Mcount_M_counter_q_cy[15]
    SLICE_X4Y28.COUT     Tbyp                  0.093   fa_fsm/M_counter_q[19]
                                                       fa_fsm/Mcount_M_counter_q_cy<19>
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   fa_fsm/Mcount_M_counter_q_cy[19]
    SLICE_X4Y29.COUT     Tbyp                  0.093   fa_fsm/M_counter_q[23]
                                                       fa_fsm/Mcount_M_counter_q_cy<23>
    SLICE_X4Y30.CIN      net (fanout=1)        0.003   fa_fsm/Mcount_M_counter_q_cy[23]
    SLICE_X4Y30.CLK      Tcinck                0.303   fa_fsm/M_counter_q[26]
                                                       fa_fsm/Mcount_M_counter_q_xor<26>
                                                       fa_fsm/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y25.SR       net (fanout=8)        1.341   M_reset_cond_out
    SLICE_X4Y25.CLK      Tsrck                 0.450   fa_fsm/M_counter_q[7]
                                                       fa_fsm/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.880ns logic, 1.341ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          fa_fsm/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.326 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to fa_fsm/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y26.SR       net (fanout=8)        1.355   M_reset_cond_out
    SLICE_X4Y26.CLK      Tsrck                 0.428   fa_fsm/M_counter_q[11]
                                                       fa_fsm/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.858ns logic, 1.355ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[3]/CLK
  Logical resource: fa_fsm/M_counter_q_0/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[3]/CLK
  Logical resource: fa_fsm/M_counter_q_1/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[3]/CLK
  Logical resource: fa_fsm/M_counter_q_2/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[3]/CLK
  Logical resource: fa_fsm/M_counter_q_3/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[7]/CLK
  Logical resource: fa_fsm/M_counter_q_4/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[7]/CLK
  Logical resource: fa_fsm/M_counter_q_5/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[7]/CLK
  Logical resource: fa_fsm/M_counter_q_6/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[7]/CLK
  Logical resource: fa_fsm/M_counter_q_7/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[11]/CLK
  Logical resource: fa_fsm/M_counter_q_8/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[11]/CLK
  Logical resource: fa_fsm/M_counter_q_9/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[11]/CLK
  Logical resource: fa_fsm/M_counter_q_10/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[11]/CLK
  Logical resource: fa_fsm/M_counter_q_11/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[15]/CLK
  Logical resource: fa_fsm/M_counter_q_12/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[15]/CLK
  Logical resource: fa_fsm/M_counter_q_13/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[15]/CLK
  Logical resource: fa_fsm/M_counter_q_14/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[15]/CLK
  Logical resource: fa_fsm/M_counter_q_15/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[19]/CLK
  Logical resource: fa_fsm/M_counter_q_16/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[19]/CLK
  Logical resource: fa_fsm/M_counter_q_17/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[19]/CLK
  Logical resource: fa_fsm/M_counter_q_18/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[19]/CLK
  Logical resource: fa_fsm/M_counter_q_19/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[23]/CLK
  Logical resource: fa_fsm/M_counter_q_20/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[23]/CLK
  Logical resource: fa_fsm/M_counter_q_21/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[23]/CLK
  Logical resource: fa_fsm/M_counter_q_22/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[23]/CLK
  Logical resource: fa_fsm/M_counter_q_23/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[26]/CLK
  Logical resource: fa_fsm/M_counter_q_24/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[26]/CLK
  Logical resource: fa_fsm/M_counter_q_25/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fa_fsm/M_counter_q[26]/CLK
  Logical resource: fa_fsm/M_counter_q_26/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.639|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435 paths, 0 nets, and 82 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 07 13:33:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



