vendor_name = ModelSim
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/memfile.hex
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/ALU.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/ALU_Decoder.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Hazard_Unit.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Main_Decoder.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux_3_by_1.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/PC_Module.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/PC_Adder.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Register_File.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Sign_Extend.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/Writeback_Cycle.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu_tb.sv
source_file = 1, /home/ale/Documents/GitHub/RIDA-architecture/CPU/db/cpu.cbx.xml
design_name = cpu
instance = comp, \clk~input , clk~input, cpu, 1
instance = comp, \rst~input , rst~input, cpu, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, cpu, 1
