vhdl xil_defaultlib  \
"../../../bd/TEST/ip/TEST_rst_ps7_0_100M_0/sim/TEST_rst_ps7_0_100M_0.vhd" \
"../../../bd/TEST/ip/TEST_ISERDES_B_0_0/sim/TEST_ISERDES_B_0_0.vhd" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/sim/ST_TIMER.vhd" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/ipshared/5919/src/SDDR_ST.vhd" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_SDDR_ST_0_0/sim/SDDR_AXI_ST_SDDR_ST_0_0.vhd" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_0/sim/SDDR_AXI_ST_axi_gpio_0_0.vhd" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/src/SDDR_AXI_ST_axi_gpio_0_1/sim/SDDR_AXI_ST_axi_gpio_0_1.vhd" \
"../../../bd/TEST/ipshared/a7da/sim/SDDR_AXI_ST_DATA_SPLITTER_0_0.vhd" \
"../../../bd/TEST/ipshared/a7da/sim/SDDR_AXI_ST_capacity_controller_0_0.vhd" \
"../../../bd/TEST/ipshared/a7da/sim/SDDR_AXI_ST_FIFO_R_CT_0_0.vhd" \
"../../../bd/TEST/ipshared/a7da/src/DATA_SPLITTER.vhd" \
"../../../bd/TEST/ipshared/a7da/src/capacity_controller.vhd" \
"../../../bd/TEST/ipshared/a7da/src/FIFO_R_CT.vhd" \
"../../../bd/TEST/ipshared/a7da/sim/SDDR_AXI_ST.vhd" \
"../../../bd/TEST/ipshared/a7da/src/SDDR_AXI_ST_wrapper.vhd" \
"../../../bd/TEST/ip/TEST_SDDR_AXI_ST_wrapper_0_0/sim/TEST_SDDR_AXI_ST_wrapper_0_0.vhd" \
"../../../bd/TEST/sim/TEST.vhd" \

nosort
