// Seed: 651772815
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3
);
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    output tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    input uwire id_20,
    output uwire id_21
);
  assign id_7 = ~id_18;
  module_0(
      id_2, id_16, id_19, id_19
  );
endmodule
