{"asj_fft_sglstream_fft_131_inst": 1, "gen_dft_1:bfpdft": 2, "gen_da0:gen_std:cm3": 3, "gen_ma:gen_ma_full:u0": 4, "gbrnd:nev:gp:lpm_add_sub_component": 5, "auto_generated": 6, "op_1~38": 7, "gen_full_rnd:gen_rounding_blk:3:u0": 8, "pipeline_dffe[18]": 9, "reg_no_twiddle[4][1][2]": 10, "ccc": 11, "a_ram_data_in_bus[95]": 12, "lpp_ram_data_out~10": 13, "gen_disc:bfp_scale": 14, "i_array_out[3][2]": 15, "ram_data_out3[3]": 16, "gen_dft_1:delay_blk_done": 17, "tdl_arr[6]": 18, "butterfly_st1[2][1][6]": 19, "ram_cxb_bfp_data": 20, "ram_in_reg[5][14]~feeder": 21, "a_ram_data_in_bus[42]": 22, "dat_A": 23, "gen_rams:2:dat_A": 24, "gen_M4K:altsyncram_component": 25, "ram_block1a0": 26, "gen_radix_4_last_pass:ram_cxb_lpp_data": 27, "ram_in_reg[0][6]": 28, "wren_b~2": 29, "gen_da0:gen_std:cm1": 30, "gen_ma:gen_ma_full:real_delay": 31, "tdl_arr[1][1]": 32, "gen_dft_1:bfpc": 33, "slb_last[2]": 34, "ram_data_out3[23]": 35, "core_real_in[16]~feeder": 36, "source_imag[13]~output": 37, "ram_in_reg[5][17]": 38, "gen_radix_4_last_pass:lpp": 39, "data_real_o[11]": 40, "b_ram_data_in_bus[61]": 41, "Mux44~0": 42, "gen_wrsw_1:ram_cxb_wr": 43, "sw_0_arr[14][2]~feeder": 44, "ram_data_out1[14]": 45, "data_real_o[9]": 46, "i_array_out[1][12]": 47, "ram_in_reg[6][5]": 48, "ram_in_reg[1][16]": 49, "add_in_r_d[13]": 50, "add_in_i_d[15]": 51, "Add12~1": 52, "gen_full_rnd:gen_rounding_blk:1:u1": 53, "pipeline_dffe[7]": 54, "sw_0_arr[2][2]": 55, "auk_dsp_atlantic_sink_1": 56, "at_sink_data_int[30]": 57, "sw_0_arr[12][0]~feeder": 58, "b_ram_data_in_bus[118]~feeder": 59, "gen_da0:gen_std:cm2": 60, "result_r_tmp[33]": 61, "sw_1_arr[15][1]~feeder": 62, "b_ram_data_in_bus[7]~feeder": 63, "rd_adgen": 64, "Mux3~0": 65, "lpp_ram_data_out[0][0]": 66, "gen_ma:gen_ma_full:u1": 67, "op_1~109": 68, "normal_fifo:fifo_eab_on:in_fifo": 69, "dpfifo": 70, "rd_ptr_msb": 71, "counter_comb_bita1": 72, "auk_dsp_atlantic_source_1": 73, "data_int1[6]": 74, "at_sink_data_int[24]": 75, "sink_imag[8]~input": 76, "Add9~65": 77, "gen_radix_4_last_pass:gen_lpp_addr": 78, "gen_M4K:delay_swd": 79, "tdl_arr[3][1]~feeder": 80, "op_1~50": 81, "reg_no_twiddle[2][1][3]~feeder": 82, "at_sink_data_int[18]": 83, "twiddle_data~30": 84, "sw_3_arr[12][1]": 85, "gen_ma:gen_ma_full:imag_delay": 86, "tdl_arr[0][1]": 87, "lpp_ram_data_out[0][1]": 88, "butterfly_st2[2][0][5]": 89, "result_ra[13]": 90, "data_imag_in_reg[13]": 91, "lpp_ram_data_out~100": 92, "at_source_data[23]~feeder": 93, "result_ib[12]": 94, "reg_no_twiddle[2][1][12]": 95, "reg_no_twiddle[4][0][13]": 96, "add_in_i_a[13]": 97, "twiddle_data[1][0][7]~feeder": 98, "op_1~137": 99, "butterfly_st2[2][0][9]": 100, "ram_data_out1[15]": 101, "op_1~105": 102, "result_i_tmp[27]": 103, "Add9~13": 104, "sw_1_arr[15][1]": 105, "lpp_ram_data_out~142": 106, "tdl_arr[1][5]": 107, "op_1~125": 108, "butterfly_st1[0][0][7]": 109, "butterfly_st1[2][0][7]": 110, "writer": 111, "data_in_i[1]": 112, "butterfly_st2[1][0][6]": 113, "add_in_r_b[0]~feeder": 114, "lpp_ram_data_out[3][14]": 115, "core_real_in[6]~feeder": 116, "result_rb[16]": 117, "max_reached": 118, "Mux141~2": 119, "butterfly_st1[2][0][0]": 120, "source_real[15]~output": 121, "gen_full_rnd:gen_rounding_blk:3:u1": 122, "op_1~61": 123, "ram_cxb_wr_data": 124, "Mux79~2": 125, "ram_in_reg[6][3]": 126, "butterfly_st1[0][0][11]": 127, "sink_out_state.normal": 128, "gen_wrsw_1:get_wr_swtiches": 129, "swa_tdl[8][1]": 130, "ram_in_reg[2][7]~feeder": 131, "i_array_out[2][16]~0": 132, "ram_in_reg[6][12]~feeder": 133, "Add15~9": 134, "a_ram_data_in_bus[89]~feeder": 135, "gen_full_rnd:u0": 136, "op_1~10": 137, "ram_in_reg[0][3]": 138, "reg_no_twiddle[2][0][9]~feeder": 139, "ram_in_reg[2][3]": 140, "result_r_tmp[32]": 141, "Add1~17": 142, "Mux84~1": 143, "butterfly_st2[1][0][7]": 144, "op_1~53": 145, "gen_le256_mk:ctrl": 146, "k_state.RUN_CNT": 147, "data_int[32]": 148, "swd_tdl[11][0]": 149, "add_in_i_b[13]": 150, "at_sink_data_int[12]": 151, "data_in_i[12]": 152, "lpp_ram_data_out[2][0]": 153, "source_eop~output": 154, "ram_in_reg[7][13]": 155, "gen_full_rnd:gen_rounding_blk:2:u1": 156, "op_1~45": 157, "result_ra[11]": 158, "swd_tdl[14][1]": 159, "reg_no_twiddle[5][1][1]": 160, "ram_data_out2[8]": 161, "lpp_ram_data_out[3][7]": 162, "add_in_r_a[11]": 163, "fft_imag_out[17]": 164, "lpp_ram_data_out[3][34]": 165, "op_1~62": 166, "p~2": 167, "twid_factors": 168, "twad_tdl[5][3]~feeder": 169, "ram_in_reg[1][15]": 170, "next_pass_id": 171, "Mux129~0": 172, "tdl_arr[1][15]": 173, "Add17~13": 174, "data_take": 175, "ram_data_out1[34]": 176, "lpp_ram_data_out~37": 177, "Mux72~2": 178, "Mux8~3": 179, "butterfly_st2[2][0][2]": 180, "fft_s2_cur~9": 181, "tdl_arr[0][13]": 182, "Mux71~3": 183, "result_rb[7]": 184, "result_r_tmp[28]": 185, "result_r_tmp[27]": 186, "Mux55~2": 187, "result_r_tmp[20]": 188, "a_ram_data_in_bus[122]~feeder": 189, "ram_in_reg[1][14]~feeder": 190, "a_ram_data_in_bus[104]~feeder": 191, "reg_no_twiddle[6][0][2]": 192, "ram_in_reg[6][4]": 193, "ram_data_out0[29]": 194, "data_imag_o[7]~7": 195, "ram_in_reg[4][1]": 196, "tdl_arr[1][3]": 197, "reg_no_twiddle[2][1][8]~feeder": 198, "data_int1[20]~feeder": 199, "twiddle_data[1][0][8]": 200, "Mux54~1": 201, "butterfly_st1[3][0][9]": 202, "pipeline_dffe[32]": 203, "at_source_data[12]~feeder": 204, "tdl_arr[0][5]": 205, "Mux68~3": 206, "ram_data_out2~27": 207, "result_i_tmp[2]": 208, "lpp_ram_data_out[2][15]": 209, "Selector8~0": 210, "Mux18~6": 211, "Mux68~0": 212, "Equal1~0": 213, "reg_no_twiddle[2][0][3]~feeder": 214, "lpp_ram_data_out~23": 215, "fft_imag_out[8]~feeder": 216, "at_source_data[7]": 217, "tdl_arr[1][3]~feeder": 218, "add_in_i_c[6]": 219, "reg_no_twiddle[5][0][1]~feeder": 220, "fft_real_out[6]~feeder": 221, "source_imag[0]~output": 222, "result_i_tmp[5]": 223, "a_ram_data_in_bus[108]": 224, "gen_full_rnd:gen_rounding_blk:0:u1": 225, "op_1~81": 226, "ram_data_out1[16]": 227, "a_ram_data_in_bus[44]": 228, "delay_ctrl_np": 229, "tdl_arr[7]": 230, "swa_tdl[10][0]~feeder": 231, "Add13~73": 232, "sw_1_arr[9][1]": 233, "add_in_i_d[16]": 234, "gen_full_rnd:gen_rounding_blk:1:u0": 235, "op_1~73": 236, "ram_data_out3[8]": 237, "ram_a_not_b_vec~3": 238, "result_r_tmp[27]~feeder": 239, "butterfly_st1[0][0][9]": 240, "twiddle_data[0][0][9]": 241, "blk_done_int~0": 242, "dat_B": 243, "twad_tdl[5][0]": 244, "ram_data_out2~32": 245, "Add0~5": 246, "add_in_i_a[7]": 247, "add_in_r_c[12]~feeder": 248, "at_sink_ready_s": 249, "Mux87~3": 250, "a_ram_data_in_bus[80]~feeder": 251, "sw_2_arr[5][1]": 252, "pipeline_dffe[16]": 253, "reg_no_twiddle[3][0][15]~feeder": 254, "result_r_tmp[34]": 255, "butterfly_st1[0][0][8]": 256, "result_r_tmp[9]": 257, "butterfly_st2[1][0][0]": 258, "data_int1[30]": 259, "reg_no_twiddle[2][1][7]": 260, "gen_disc:bfp_detect": 261, "gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass": 262, "tdl_arr[1]": 263, "sw_1_arr[6][1]": 264, "Add9~1": 265, "b_ram_data_in_bus[91]": 266, "op_1~42": 267, "b_ram_data_in_bus[4]": 268, "data_int1[12]": 269, "i_array_out[0][12]": 270, "wd_vec[1]": 271, "butterfly_st2[1][1][17]": 272, "data_count_int1[2]": 273, "op_1~22": 274, "tdl_arr[1][9]~feeder": 275, "result_i_tmp[32]": 276, "ram_data_out3[27]": 277, "ram_in_reg[0][15]~feeder": 278, "auk_dsp_interface_controller_1": 279, "source_stall_reg": 280, "butterfly_st1[0][0][14]": 281, "del_npi_cnt~3": 282, "at_sink_data_int[29]~feeder": 283, "ram_data_out0~10": 284, "swd_tdl[8][1]": 285, "twad_tdl[3][2]": 286, "result_i_tmp[30]": 287, "op_1~85": 288, "butterfly_st2[0][1][4]": 289, "a_ram_data_in_bus[16]": 290, "lpp_ram_data_out~32": 291, "add_in_r_c[2]~feeder": 292, "twiddle_data[0][0][12]": 293, "ram_data_out3~12": 294, "b_ram_data_in_bus[58]": 295, "Mux85~0": 296, "pipeline_dffe[19]": 297, "Mux89~1": 298, "data_int[15]": 299, "ram_in_reg[5][6]": 300, "lpp_ram_data_out~7": 301, "at_source_data[6]": 302, "twiddle_data~15": 303, "butterfly_st1[2][0][12]": 304, "ram_in_reg[1][14]": 305, "lpp_ram_data_out~138": 306, "result_r_tmp[1]": 307, "Add9~57": 308, "add_in_r_c[3]~feeder": 309, "lpp_ram_data_out~102": 310, "b_ram_data_in_bus[35]": 311, "b_ram_data_in_bus[23]": 312, "reg_no_twiddle[1][0][16]": 313, "tdl_arr[1][11]~feeder": 314, "add_in_r_a[4]": 315, "ram_in_reg[4][16]": 316, "Mux110~0": 317, "Add11~17": 318, "op_1~66": 319, "rd_addr_d[1]": 320, "was_stalled~0": 321, "reg_no_twiddle[1][1][0]": 322, "Add9~29": 323, "Mux135~1": 324, "ram_a_not_b_vec~4": 325, "Mux86~2": 326, "Add1~69": 327, "Mux47~0": 328, "op_1~69": 329, "usedw_counter": 330, "counter_comb_bita2": 331, "reg_no_twiddle[1][1][6]~feeder": 332, "gain_lut_8pts[3]": 333, "reg_no_twiddle[6][0][11]": 334, "a_ram_data_in_bus[94]~feeder": 335, "a_ram_data_in_bus[45]": 336, "reg_no_twiddle[1][0][2]~feeder": 337, "i_array_out[3][13]": 338, "reg_no_twiddle[4][0][10]": 339, "Mux134~1": 340, "reg_no_twiddle[3][1][0]~feeder": 341, "sw[1]": 342, "ram_in_reg[5][1]": 343, "Mux15~3": 344, "Add4~25": 345, "Mux140~1": 346, "Mux16~1": 347, "result_i_tmp[16]": 348, "tdl_arr[1][6]": 349, "k[1]": 350, "Mux27~0": 351, "data_in_r[3]": 352, "a_ram_data_in_bus[34]": 353, "a_ram_data_in_bus[59]": 354, "a_ram_data_in_bus[21]": 355, "Add13~29": 356, "at_sink_data_int[29]": 357, "Mux90~5": 358, "Add17~61": 359, "pipeline_dffe[35]": 360, "a_ram_data_in_bus[27]~feeder": 361, "fft_real_out[15]": 362, "sw_r_tdl[0][1]": 363, "gen_full_rnd:gen_rounding_blk:0:u0": 364, "op_1~37": 365, "add_in_i_d[13]": 366, "swd_tdl[9][1]": 367, "add_in_r_c[12]": 368, "at_source_data[21]": 369, "ram_in_reg[0][5]": 370, "gen_full_rnd:u1": 371, "pipeline_dffe[10]": 372, "del_np_cnt[4]": 373, "result_ib[17]": 374, "Add8~77": 375, "Mux67~1": 376, "add_in_i_a[1]": 377, "reg_no_twiddle[0][0][15]": 378, "at_source_data[18]": 379, "ram_data_out1[17]": 380, "Mux12~2": 381, "tdl_arr[0][2]~feeder": 382, "lpp_ram_data_out[1][4]": 383, "fft_imag_out[10]": 384, "ram_in_reg[7][3]": 385, "twiddle_data[0][0][7]": 386, "lpp_ram_data_out[0][34]": 387, "ram_data_out3~10": 388, "gen_full_rnd:gen_rounding_blk:2:u0": 389, "op_1~25": 390, "butterfly_st1[3][0][18]": 391, "add_in_i_c[15]": 392, "Mux10~1": 393, "tdl_arr[1][1]~feeder": 394, "pipeline_dffe[5]": 395, "Mux37~3": 396, "Add9~61": 397, "b_ram_data_in_bus[29]": 398, "source_comb_update_2~2": 399, "ram_a_not_b_vec~19": 400, "ram_in_reg[5][2]": 401, "b_ram_data_in_bus[117]~feeder": 402, "Mux0~1": 403, "sw_2_arr[13][1]": 404, "Mux2~0": 405, "Mux94~0": 406, "Mux48~0": 407, "i_array_out[3][16]": 408, "swa_tdl[8][0]": 409, "result_i_tmp[9]": 410, "data_in_i[9]~feeder": 411, "result_i_tmp[34]": 412, "Mux14~1": 413, "Add4~29": 414, "Mux0~3": 415, "a_ram_data_in_bus[74]~feeder": 416, "lpp_ram_data_out[1][1]": 417, "a_ram_data_in_bus[115]": 418, "reg_no_twiddle[2][1][2]~feeder": 419, "sw_3_arr[9][1]~feeder": 420, "butterfly_st1[0][0][15]": 421, "source_state.start": 422, "tdl_arr[0][1]~feeder": 423, "twad_tdl[1][1]~feeder": 424, "a_ram_data_in_bus[64]": 425, "Add2~65": 426, "op_1~57": 427, "output_i[16]": 428, "twiddle_data[2][0][5]": 429, "fft_real_out[17]": 430, "result_i_tmp[33]": 431, "a_ram_data_in_bus[62]~feeder": 432, "reg_no_twiddle[1][0][3]": 433, "b_ram_data_in_bus[1]": 434, "ram_data_out0~22": 435, "core_imag_in[9]~feeder": 436, "data_count_sig[1]": 437, "lpp_ram_data_out~80": 438, "ram_in_reg[4][6]": 439, "Add4~65": 440, "ram_in_reg[3][6]~feeder": 441, "Mux59~0": 442, "ram_in_reg[6][0]": 443, "add_in_r_b[7]~feeder": 444, "result_ia[11]": 445, "reg_no_twiddle[5][0][6]": 446, "lpp_ram_data_out[0][32]": 447, "data_int1[15]": 448, "Add4~49": 449, "at_source_data[11]~feeder": 450, "wraddress_b_bus[0]~feeder": 451, "b_ram_data_in_bus[111]~feeder": 452, "op_1~41": 453, "ram_in_reg[5][10]~feeder": 454, "twad_tdl[1][0]": 455, "sw_0_arr[11][3]~feeder": 456, "add_in_r_c[17]": 457, "reg_no_twiddle[5][0][2]~feeder": 458, "i_array_out[0][8]": 459, "b_ram_data_in_bus[104]~feeder": 460, "ram_data_out2~14": 461, "gain_lut_8pts~6": 462, "Add10~9": 463, "i_array_out[3][0]": 464, "at_source_data[10]~feeder": 465, "pipeline_dffe[12]": 466, "Add11~49": 467, "p_tdl[5][0]": 468, "tdl_arr[1][13]": 469, "r_array_out[0][13]": 470, "Mux133~0": 471, "b_ram_data_in_bus[16]~feeder": 472, "Add12~49": 473, "Add13~17": 474, "tdl_arr[0][17]~feeder": 475, "result_r_tmp[14]~feeder": 476, "swd_tdl[1][1]": 477, "a_ram_data_in_bus[58]": 478, "result_i_tmp[35]": 479, "Mux138~1": 480, "Add4~53": 481, "Mux127~2": 482, "op_1~141": 483, "Add1~3": 484, "data_imag_o[9]": 485, "Mux132~3": 486, "wr_addr[3]": 487, "a_ram_data_in_bus[22]": 488, "result_rb[8]": 489, "sw_0_arr[11][3]": 490, "Mux69~1": 491, "tdl_arr[0][9]": 492, "Mux56~2": 493, "ram_a_not_b_vec[26]": 494, "twiddle_data[0][1][0]~feeder": 495, "Mux0~0": 496, "ram_data_out3[26]": 497, "result_i_tmp[10]~feeder": 498, "twiddle_data[0][0][5]": 499, "lpp_ram_data_out[3][1]": 500, "butterfly_st2[2][1][8]": 501, "r_array_out[3][0]": 502, "result_i_tmp[23]": 503, "ram_data_out0[25]": 504, "data_imag_in_reg[1]": 505, "lpp_ram_data_out~115": 506, "tdl_arr[0][0]": 507, "result_r_tmp[25]~feeder": 508, "wren_a~1": 509, "butterfly_st2[1][0][14]": 510, "rdaddress_b_bus[12]": 511, "tdl_arr[0][10]": 512, "butterfly_st2[2][1][14]": 513, "ram_data_out3[10]": 514, "b_ram_data_in_bus[93]": 515, "a_ram_data_in_bus[10]": 516, "tdl_arr[5]": 517, "data_int1[0]": 518, "ram_in_reg[0][17]~feeder": 519, "b_ram_data_in_bus[53]": 520, "Mux60~0": 521, "del_npi_cnt~2": 522, "lpp_ram_data_out[3][20]": 523, "ram_in_reg[5][10]": 524, "data_select~0": 525, "Mux108~2": 526, "tdl_arr[0][17]": 527, "twiddle_data[1][0][7]": 528, "reg_no_twiddle[5][1][5]~feeder": 529, "op_1~30": 530, "sw_0_arr[14][3]": 531, "data_int[10]~feeder": 532, "reg_no_twiddle[2][1][0]": 533, "data_imag_in_reg[2]": 534, "result_r_tmp[4]": 535, "data_int[2]~feeder": 536, "result_i_tmp[4]": 537, "pipeline_dffe[8]": 538, "ram_data_out2~29": 539, "sw_r_tdl[4][1]": 540, "op_1~65": 541, "pipeline_dffe[28]": 542, "gain_lut_8pts~3": 543, "ram_in_reg[7][11]": 544, "butterfly_st2[3][1][14]": 545, "wraddress_a_bus[9]": 546, "at_source_error[1]": 547, "result_i_tmp[22]": 548, "butterfly_st2[2][0][1]": 549, "lpp_ram_data_out[0][6]": 550, "blk_exp_accum[5]": 551, "ram_data_out3[15]": 552, "pipeline_dffe[24]": 553, "ram_in_reg[6][11]": 554, "swa_tdl[9][1]~feeder": 555, "op_1~2": 556, "butterfly_st1[1][1][3]": 557, "data_int1[20]": 558, "i_array_out[3][10]": 559, "Add4~61": 560, "add_in_r_d[6]": 561, "b_ram_data_in_bus[44]~feeder": 562, "butterfly_st1[3][0][16]": 563, "Mux82~2": 564, "lpp_ram_data_out[1][17]": 565, "sw_1_arr[15][0]": 566, "ram_a_not_b_vec~1": 567, "del_npi_cnt~5": 568, "Mux47~1": 569, "b_ram_data_in_bus[80]": 570, "result_i_tmp[10]": 571, "data_rdy_vec[0]~feeder": 572, "sel_we": 573, "wc_i~0": 574, "lpp_ram_data_out[3][11]": 575, "result_r_tmp[6]": 576, "Mux73~1": 577, "Add2~53": 578, "ram_data_out2[30]": 579, "sw_0_arr[8][0]": 580, "lpp_ram_data_out[0][2]": 581, "twiddle_data~39": 582, "output_r[0]": 583, "Mux132~0": 584, "Mux118~0": 585, "lpp_ram_data_out[3][28]": 586, "butterfly_st1[1][1][1]": 587, "ram_data_out0~14": 588, "ram_in_reg[3][2]~feeder": 589, "lpp_ram_data_out~78": 590, "lpp_ram_data_out[1][32]": 591, "op_1~34": 592, "Mux108~0": 593, "r_array_out[3][3]~feeder": 594, "fft_s2_cur.FIRST_LPP_C": 595, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass": 596, "tdl_arr[4]": 597, "a_ram_data_in_bus[71]": 598, "add_in_r_a[9]": 599, "a_ram_data_in_bus[17]": 600, "Mux13~0": 601, "Mux38~3": 602, "r_array_out[1][3]~feeder": 603, "ram_in_reg[6][14]": 604, "reg_no_twiddle[1][0][5]": 605, "Mux49~0": 606, "Mux75~1": 607, "Mux48~3": 608, "result_i_tmp[26]": 609, "pipeline_dffe[34]": 610, "sink_state.start": 611, "add_in_i_c[1]~feeder": 612, "ram_in_reg[2][9]~feeder": 613, "ram_in_reg[1][10]": 614, "ram_data_out0~27": 615, "i_array_out[2][1]": 616, "reg_no_twiddle[3][0][3]": 617, "a_ram_data_in_bus[5]~feeder": 618, "Add16~69": 619, "gen_dft_1:delay_blk_done2": 620, "ram_a_not_b_vec[11]": 621, "butterfly_st1[0][1][12]": 622, "ram_in_reg[5][4]": 623, "reg_no_twiddle[5][1][6]~feeder": 624, "twiddle_data[1][1][12]": 625, "butterfly_st2[2][1][11]": 626, "op_1~29": 627, "pipeline_dffe[15]": 628, "fft_imag_out[14]": 629, "at_source_data[32]~feeder": 630, "sw_1_arr[12][0]": 631, "ram_in_reg[7][4]~feeder": 632, "tdl_arr[0][16]": 633, "gen_ma:gen_ma_full:ma": 634, "ALTMULT_ADD_component": 635, "mac_mult1": 636, "fft_real_out[13]~feeder": 637, "sink_comb_update_2~0": 638, "pipeline_dffe[6]": 639, "ram_in_reg[2][13]": 640, "output_i[19]": 641, "swd_tdl[9][0]": 642, "tdl_arr[0][8]": 643, "at_sink_data_int[7]": 644, "reg_no_twiddle[0][0][2]": 645, "sw_r_tdl[0][0]": 646, "ram_in_reg[1][17]~feeder": 647, "r_array_out[2][6]": 648, "op_1~54": 649, "sw_0_arr[4][1]~feeder": 650, "a_ram_data_in_bus[6]~feeder": 651, "ram_data_out3[1]": 652, "data_int[25]": 653, "blk_exp~3": 654, "gain_lut_8pts~13": 655, "sw_0_arr[11][0]": 656, "tdl_arr[1][10]": 657, "ram_data_out1~1": 658, "data_rdy_int": 659, "result_r_tmp[11]": 660, "data_imag_o[15]~15": 661, "swa_tdl[4][0]": 662, "butterfly_st1[0][1][4]": 663, "core_imag_in[6]": 664, "result_r_tmp[26]~feeder": 665, "reg_no_twiddle[1][0][8]": 666, "Add7~37": 667, "wr_address_i_int[2]~feeder": 668, "k_count[0]~feeder": 669, "result_r_tmp[25]": 670, "result_i_tmp[13]": 671, "i_array_out[1][15]": 672, "add_in_i_d[8]~feeder": 673, "Add0~49": 674, "data_int1[15]~feeder": 675, "add_in_r_b[10]": 676, "twiddle_data[0][1][10]": 677, "twiddle_data~42": 678, "result_ra[10]": 679, "pipeline_dffe[2]": 680, "lut_out_tmp~0": 681, "pipeline_dffe[27]": 682, "sgn_2r": 683, "Mux14~0": 684, "lpp_count_offset[5]": 685, "lpp_ram_data_out~101": 686, "Add11~21": 687, "a_ram_data_in_bus[12]~feeder": 688, "result_r_tmp[28]~feeder": 689, "swa_tdl[10][1]": 690, "core_imag_in[0]~feeder": 691, "lpp_ram_data_out[1][9]": 692, "butterfly_st2[0][1][14]": 693, "swa_tdl[11][0]": 694, "Add13~61": 695, "source_error[0]~output": 696, "tdl_arr[1][16]~feeder": 697, "Mux8~0": 698, "a_ram_data_in_bus[99]": 699, "Mux62~0": 700, "tdl_arr[1][17]~feeder": 701, "twiddle_data[1][1][11]": 702, "op_1~58": 703, "b_ram_data_in_bus[30]~feeder": 704, "lpp_ram_data_out[1][33]": 705, "ram_data_out0~25": 706, "ram_data_out2[4]": 707, "lpp_ram_data_out[1][34]": 708, "Add8~65": 709, "a_ram_data_in_bus[44]~feeder": 710, "Mux11~2": 711, "twad_tdl[3][1]": 712, "wraddress_b_bus[10]": 713, "swa_tdl[7][0]": 714, "Mux39~2": 715, "sw_0_arr[2][0]": 716, "lpp_ram_data_out~143": 717, "op_1~133": 718, "Add9~2": 719, "reg_no_twiddle[0][0][13]": 720, "rdaddress_b_bus[13]~feeder": 721, "Mux28~0": 722, "reg_no_twiddle[3][0][8]": 723, "Add4~45": 724, "butterfly_st1[2][0][16]": 725, "fft_imag_out[8]": 726, "ram_in_reg[0][13]": 727, "blk_exp[5]": 728, "a_ram_data_in_bus[10]~feeder": 729, "rdaddress_b_bus[13]": 730, "data_int[40]": 731, "output_r[12]": 732, "reg_no_twiddle[6][1][13]": 733, "twiddle_data[1][0][14]": 734, "a_ram_data_in_bus[139]~feeder": 735, "Mux79~1": 736, "Add12~69": 737, "sink_imag[11]~input": 738, "ram_in_reg[1][1]": 739, "butterfly_st2[2][1][0]": 740, "Add9~49": 741, "add_in_i_b[1]": 742, "source_imag[10]~output": 743, "rdaddress_a_bus[9]": 744, "Add0~73": 745, "Add6~37": 746, "wraddress_a_bus[1]~feeder": 747, "swd[1]": 748, "Mux84~3": 749, "b_ram_data_in_bus[74]~feeder": 750, "twiddle_data~1": 751, "ram_data_out3[34]": 752, "butterfly_st2[3][1][10]": 753, "butterfly_st1[1][0][17]": 754, "ram_in_reg[3][10]": 755, "Mux52~3": 756, "add_in_i_a[7]~feeder": 757, "tdl_arr[0][4]": 758, "offset_counter~3": 759, "result_ib[0]": 760, "swa_tdl[6][0]~feeder": 761, "b_ram_data_in_bus[114]": 762, "Add5~25": 763, "ram_data_out0[18]": 764, "Add4~69": 765, "data_count_sig[4]": 766, "twad_temp[1]": 767, "lpp_ram_data_out~76": 768, "Mux90~2": 769, "Add14~69": 770, "Add6~9": 771, "Mux55~0": 772, "data_int[37]~feeder": 773, "delay_lpp_en": 774, "tdl_arr[4]~feeder": 775, "Add0~0": 776, "mac_out3": 777, "Selector5~3": 778, "a_ram_data_in_bus[82]": 779, "tdl_arr[0][12]": 780, "add_in_r_a[7]": 781, "op_1~6": 782, "twiddle_data[1][0][13]": 783, "Add11~9": 784, "result_rb[9]": 785, "gain_lut_8pts~5": 786, "tdl_arr[0][3]": 787, "result_r_tmp[14]": 788, "pipeline_dffe[11]": 789, "ram_in_reg[3][3]": 790, "Selector3~0": 791, "ram_read_address[1]~1": 792, "result_r_tmp[31]~feeder": 793, "count[3]": 794, "a_ram_data_in_bus[109]~feeder": 795, "tdl_arr[3]": 796, "tdl_arr[1][8]": 797, "Mux136~0": 798, "Mux46~3": 799, "source_imag[2]~output": 800, "output_r[2]": 801, "reg_no_twiddle[4][1][0]": 802, "add_in_r_d[15]~feeder": 803, "tdl_arr[0][6]": 804, "ram_in_reg[2][8]~feeder": 805, "reg_no_twiddle[5][1][13]": 806, "add_in_i_c[8]~feeder": 807, "data_int1[11]": 808, "Add11~77": 809, "op_1~89": 810, "ram_in_reg[1][13]": 811, "Mux65~2": 812, "Add17~65": 813, "reg_no_twiddle[2][0][17]~feeder": 814, "add_in_i_b[8]~feeder": 815, "Add9~17": 816, "result_ia[7]": 817, "pipeline_dffe[9]": 818, "k_state.HOLD": 819, "ram_data_out3~30": 820, "rdaddress_b_bus[11]": 821, "reg_no_twiddle[2][0][17]": 822, "out_cnt[2]": 823, "butterfly_st1[1][0][13]": 824, "ram_in_reg[7][9]": 825, "rdaddress_a_bus[10]": 826, "lpp_ram_data_out[2][14]": 827, "ram_in_reg[6][13]": 828, "data_int1[18]~feeder": 829, "pipeline_dffe[26]": 830, "butterfly_st2[3][0][10]": 831, "core_imag_in[2]~feeder": 832, "ram_in_reg[7][4]": 833, "lpp_ram_data_out[2][19]": 834, "ram_data_out1[35]": 835, "gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp": 836, "butterfly_st2[2][0][4]": 837, "Mux75~0": 838, "data_int1[39]": 839, "ram_in_reg[1][0]": 840, "lpp_ram_data_out[0][10]": 841, "Mux138~0": 842, "a_ram_data_in_bus[54]~feeder": 843, "add_in_i_a[6]": 844, "at_sink_data_int[20]": 845, "blk_exp_accum[0]": 846, "ram_data_out0~7": 847, "twad_tdl[4][2]": 848, "ram_data_out1~29": 849, "ram_in_reg[0][9]~feeder": 850, "Mux128~3": 851, "source_imag[4]~output": 852, "Add9~41": 853, "ram_data_out1[25]": 854, "op_1~77": 855, "data_in_r[8]~feeder": 856, "ram_data_out2~2": 857, "sink_real[15]~input": 858, "swd_tdl[16][0]~feeder": 859, "add_in_r_b[2]": 860, "data_imag_o[8]~8": 861, "twiddle_data[1][1][5]": 862, "data_imag_in_reg[11]": 863, "Add4~57": 864, "b_ram_data_in_bus[119]~feeder": 865, "b_ram_data_in_bus[79]~feeder": 866, "butterfly_st2[3][1][8]": 867, "data_imag_in_reg[3]": 868, "lpp_ram_data_out[0][28]": 869, "b_ram_data_in_bus[124]": 870, "b_ram_data_in_bus[13]~feeder": 871, "result_i_tmp[28]~feeder": 872, "Add3~1": 873, "reg_no_twiddle[0][1][6]": 874, "lpp_ram_data_out[0][21]": 875, "reg_no_twiddle[5][0][15]": 876, "butterfly_st2[2][0][11]": 877, "add_in_i_d[9]~feeder": 878, "ram_a_not_b_vec~9": 879, "sw_3_arr[11][1]": 880, "lpp_ram_data_out~29": 881, "ram_in_reg[5][12]": 882, "r_array_out[3][6]": 883, "Selector2~1": 884, "result_i_tmp[20]": 885, "ram_in_reg[2][14]~feeder": 886, "sw_2_arr[6][1]": 887, "b_ram_data_in_bus[5]~feeder": 888, "count~5": 889, "ram_in_reg[2][6]": 890, "Add6~69": 891, "ram_cxb_rd": 892, "ram_in_reg[1][15]~feeder": 893, "ram_in_reg[5][14]": 894, "at_source_data[26]": 895, "lpp_ram_data_out[1][12]": 896, "Add3~41": 897, "butterfly_st2[1][1][4]": 898, "ram_in_reg[1][2]": 899, "count[2]": 900, "sign_vec[3]~1": 901, "data_int1[29]~feeder": 902, "sw_1_arr[1][0]": 903, "butterfly_st1[3][0][17]": 904, "lpp_ram_data_out[0][23]": 905, "source_exp[1]~output": 906, "Mux117~0": 907, "butterfly_st2[0][0][3]": 908, "rd_addr_d[0]~feeder": 909, "data_real_in_reg[12]": 910, "add_in_i_a[14]": 911, "ram_data_out3[25]": 912, "butterfly_st2[1][0][8]": 913, "Mux143~2": 914, "Add3~45": 915, "add_in_r_a[17]": 916, "butterfly_st2[2][1][18]": 917, "sw_r_tdl[2][1]": 918, "Mux130~2": 919, "Mux54~3": 920, "Mux47~3": 921, "Mux36~6": 922, "Selector5~2": 923, "lpp_ram_data_out~71": 924, "b_ram_data_in_bus[43]": 925, "a_ram_data_in_bus[91]~feeder": 926, "ram_in_reg[2][8]": 927, "twad_tdl[4][0]~feeder": 928, "gen_M4K_Output:dat_C": 929, "gen_rams:1:dat_A": 930, "reg_no_twiddle[5][0][7]~feeder": 931, "wraddress_a_bus[1]": 932, "a_ram_data_in_bus[81]~feeder": 933, "Add7~33": 934, "b_ram_data_in_bus[128]": 935, "tdl_arr[0][0]~feeder": 936, "twiddle_data[0][0][10]": 937, "Add1~57": 938, "at_source_error[1]~feeder": 939, "Add13~49": 940, "add_in_r_d[5]~feeder": 941, "Mux61~1": 942, "ram_in_reg[3][4]~feeder": 943, "sel_anb_ram": 944, "lpp_ram_data_out[3][8]": 945, "reg_no_twiddle[3][0][12]": 946, "sw_0_arr[13][0]": 947, "dffe_af": 948, "twiddle_data[2][1][1]": 949, "swa_tdl[14][1]": 950, "tdl_arr[0]": 951, "Mux66~0": 952, "data_rdy_vec[4]": 953, "ram_in_reg[3][6]": 954, "lpp_ram_data_out[0][4]": 955, "twiddle_data[1][0][3]": 956, "Mux129~1": 957, "sw_1_arr[8][0]": 958, "ram_in_reg[5][16]~feeder": 959, "output_i[5]": 960, "reg_no_twiddle[1][1][15]~feeder": 961, "a_ram_data_in_bus[9]~feeder": 962, "data_imag_o[15]": 963, "twiddle_data~2": 964, "ram_in_reg[2][4]~feeder": 965, "tdl_arr[1][13]~feeder": 966, "reg_no_twiddle[1][1][9]~feeder": 967, "add_in_i_b[17]": 968, "fft_real_out[3]": 969, "butterfly_st2[1][1][13]": 970, "pipeline_dffe[31]": 971, "a_ram_data_in_bus[104]": 972, "r_array_out[0][6]": 973, "ram_in_reg[6][13]~feeder": 974, "butterfly_st2[0][0][12]": 975, "usedw_is_0_dff": 976, "Add16~1": 977, "ram_in_reg[6][1]": 978, "Add13~57": 979, "fft_imag_out[16]": 980, "Add14~73": 981, "at_source_data[0]~feeder": 982, "twiddle_data[2][0][17]": 983, "swa_tdl[14][0]": 984, "data_count_sig[5]": 985, "result_ra[12]": 986, "lpp_ram_data_out~43": 987, "sw_0_arr[2][1]": 988, "ram_data_out3~23": 989, "Mux14~2": 990, "reg_no_twiddle[0][1][2]": 991, "count[4]": 992, "ram_in_reg[5][13]": 993, "op_1~93": 994, "add_in_i_c[14]": 995, "ram_in_reg[1][11]": 996, "a_ram_data_in_bus[101]~feeder": 997, "op_1~21": 998, "butterfly_st2[2][1][13]": 999, "ram_in_reg[1][13]~feeder": 1000, "ram_in_reg[4][15]~feeder": 1001, "ram_in_reg[4][1]~feeder": 1002, "ram_data_out2~1": 1003, "add_in_r_b[16]": 1004, "Add14~1": 1005, "result_r_tmp[26]": 1006, "WideNor1": 1007, "reg_no_twiddle[4][0][3]~feeder": 1008, "ram_data_out2[22]": 1009, "Add11~65": 1010, "Mux63~0": 1011, "Mux14~3": 1012, "ram_data_out0[4]": 1013, "b_ram_data_in_bus[96]": 1014, "twiddle_data[1][0][4]": 1015, "source_exp[4]~output": 1016, "sink_error[0]~input": 1017, "rdaddress_c_bus[3]~feeder": 1018, "add_in_r_c[8]~feeder": 1019, "ram_in_reg[6][2]": 1020, "add_in_r_b[4]": 1021, "ram_in_reg[2][17]": 1022, "result_r_tmp[5]": 1023, "Mux63~1": 1024, "add_in_i_d[9]": 1025, "ram_in_reg[4][9]": 1026, "result_ra[9]": 1027, "result_i_tmp[31]~feeder": 1028, "reg_no_twiddle[5][0][16]~feeder": 1029, "Selector1~0": 1030, "lpp_ram_data_out[0][30]": 1031, "data_count_sig[2]~4": 1032, "lpp_ram_data_out~53": 1033, "a_ram_data_in_bus[76]": 1034, "a_ram_data_in_bus[112]": 1035, "butterfly_st1[3][0][7]": 1036, "Mux138~3": 1037, "Selector0~0": 1038, "wd_vec[0]": 1039, "tdl_arr[1]~feeder": 1040, "a_ram_data_in_bus[29]~feeder": 1041, "swd_tdl[8][0]": 1042, "data_int1[14]": 1043, "i_array_out[2][15]": 1044, "reg_no_twiddle[0][1][14]": 1045, "op_1~18": 1046, "fft_real_out[16]": 1047, "tdl_arr[0][9]~feeder": 1048, "exponent_out~5": 1049, "Add4~9": 1050, "result_ib[8]": 1051, "ram_in_reg[0][2]": 1052, "butterfly_st2[3][1][13]": 1053, "ram_in_reg[6][11]~feeder": 1054, "r_array_out[0][2]~feeder": 1055, "lpp_ram_data_out[0][25]": 1056, "data_count_int1[0]": 1057, "Add5~57": 1058, "Mux56~0": 1059, "b_ram_data_in_bus[139]": 1060, "op_1~117": 1061, "output_r[8]": 1062, "butterfly_st2[0][0][2]": 1063, "b_ram_data_in_bus[95]": 1064, "Add1~9": 1065, "op_1~17": 1066, "twiddle_data[1][1][6]": 1067, "a_ram_data_in_bus[1]": 1068, "pipeline_dffe[33]": 1069, "butterfly_st1[3][1][17]": 1070, "a_ram_data_in_bus[62]": 1071, "r_array_out[3][12]": 1072, "wr_address_i_int[1]~feeder": 1073, "data_int[26]": 1074, "count[0]": 1075, "a_ram_data_in_bus[72]~feeder": 1076, "pipeline_dffe[21]": 1077, "sw_0_arr[15][3]": 1078, "a_ram_data_in_bus[88]": 1079, "Mux75~3": 1080, "ram_data_out0[34]": 1081, "i_array_out[1][2]~feeder": 1082, "Mux43~0": 1083, "sw_0_arr[6][3]": 1084, "Mux86~1": 1085, "ram_in_reg[6][5]~feeder": 1086, "sw_1_arr[12][0]~feeder": 1087, "reg_no_twiddle[5][1][10]": 1088, "butterfly_st2[3][0][18]": 1089, "op_1~121": 1090, "Mux36~2": 1091, "add_in_i_d[2]~feeder": 1092, "lpp_sel": 1093, "add_in_r_c[9]~feeder": 1094, "reg_no_twiddle[0][1][10]": 1095, "ram_in_reg[3][16]": 1096, "op_1~13": 1097, "ram_data_out2~7": 1098, "lpp_ram_data_out[2][2]": 1099, "ram_in_reg[4][11]": 1100, "Add11~1": 1101, "core_real_in[3]~feeder": 1102, "b_ram_data_in_bus[97]": 1103, "result_i_tmp[3]": 1104, "ram_a_not_b_vec[18]": 1105, "lpp_ram_data_out[1][15]": 1106, "lpp_count_offset[0]~1": 1107, "result_r_tmp[18]": 1108, "at_source_data[19]": 1109, "swa_tdl[2][1]": 1110, "ram_in_reg[7][7]": 1111, "ram_data_out3~17": 1112, "core_real_in[1]": 1113, "reg_no_twiddle[5][0][15]~feeder": 1114, "reg_no_twiddle[5][1][2]": 1115, "sw_0_arr[0][3]": 1116, "add_in_r_d[4]~feeder": 1117, "butterfly_st2[2][0][3]": 1118, "twad_tdl[3][2]~feeder": 1119, "Add0~41": 1120, "lpp_ram_data_out~25": 1121, "Mux4~0": 1122, "Add11~2": 1123, "Add14~61": 1124, "Mux59~3": 1125, "Mux82~0": 1126, "ram_in_reg[2][3]~_wirecell": 1127, "b_ram_data_in_bus[95]~feeder": 1128, "lpp_ram_data_out~48": 1129, "source_imag[8]~output": 1130, "Add2~41": 1131, "data_int[18]~feeder": 1132, "ram_in_reg[7][9]~feeder": 1133, "butterfly_st1[2][0][17]": 1134, "core_imag_in[3]~feeder": 1135, "data_count_int1[4]": 1136, "data_imag_o[6]~6": 1137, "ram_data_out1~2": 1138, "ram_in_reg[2][16]~feeder": 1139, "tdl_arr[2][1]": 1140, "tdl_arr[0]~feeder": 1141, "ram_a_not_b_vec~24": 1142, "Mux130~3": 1143, "Add9~53": 1144, "butterfly_st1[1][1][13]": 1145, "reg_no_twiddle[6][1][2]": 1146, "b_ram_data_in_bus[59]": 1147, "reg_no_twiddle[1][0][2]": 1148, "twiddle_data~48": 1149, "pipeline_dffe[14]": 1150, "Add11~73": 1151, "ram_in_reg[0][1]": 1152, "exponent_out[1]": 1153, "result_ib[16]": 1154, "tdl_arr[1][9]": 1155, "Mux65~3": 1156, "reg_no_twiddle[2][0][14]": 1157, "ram_data_out1[6]": 1158, "r_array_out[1][14]": 1159, "Mux73~2": 1160, "result_ib[10]": 1161, "twad_tdl[4][0]": 1162, "ram_data_out3[5]": 1163, "Mux82~1": 1164, "fft_imag_out[11]": 1165, "tdl_arr[1][11]": 1166, "ram_in_reg[5][8]": 1167, "b_ram_data_in_bus[74]": 1168, "data_int[0]": 1169, "core_imag_in[5]": 1170, "Mux16~2": 1171, "butterfly_st1[3][0][2]": 1172, "data_imag_o[10]": 1173, "ram_in_reg[6][10]~feeder": 1174, "Add1~13": 1175, "Mux79~0": 1176, "ram_in_reg[2][5]": 1177, "result_r_tmp[10]": 1178, "sdetd.GBLK": 1179, "ram_in_reg[6][17]": 1180, "Add7~41": 1181, "b_ram_data_in_bus[100]": 1182, "Mux134~0": 1183, "Add1~61": 1184, "Add0~3": 1185, "sw_1_arr[4][1]": 1186, "data_real_o[7]~feeder": 1187, "lpp_ram_data_out~16": 1188, "ram_in_reg[2][14]": 1189, "core_real_in[7]~feeder": 1190, "a_ram_data_in_bus[126]": 1191, "wr_ptr": 1192, "counter_reg_bit[1]": 1193, "lpp_ram_data_out[0][12]": 1194, "lpp_sel~0": 1195, "a_ram_data_in_bus[96]": 1196, "swa_tdl[9][1]": 1197, "gen_rams:3:dat_A": 1198, "Mux78~3": 1199, "gain_lut_8pts[2]": 1200, "ram_in_reg[4][3]": 1201, "fft_imag_out[4]": 1202, "core_imag_in[13]": 1203, "a_ram_data_in_bus[90]": 1204, "sdetd~8": 1205, "Mux7~1": 1206, "p_tdl[9][0]": 1207, "ram_in_reg[0][2]~feeder": 1208, "Add15~73": 1209, "Add0~13": 1210, "a_ram_data_in_bus[123]": 1211, "data_real_o[4]": 1212, "butterfly_st2[2][0][0]": 1213, "twiddle_data[0][0][17]": 1214, "Mux21~0": 1215, "WideNor1~_wirecell": 1216, "i_array_out[0][16]": 1217, "a_ram_data_in_bus[61]": 1218, "i_array_out[0][5]": 1219, "data_real_in_reg[8]": 1220, "b_ram_data_in_bus[31]": 1221, "sink_real[9]~input": 1222, "result_ra[5]": 1223, "data_int1[9]~feeder": 1224, "butterfly_st1[1][1][2]": 1225, "sw_1_arr[0][0]~feeder": 1226, "add_in_i_c[12]~feeder": 1227, "lpp_ram_data_out~8": 1228, "lpp_count_offset[3]": 1229, "Mux41~2": 1230, "blk_exp[3]": 1231, "wraddress_b_bus[12]~feeder": 1232, "data_int1[36]": 1233, "tdl_arr[1][12]~feeder": 1234, "next_block": 1235, "Mux96~0": 1236, "Selector2~3": 1237, "Add7~21": 1238, "op_1~14": 1239, "op_1~101": 1240, "reg_no_twiddle[5][0][9]~feeder": 1241, "twad_tdl[6][2]": 1242, "reg_no_twiddle[1][0][9]~feeder": 1243, "next_block_d": 1244, "butterfly_st1[1][1][11]": 1245, "fft_real_out[3]~feeder": 1246, "add_in_i_c[9]~feeder": 1247, "Mux133~1": 1248, "ram_in_reg[1][3]": 1249, "r_array_out[2][3]~feeder": 1250, "i_array_out[0][10]": 1251, "Mux84~0": 1252, "sink_real[11]~input": 1253, "ram_data_out1~24": 1254, "ram_data_out2~6": 1255, "sw_0_arr[9][2]": 1256, "Add4~41": 1257, "ram_data_out1[5]": 1258, "Add11~53": 1259, "fft_imag_out[5]": 1260, "add_in_r_c[15]~feeder": 1261, "twiddle_data[1][1][6]~feeder": 1262, "result_r_tmp[29]~feeder": 1263, "lpp_ram_data_out[2][11]": 1264, "Mux74~0": 1265, "at_source_data[1]": 1266, "pipeline_dffe[4]": 1267, "ram_in_reg[5][0]": 1268, "add_in_r_d[3]~feeder": 1269, "lpp_ram_data_out[0][27]": 1270, "Mux37~1": 1271, "Mux42~2": 1272, "swd_tdl[2][1]": 1273, "butterfly_st2[2][1][17]": 1274, "Selector5~0": 1275, "fft_real_out[15]~feeder": 1276, "Mux77~0": 1277, "add_in_r_b[0]": 1278, "butterfly_st1[3][1][6]": 1279, "at_source_data[29]": 1280, "LessThan0~1": 1281, "Add5~21": 1282, "add_in_r_d[10]~feeder": 1283, "data_imag_o[11]~11": 1284, "tdl_arr[1][0]": 1285, "op_1~46": 1286, "Mux72~6": 1287, "op_1~113": 1288, "butterfly_st2[1][0][5]": 1289, "add_in_i_c[3]": 1290, "sw_3_arr[10][1]": 1291, "Add12~41": 1292, "Mux72~3": 1293, "Mux133~2": 1294, "r_array_out[2][9]": 1295, "butterfly_st2[1][1][6]": 1296, "Mux72~0": 1297, "tdl_arr[0][15]": 1298, "twiddle_data[0][1][5]": 1299, "source_imag[12]~output": 1300, "b_ram_data_in_bus[129]": 1301, "lpp_ram_data_out~104": 1302, "ram_data_out1[20]": 1303, "ram_in_reg[7][6]": 1304, "Add1~25": 1305, "data_count_sig[3]~3": 1306, "Mux62~3": 1307, "Add1~2": 1308, "Add12~37": 1309, "butterfly_st2[0][1][8]": 1310, "a_ram_data_in_bus[92]~feeder": 1311, "Add14~5": 1312, "reg_no_twiddle[6][1][4]": 1313, "sign_vec[1]~0": 1314, "Mux40~2": 1315, "tdl_arr[1][14]": 1316, "Mux6~0": 1317, "a_ram_data_in_bus[83]": 1318, "butterfly_st1[3][0][11]": 1319, "reg_no_twiddle[5][1][14]~feeder": 1320, "butterfly_st1[3][1][1]": 1321, "butterfly_st1[1][1][17]": 1322, "Add5~65": 1323, "add_in_i_d[7]": 1324, "Add4~5": 1325, "ram_data_out0~30": 1326, "first_data~0": 1327, "Mux89~0": 1328, "Mux74~2": 1329, "Selector4~0": 1330, "twad_tdl[2][0]": 1331, "lpp_ram_data_out~114": 1332, "butterfly_st2[2][1][4]": 1333, "tdl_arr[6]~feeder": 1334, "r_array_out[1][9]": 1335, "Add9~21": 1336, "core_imag_in[0]": 1337, "reg_no_twiddle[0][1][17]": 1338, "i_array_out[0][3]~feeder": 1339, "Add3~57": 1340, "wren[2]": 1341, "del_np_cnt[1]": 1342, "twiddle_data~16": 1343, "b_ram_data_in_bus[67]~feeder": 1344, "b_ram_data_in_bus[97]~feeder": 1345, "lpp_ram_data_out[3][27]": 1346, "Add3~9": 1347, "output_r[14]": 1348, "data_int1[26]": 1349, "ram_in_reg[1][7]~feeder": 1350, "core_imag_in[10]": 1351, "result_i_tmp[11]": 1352, "wren_b~3": 1353, "at_source_data[4]~feeder": 1354, "pipeline_dffe[30]": 1355, "Selector3~3": 1356, "tdl_arr[1][2]~feeder": 1357, "reg_no_twiddle[3][0][7]": 1358, "add_in_i_c[13]": 1359, "tdl_arr[0][12]~feeder": 1360, "swa_tdl[12][1]": 1361, "Mux135~0": 1362, "result_rb[11]": 1363, "result_rb[3]": 1364, "add_in_i_d[7]~feeder": 1365, "Mux141~3": 1366, "butterfly_st1[0][0][0]~feeder": 1367, "Mux10~2": 1368, "ram_a_not_b_vec~11": 1369, "Add8~9": 1370, "ram_in_reg[7][0]": 1371, "r_array_out[2][7]": 1372, "data_int[36]~feeder": 1373, "butterfly_st1[0][0][4]": 1374, "Add1~73": 1375, "next_pass_i": 1376, "lpp_ram_data_out~56": 1377, "twiddle_data[2][1][13]": 1378, "ram_data_out0[5]": 1379, "butterfly_st1[3][1][7]": 1380, "ram_data_out0~16": 1381, "i_array_out[3][8]": 1382, "Mux142~1": 1383, "fft_dirn_held_o~0": 1384, "twad_temp[2]": 1385, "reg_no_twiddle[3][1][6]": 1386, "reg_no_twiddle[0][1][13]": 1387, "sw_2_arr[13][1]~feeder": 1388, "Mux5~3": 1389, "Add8~1": 1390, "add_in_i_c[6]~feeder": 1391, "a_ram_data_in_bus[137]~feeder": 1392, "ram_data_out2[19]": 1393, "Add5~33": 1394, "ram_in_reg[3][5]": 1395, "a_ram_data_in_bus[87]~feeder": 1396, "Mux83~2": 1397, "Add13~53": 1398, "ram_in_reg[6][9]": 1399, "Mux135~3": 1400, "add_in_i_d[6]~feeder": 1401, "ram_data_out2~18": 1402, "ram_data_out1~12": 1403, "twad_tdl[2][1]": 1404, "swa_tdl[0][1]~feeder": 1405, "Add11~69": 1406, "butterfly_st2[3][1][12]": 1407, "at_sink_data_int[4]": 1408, "b_ram_data_in_bus[15]~feeder": 1409, "a_ram_data_in_bus[103]": 1410, "tdl_arr[1][15]~feeder": 1411, "offset_counter~0": 1412, "Mux140~3": 1413, "reg_no_twiddle[6][1][10]": 1414, "butterfly_st2[2][0][12]": 1415, "Add7~53": 1416, "reg_no_twiddle[4][0][2]": 1417, "rd_addr_d[3]": 1418, "p_tdl[2][0]": 1419, "lpp_ram_data_out~79": 1420, "tdl_arr[8]": 1421, "add_in_r_c[14]~feeder": 1422, "Add9~9": 1423, "ram_data_out2~8": 1424, "wren_b~0": 1425, "lpp_count[5]": 1426, "Add5~13": 1427, "i_array_out[2][11]": 1428, "Add15~37": 1429, "b_ram_data_in_bus[143]~feeder": 1430, "sink_real[13]~input": 1431, "reg_no_twiddle[0][1][0]": 1432, "ram_a_not_b_vec[8]": 1433, "Add16~13": 1434, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2": 1435, "ram_data_out1~19": 1436, "Mux140~0": 1437, "data_real_in_reg[16]~feeder": 1438, "reg_no_twiddle[2][1][2]": 1439, "sink_imag[6]~input": 1440, "lpp_ram_data_out~111": 1441, "Mux58~0": 1442, "reg_no_twiddle[4][0][17]~feeder": 1443, "a_ram_data_in_bus[113]~feeder": 1444, "ram_in_reg[1][5]": 1445, "data_imag_o[16]~16": 1446, "sdetd.BLOCK_READY~1": 1447, "k_count[2]": 1448, "lpp_ram_data_out[1][14]": 1449, "butterfly_st1[0][1][7]": 1450, "reg_no_twiddle[5][1][3]": 1451, "add_in_r_a[16]": 1452, "b_ram_data_in_bus[75]": 1453, "p_tdl[5][1]": 1454, "Mux126~6": 1455, "Mux77~1": 1456, "ram_in_reg[2][4]": 1457, "op_1~49": 1458, "fft_real_out[5]": 1459, "at_source_data[25]~feeder": 1460, "source_real[4]~output": 1461, "a_ram_data_in_bus[20]": 1462, "Add17~29": 1463, "b_ram_data_in_bus[51]~feeder": 1464, "at_source_data[16]": 1465, "ram_in_reg[4][5]~feeder": 1466, "tdl_arr[0][2]": 1467, "pipeline_dffe[23]": 1468, "a_ram_data_in_bus[126]~feeder": 1469, "at_sink_data_int[31]": 1470, "ram_data_out3~27": 1471, "pipeline_dffe[22]": 1472, "lpp_ram_data_out[2][25]": 1473, "Mux2~2": 1474, "a_ram_data_in_bus[50]~feeder": 1475, "ram_data_out2[17]": 1476, "at_source_data[40]~feeder": 1477, "a_ram_data_in_bus[141]": 1478, "ram_in_reg[6][6]": 1479, "reg_no_twiddle[1][0][14]": 1480, "lpp_ram_data_out~126": 1481, "r_array_out[2][4]": 1482, "butterfly_st1[2][1][15]": 1483, "b_ram_data_in_bus[89]~feeder": 1484, "Add15~1": 1485, "data_imag_in_reg[14]": 1486, "Mux17~0": 1487, "data_imag_in_reg[16]": 1488, "twiddle_data~0": 1489, "a_ram_data_in_bus[43]~feeder": 1490, "at_source_data[37]": 1491, "r_array_out[2][2]~feeder": 1492, "ram_data_out1~9": 1493, "exponent_out[2]": 1494, "blk_exp[1]": 1495, "i_array_out[2][9]": 1496, "Add17~1": 1497, "fft_real_out[1]~feeder": 1498, "op_1~74": 1499, "reg_no_twiddle[3][0][17]": 1500, "data_imag_o[14]~14": 1501, "twiddle_data[2][1][16]": 1502, "a_ram_data_in_bus[108]~feeder": 1503, "source_comb_update_2~1": 1504, "add_in_r_b[15]": 1505, "reg_no_twiddle[3][0][0]": 1506, "butterfly_st1[2][0][4]": 1507, "mac_mult2": 1508, "b_ram_data_in_bus[19]": 1509, "i_array_out[2][6]": 1510, "twiddle_data[2][0][3]": 1511, "core_real_in[16]": 1512, "tdl_arr[0][7]": 1513, "Add2~77": 1514, "gain_lut_8pts~15": 1515, "Add1~1": 1516, "reg_no_twiddle[4][1][13]~feeder": 1517, "lpp_ram_data_out~33": 1518, "Mux121~0": 1519, "Add17~69": 1520, "Mux137~2": 1521, "at_source_data[18]~feeder": 1522, "i_array_out[2][10]": 1523, "b_ram_data_in_bus[24]~feeder": 1524, "b_ram_data_in_bus[22]": 1525, "i_array_out[1][11]": 1526, "twad_tdl[6][3]~feeder": 1527, "twiddle_data[0][1][12]": 1528, "reg_no_twiddle[6][1][16]": 1529, "tdl_arr[1][14]~feeder": 1530, "core_real_in[8]~feeder": 1531, "Add15~77": 1532, "Mux0~2": 1533, "tdl_arr[2]~feeder": 1534, "ram_in_reg[1][4]": 1535, "out_cnt~0": 1536, "Add3~21": 1537, "ram_data_out1~10": 1538, "Add0~45": 1539, "Add1~0": 1540, "b_ram_data_in_bus[80]~feeder": 1541, "Add9~25": 1542, "fft_dirn_held": 1543, "Mux57~1": 1544, "twad_tdl[0][3]": 1545, "butterfly_st2[2][1][3]": 1546, "reg_no_twiddle[3][0][14]": 1547, "result_i_tmp[12]": 1548, "p_tdl[0][1]": 1549, "butterfly_st2[3][1][11]": 1550, "butterfly_st2[2][0][6]": 1551, "Mux60~3": 1552, "ram_data_out0[20]": 1553, "Add13~9": 1554, "Add13~13": 1555, "offset_counter~2": 1556, "Mux126~2": 1557, "twiddle_data[1][0][10]": 1558, "Add2~5": 1559, "add_in_i_a[9]~feeder": 1560, "at_source_data[28]~feeder": 1561, "core_real_in[5]~feeder": 1562, "ram_in_reg[7][12]~feeder": 1563, "b_ram_data_in_bus[127]~feeder": 1564, "p_tdl[1][1]": 1565, "ram_a_not_b_vec[2]": 1566, "twiddle_data[1][0][5]~feeder": 1567, "b_ram_data_in_bus[2]": 1568, "lpp_ram_data_out[3][10]": 1569, "lpp_ram_data_out[1][13]": 1570, "fft_dirn_held_o2~0": 1571, "ram_in_reg[5][4]~feeder": 1572, "add_in_i_b[10]": 1573, "ram_in_reg[2][12]": 1574, "twiddle_data~6": 1575, "b_ram_data_in_bus[92]": 1576, "reg_no_twiddle[5][0][12]": 1577, "Add8~61": 1578, "fft_real_out[8]~feeder": 1579, "output_i[3]": 1580, "reg_no_twiddle[1][0][17]": 1581, "result_i_tmp[25]": 1582, "sw_1_arr[11][1]~feeder": 1583, "tdl_arr[0][14]": 1584, "ram_in_reg[6][8]~feeder": 1585, "ram_in_reg[3][8]~feeder": 1586, "a_ram_data_in_bus[111]~feeder": 1587, "b_ram_data_in_bus[87]~feeder": 1588, "Mux73~3": 1589, "tdl_arr[1][17]": 1590, "k_state.HOLD~0": 1591, "ram_in_reg[2][2]~feeder": 1592, "en_d": 1593, "sw_1_arr[14][1]": 1594, "reg_no_twiddle[5][0][5]": 1595, "ram_in_reg[5][11]~feeder": 1596, "reg_no_twiddle[2][0][13]~feeder": 1597, "core_real_in[2]": 1598, "reg_no_twiddle[1][0][0]": 1599, "Mux70~0": 1600, "swa_tdl[1][1]": 1601, "result_ra[18]": 1602, "Mux87~2": 1603, "tdl_arr[0][11]": 1604, "a_ram_data_in_bus[57]~feeder": 1605, "sw_0_arr[5][0]": 1606, "ram_data_out1~14": 1607, "lpp_ram_data_out[3][9]": 1608, "ram_data_out3[30]": 1609, "Add10~1": 1610, "butterfly_st2[2][0][19]": 1611, "butterfly_st1[0][1][17]": 1612, "ram_in_reg[0][16]": 1613, "Add7~13": 1614, "Mux16~3": 1615, "twiddle_data~45": 1616, "ram_in_reg[1][9]~feeder": 1617, "lpp_ram_data_out[0][3]": 1618, "rd_addr_d[1]~feeder": 1619, "b_ram_data_in_bus[117]": 1620, "op_1~26": 1621, "reg_no_twiddle[5][0][12]~feeder": 1622, "result_i_tmp[15]": 1623, "Mux83~0": 1624, "Add10~77": 1625, "del_npi_cnt~4": 1626, "ram_in_reg[3][4]": 1627, "butterfly_st1[3][0][13]": 1628, "sink_real[7]~input": 1629, "wd_i": 1630, "swa_tdl[2][1]~feeder": 1631, "Add2~21": 1632, "b_ram_data_in_bus[57]": 1633, "at_source_data[36]": 1634, "rdaddress_a_bus[1]": 1635, "lpp_count[0]": 1636, "op_1~70": 1637, "data_real_o[3]": 1638, "a_ram_data_in_bus[4]": 1639, "b_ram_data_in_bus[66]~feeder": 1640, "sw_0_arr[4][0]~feeder": 1641, "lpp_ram_data_out~11": 1642, "count~0": 1643, "Add10~45": 1644, "result_r_tmp[17]": 1645, "sink_state.stall": 1646, "p_tdl[6][0]": 1647, "core_imag_in[1]": 1648, "lpp_ram_data_out~67": 1649, "butterfly_st2[3][1][19]": 1650, "Add11~45": 1651, "reg_no_twiddle[2][0][13]": 1652, "a_ram_data_in_bus[128]": 1653, "ram_in_reg[4][5]": 1654, "b_ram_data_in_bus[8]~feeder": 1655, "reg_no_twiddle[3][0][1]~feeder": 1656, "fft_dirn~0": 1657, "ram_in_reg[1][2]~0": 1658, "a_ram_data_in_bus[133]~feeder": 1659, "ram_data_out1[1]": 1660, "wraddress_a_bus[0]": 1661, "Add12~25": 1662, "ram_data_out3~26": 1663, "swa_tdl[0][0]": 1664, "b_ram_data_in_bus[113]~feeder": 1665, "sw_0_arr[0][0]~feeder": 1666, "Mux84~2": 1667, "ram_data_out2~5": 1668, "b_ram_data_in_bus[19]~feeder": 1669, "b_ram_data_in_bus[133]": 1670, "Add14~21": 1671, "reg_no_twiddle[6][1][8]": 1672, "tdl_arr[5]~feeder": 1673, "Add16~41": 1674, "lpp_ram_data_out~13": 1675, "reg_no_twiddle[1][1][8]~feeder": 1676, "sw_1_arr[11][0]": 1677, "sdetd.DISABLE~0": 1678, "a_ram_data_in_bus[55]~feeder": 1679, "p_tdl[11][1]": 1680, "ram_data_out1~16": 1681, "lpp_ram_data_out[1][31]": 1682, "b_ram_data_in_bus[83]": 1683, "data_int1[25]": 1684, "wren_b[3]": 1685, "Add2~9": 1686, "op_1~97": 1687, "Mux141~0": 1688, "ram_in_reg[2][3]~feeder": 1689, "Add7~17": 1690, "lpp_ram_data_out~39": 1691, "reg_no_twiddle[4][1][5]": 1692, "source_exp[3]~output": 1693, "del_npi_cnt~1": 1694, "reg_no_twiddle[0][1][8]": 1695, "ram_data_out2[9]": 1696, "ram_in_reg[2][5]~feeder": 1697, "data_imag_o[3]~3": 1698, "reg_no_twiddle[3][0][5]": 1699, "sw_3_arr[3][1]": 1700, "lpp_ram_data_out~22": 1701, "Selector1~1": 1702, "result_i_tmp[17]": 1703, "Mux39~0": 1704, "ram_in_reg[0][8]~feeder": 1705, "lpp_ram_data_out~21": 1706, "butterfly_st1[2][0][2]": 1707, "add_in_r_a[13]": 1708, "ram_in_reg[4][10]~feeder": 1709, "a_ram_data_in_bus[47]": 1710, "butterfly_st2[1][0][9]": 1711, "ram_in_reg[0][0]": 1712, "i_array_out[3][4]": 1713, "Mux1~2": 1714, "Mux67~0": 1715, "tdl_arr[0][11]~feeder": 1716, "lpp_count[4]": 1717, "reg_no_twiddle[3][0][0]~feeder": 1718, "result_i_tmp[27]~feeder": 1719, "b_ram_data_in_bus[128]~feeder": 1720, "reg_no_twiddle[3][1][15]": 1721, "result_r_tmp[3]": 1722, "lpp_ram_data_out~74": 1723, "ram_a_not_b_vec[1]": 1724, "a_ram_data_in_bus[76]~feeder": 1725, "lpp_ram_data_out[2][35]": 1726, "lpp_ram_data_out~105": 1727, "Add1~45": 1728, "Add11~81": 1729, "a_ram_data_in_bus[85]~feeder": 1730, "lpp_ram_data_out~9": 1731, "a_ram_data_in_bus[79]": 1732, "Mux81~3": 1733, "ram_in_reg[2][15]": 1734, "Mux52~1": 1735, "ram_in_reg[4][14]": 1736, "b_ram_data_in_bus[121]": 1737, "result_r_tmp[0]": 1738, "reg_no_twiddle[5][1][5]": 1739, "reg_no_twiddle[1][0][4]": 1740, "Mux30~0": 1741, "Mux43~1": 1742, "data_in_r[1]~feeder": 1743, "sw_0_arr[8][3]": 1744, "Selector0~1": 1745, "b_ram_data_in_bus[101]~feeder": 1746, "add_in_i_d[10]~feeder": 1747, "add_in_i_b[7]": 1748, "data_in_r[2]~feeder": 1749, "ram_data_out3[9]": 1750, "tdl_arr[2]": 1751, "source_real[7]~output": 1752, "butterfly_st2[2][0][7]": 1753, "swa_tdl[6][1]": 1754, "reg_no_twiddle[6][1][7]": 1755, "reg_no_twiddle[4][0][4]": 1756, "data_int1[41]": 1757, "Mux42~0": 1758, "sw_0_arr[2][3]": 1759, "slb_i[3]": 1760, "reg_no_twiddle[6][0][9]": 1761, "Add12~33": 1762, "reg_no_twiddle[5][1][0]": 1763, "fft_imag_out[6]~feeder": 1764, "butterfly_st2[0][0][11]": 1765, "p_tdl[8][0]": 1766, "lpp_ram_data_out[1][0]": 1767, "Add9~77": 1768, "a_ram_data_in_bus[136]": 1769, "tdl_arr[1][4]~feeder": 1770, "reg_no_twiddle[6][0][17]~feeder": 1771, "sw_r_tdl[2][0]~feeder": 1772, "Add2~13": 1773, "r_array_out[2][16]": 1774, "ram_in_reg[0][12]~feeder": 1775, "reg_no_twiddle[3][1][3]": 1776, "reg_no_twiddle[2][1][15]~feeder": 1777, "tdl_arr[1][4]": 1778, "Selector6~3": 1779, "Add3~17": 1780, "twiddle_data[0][0][4]": 1781, "sw_1_arr[7][0]~feeder": 1782, "r_array_out[0][16]": 1783, "ram_in_reg[0][12]": 1784, "ram_a_not_b_vec[3]": 1785, "i_array_out[2][0]": 1786, "b_ram_data_in_bus[120]": 1787, "butterfly_st2[2][1][9]": 1788, "result_i_tmp[18]~feeder": 1789, "result_i_tmp[31]": 1790, "b_ram_data_in_bus[21]~feeder": 1791, "sw_1_arr[3][0]~feeder": 1792, "ram_data_out3~22": 1793, "b_ram_data_in_bus[31]~feeder": 1794, "next_block~feeder": 1795, "add_in_r_b[14]": 1796, "sw_0_arr[13][1]": 1797, "at_sink_data_int[27]": 1798, "fft_real_out[4]~feeder": 1799, "at_source_data[11]": 1800, "rdaddress_b_bus[9]~feeder": 1801, "reg_no_twiddle[2][0][10]": 1802, "butterfly_st1[2][0][10]": 1803, "Add11~29": 1804, "at_sink_data_int[28]": 1805, "Mux126~3": 1806, "lpp_ram_data_out~127": 1807, "swa_tdl[3][0]": 1808, "gain_lut_blk[2]": 1809, "wren_b[2]": 1810, "sdetd.DISABLE": 1811, "gain_lut_8pts~2": 1812, "ram_in_reg[3][17]": 1813, "core_imag_in[17]~feeder": 1814, "Mux127~0": 1815, "Mux64~2": 1816, "ram_in_reg[3][7]": 1817, "tdl_arr[1][16]": 1818, "reg_no_twiddle[2][0][5]": 1819, "ram_data_out3[32]": 1820, "ram_data_out1[4]": 1821, "ram_in_reg[3][1]": 1822, "b_ram_data_in_bus[28]": 1823, "ram_in_reg[3][14]": 1824, "Add17~45": 1825, "ram_in_reg[4][0]~feeder": 1826, "b_ram_data_in_bus[81]": 1827, "a_ram_data_in_bus[53]~feeder": 1828, "Add0~2": 1829, "reg_no_twiddle[3][0][11]": 1830, "butterfly_st2[0][0][19]": 1831, "add_in_i_c[11]": 1832, "ram_data_out3~8": 1833, "butterfly_st2[2][1][2]": 1834, "result_r_tmp[22]~feeder": 1835, "reg_no_twiddle[6][0][0]~feeder": 1836, "data_real_o[0]": 1837, "Add14~17": 1838, "wc_vec[0]": 1839, "twiddle_data[0][0][1]": 1840, "add_in_i_d[6]": 1841, "ram_in_reg[5][11]": 1842, "gen_rams:0:dat_A": 1843, "twiddle_data~31": 1844, "b_ram_data_in_bus[33]": 1845, "twiddle_data~8": 1846, "lpp_ram_data_out[2][9]": 1847, "add_in_r_c[10]~feeder": 1848, "ram_in_reg[1][7]": 1849, "ram_in_reg[3][13]": 1850, "ram_data_out3~18": 1851, "lpp_ram_data_out~88": 1852, "Mux142~2": 1853, "ram_data_out3~5": 1854, "butterfly_st1[0][1][9]": 1855, "sw_0_arr[13][0]~feeder": 1856, "result_r_tmp[29]": 1857, "at_sink_data_int[7]~feeder": 1858, "butterfly_st1[3][1][5]": 1859, "rdaddress_a_bus[11]": 1860, "at_source_data[34]~feeder": 1861, "i_array_out[0][11]": 1862, "reg_no_twiddle[5][1][8]": 1863, "ram_in_reg[7][5]~feeder": 1864, "butterfly_st2[1][1][12]": 1865, "sw_1_arr[10][0]": 1866, "wr_address_i_int[0]": 1867, "add_in_i_b[11]": 1868, "result_i_tmp[0]": 1869, "add_in_r_d[5]": 1870, "a_ram_data_in_bus[72]": 1871, "b_ram_data_in_bus[103]~feeder": 1872, "Add10~49": 1873, "fft_real_out[10]": 1874, "sw_0_arr[12][1]": 1875, "Add0~33": 1876, "ram_a_not_b_vec[16]": 1877, "ram_data_out3~13": 1878, "pipeline_dffe[17]": 1879, "r_array_out[3][1]": 1880, "tdl_arr[4][0]~feeder": 1881, "swa_tdl[15][1]": 1882, "butterfly_st1[1][1][6]": 1883, "Add15~13": 1884, "result_ra[7]": 1885, "Add3~49": 1886, "reg_no_twiddle[3][1][7]~feeder": 1887, "output_i[8]": 1888, "data_in_r[9]": 1889, "a_ram_data_in_bus[52]~feeder": 1890, "Mux78~1": 1891, "data_in_i[3]": 1892, "add_in_i_a[5]": 1893, "ram_in_reg[6][0]~feeder": 1894, "add_in_r_c[7]~feeder": 1895, "add_in_r_c[15]": 1896, "p[0]~1": 1897, "data_int[4]": 1898, "source_real[17]~output": 1899, "data_int[24]": 1900, "ram_data_out0[32]": 1901, "Add14~41": 1902, "Mux131~1": 1903, "ram_in_reg[2][17]~feeder": 1904, "data_int[12]": 1905, "ram_in_reg[0][13]~feeder": 1906, "i_array_out[2][7]": 1907, "str_count_en": 1908, "Add1~53": 1909, "twiddle_data[1][0][0]": 1910, "k[3]": 1911, "Add3~25": 1912, "tdl_arr[14]~feeder": 1913, "a_ram_data_in_bus[129]": 1914, "b_ram_data_in_bus[92]~feeder": 1915, "twiddle_data[1][1][4]": 1916, "a_ram_data_in_bus[2]~feeder": 1917, "op_1~129": 1918, "p_cd_en[1]": 1919, "Mux63~2": 1920, "sw_0_arr[7][1]~feeder": 1921, "sw[0]": 1922, "reg_no_twiddle[0][0][3]": 1923, "lpp_ram_data_out~140": 1924, "at_source_valid_int~0": 1925, "Mux139~3": 1926, "a_ram_data_in_bus[25]~feeder": 1927, "output_r[17]": 1928, "Add6~73": 1929, "reg_no_twiddle[6][1][11]~feeder": 1930, "tdl_arr[0][10]~feeder": 1931, "a_ram_data_in_bus[127]": 1932, "add_in_r_c[4]": 1933, "reset_n~input": 1934, "fft_imag_out[13]": 1935, "wr_addr[2]": 1936, "pipeline_dffe[20]": 1937, "Mux136~1": 1938, "Add2~33": 1939, "b_ram_data_in_bus[6]~feeder": 1940, "butterfly_st1[3][1][15]": 1941, "twiddle_data~43": 1942, "ram_data_out0~0": 1943, "Add7~29": 1944, "output_i[6]": 1945, "twiddle_data[2][0][7]": 1946, "Add0~1": 1947, "Mux59~2": 1948, "ram_in_reg[0][11]~feeder": 1949, "twiddle_data[2][1][15]": 1950, "a_ram_data_in_bus[115]~feeder": 1951, "Add2~73": 1952, "sw_1_arr[1][1]": 1953, "a_ram_data_in_bus[101]": 1954, "reg_no_twiddle[3][1][10]": 1955, "next_block_d2": 1956, "data_int[3]": 1957, "a_ram_data_in_bus[98]": 1958, "reg_no_twiddle[3][0][10]": 1959, "tdl_arr[4][1]~feeder": 1960, "data_int[16]~feeder": 1961, "fft_dirn_stream": 1962, "a_ram_data_in_bus[19]~feeder": 1963, "ram_in_reg[3][15]": 1964, "add_in_r_c[11]": 1965, "del_np_cnt[2]": 1966, "at_source_data[12]": 1967, "data_int[0]~feeder": 1968, "sw_3_arr[0][1]": 1969, "ram_in_reg[1][6]": 1970, "tdl_arr[13]~feeder": 1971, "add_in_i_b[0]": 1972, "Add1~5": 1973, "ram_in_reg[2][11]": 1974, "wraddress_b_bus[5]": 1975, "ram_data_out1~4": 1976, "Add9~73": 1977, "blk_exp_accum[2]": 1978, "Add10~73": 1979, "reg_no_twiddle[2][0][16]": 1980, "ram_in_reg[3][1]~feeder": 1981, "next_block_d3": 1982, "Mux131~3": 1983, "b_ram_data_in_bus[106]~feeder": 1984, "ram_in_reg[2][0]": 1985, "reg_no_twiddle[5][1][15]": 1986, "tdl_arr[3][1]": 1987, "at_sink_data_int[8]": 1988, "reg_no_twiddle[2][0][8]": 1989, "blk_exp_acc[2]": 1990, "data_int1[24]": 1991, "add_in_i_d[3]~feeder": 1992, "i_array_out[0][3]": 1993, "twrom": 1994, "gen_M4K:cos_1n": 1995, "gen_auto:altsyncram_component": 1996, "ram_a_not_b_vec[24]": 1997, "twiddle_data~14": 1998, "ram_data_out2~23": 1999, "source_imag[16]~output": 2000, "ram_in_reg[1][12]": 2001, "lpp_ram_data_out~65": 2002, "r_array_out[1][15]": 2003, "ram_in_reg[0][15]": 2004, "at_source_data[24]~feeder": 2005, "reg_no_twiddle[6][1][0]": 2006, "at_source_data[13]": 2007, "reg_no_twiddle[4][0][6]": 2008, "Add3~5": 2009, "rdaddress_c_bus[7]": 2010, "ram_in_reg[3][11]": 2011, "ram_in_reg[0][8]": 2012, "reg_no_twiddle[4][1][7]~feeder": 2013, "butterfly_st1[3][0][4]": 2014, "twiddle_data[1][0][12]": 2015, "r_array_out[3][4]": 2016, "ram_in_reg[5][9]": 2017, "a_ram_data_in_bus[0]~feeder": 2018, "Mux53~2": 2019, "lpp_ram_data_out[3][3]": 2020, "rdaddress_a_bus[12]": 2021, "del_npi_cnt[2]": 2022, "data_int[2]": 2023, "data_int1[13]~feeder": 2024, "r_array_out[1][7]": 2025, "Mux77~2": 2026, "ram_in_reg[0][4]": 2027, "a_ram_data_in_bus[125]~feeder": 2028, "ram_in_reg[5][7]": 2029, "gen_ma:gen_ma_full:ms": 2030, "twiddle_data[1][0][1]": 2031, "reg_no_twiddle[2][1][8]": 2032, "at_sink_data_int[11]": 2033, "butterfly_st1[2][1][0]": 2034, "Mux143~1": 2035, "lpp_ram_data_out[3][5]": 2036, "reg_no_twiddle[2][1][15]": 2037, "lpp_ram_data_out~62": 2038, "b_ram_data_in_bus[67]": 2039, "reg_no_twiddle[3][0][10]~feeder": 2040, "Mux6~3": 2041, "butterfly_st2[3][0][12]": 2042, "reg_no_twiddle[3][1][16]~feeder": 2043, "butterfly_st2[0][0][18]": 2044, "Mux65~0": 2045, "b_ram_data_in_bus[49]": 2046, "lpp_ram_data_out~125": 2047, "reg_no_twiddle[3][1][8]": 2048, "add_in_r_c[13]": 2049, "r_array_out[0][14]": 2050, "output_i[0]": 2051, "output_r[16]": 2052, "source_ready~input": 2053, "reg_no_twiddle[2][0][4]~feeder": 2054, "at_source_data[35]~feeder": 2055, "Mux56~3": 2056, "Mux81~0": 2057, "swd_tdl[5][1]": 2058, "b_ram_data_in_bus[132]": 2059, "ram_data_out1[13]": 2060, "b_ram_data_in_bus[21]": 2061, "twiddle_data[2][1][10]": 2062, "ram_in_reg[5][5]": 2063, "output_r[9]": 2064, "at_source_data[26]~feeder": 2065, "data_in_i[5]": 2066, "b_ram_data_in_bus[135]~feeder": 2067, "reg_no_twiddle[1][1][15]": 2068, "reg_no_twiddle[5][0][9]": 2069, "sw_0_arr[1][1]~feeder": 2070, "sw_3_arr[8][1]": 2071, "Selector6~0": 2072, "master_source_sop~feeder": 2073, "data_imag_o[14]": 2074, "data_rdy_vec[7]~feeder": 2075, "data_imag_o[17]~17": 2076, "reg_no_twiddle[2][0][9]": 2077, "Mux7~2": 2078, "r_array_out[2][13]": 2079, "ram_in_reg[0][7]": 2080, "b_ram_data_in_bus[35]~feeder": 2081, "Selector17~0": 2082, "ram_data_out0[2]": 2083, "add_in_r_d[9]": 2084, "b_ram_data_in_bus[59]~feeder": 2085, "data_imag_in_reg[7]": 2086, "fft_real_out[7]": 2087, "lpp_ram_data_out~54": 2088, "result_r_tmp[12]": 2089, "reg_no_twiddle[1][1][14]": 2090, "lpp_ram_data_out[1][22]": 2091, "Mux36~3": 2092, "ram_a_not_b_vec~26": 2093, "data_count_int1[5]": 2094, "tdl_arr[13]": 2095, "b_ram_data_in_bus[42]": 2096, "a_ram_data_in_bus[132]": 2097, "p_tdl[2][1]~feeder": 2098, "blk_exp_acc[1]~0": 2099, "Mux115~0": 2100, "wraddress_b_bus[9]~feeder": 2101, "Mux45~0": 2102, "ram_in_reg[7][5]": 2103, "Add7~1": 2104, "reg_no_twiddle[0][0][11]": 2105, "Mux1~0": 2106, "result_ib[4]": 2107, "Add0~57": 2108, "ram_data_out0[14]": 2109, "result_ia[2]": 2110, "butterfly_st1[2][0][11]": 2111, "wd_vec[3]": 2112, "reg_no_twiddle[3][1][4]": 2113, "reg_no_twiddle[0][0][10]": 2114, "blk_exp_acc[3]": 2115, "add_in_r_a[2]": 2116, "twiddle_data~37": 2117, "tdl_arr[18]": 2118, "butterfly_st2[2][1][12]": 2119, "twiddle_data~12": 2120, "ram_in_reg[4][14]~feeder": 2121, "pipeline_dffe[13]": 2122, "data_real_in_reg[13]~feeder": 2123, "stall_reg": 2124, "ram_a_not_b_vec[12]": 2125, "at_source_data[23]": 2126, "add_in_i_b[12]": 2127, "add_in_i_b[2]": 2128, "Selector1~2": 2129, "fft_imag_out[11]~feeder": 2130, "Add17~53": 2131, "Mux134~2": 2132, "swa_tdl[16][1]~feeder": 2133, "b_ram_data_in_bus[143]": 2134, "b_ram_data_in_bus[72]~feeder": 2135, "twiddle_data[0][0][14]": 2136, "butterfly_st1[3][1][16]": 2137, "butterfly_st2[3][1][2]": 2138, "a_ram_data_in_bus[26]~feeder": 2139, "pipeline_dffe[25]": 2140, "b_ram_data_in_bus[138]~feeder": 2141, "reg_no_twiddle[3][1][17]": 2142, "ram_a_not_b_vec~5": 2143, "add_in_r_a[14]": 2144, "twiddle_data[2][1][3]": 2145, "lpp_ram_data_out[2][17]": 2146, "data_real_in_reg[17]": 2147, "butterfly_st2[0][0][4]": 2148, "r_array_out[1][5]~feeder": 2149, "output_r[15]": 2150, "butterfly_st2[1][0][1]": 2151, "ram_in_reg[7][1]": 2152, "sink_imag[9]~input": 2153, "lpp_ram_data_out[1][19]": 2154, "butterfly_st2[2][1][16]": 2155, "del_np_cnt[3]": 2156, "r_array_out[0][9]": 2157, "Mux69~2": 2158, "Add0~21": 2159, "add_in_i_d[13]~feeder": 2160, "a_ram_data_in_bus[113]": 2161, "p_tdl[12][0]": 2162, "i_array_out[0][0]": 2163, "twiddle_data~50": 2164, "lpp_ram_data_out[2][31]": 2165, "sw_0_arr[13][2]": 2166, "a_ram_data_in_bus[133]": 2167, "data_in_r[4]": 2168, "result_i_tmp[6]": 2169, "b_ram_data_in_bus[110]": 2170, "Add3~33": 2171, "bfp~0": 2172, "ram_in_reg[6][14]~feeder": 2173, "lpp_ram_data_out[2][33]": 2174, "op_1~145": 2175, "reg_no_twiddle[2][0][10]~feeder": 2176, "ram_in_reg[6][15]": 2177, "ram_in_reg[2][1]": 2178, "r_array_out[0][4]": 2179, "i_array_out[3][17]": 2180, "lpp_ram_data_out[0][24]": 2181, "slb_i[0]": 2182, "count~6": 2183, "fft_imag_out[7]": 2184, "b_ram_data_in_bus[5]": 2185, "Mux112~0": 2186, "tdl_arr[1][8]~feeder": 2187, "tdl_arr[11]~feeder": 2188, "at_source_error[0]": 2189, "add_in_r_a[10]": 2190, "lpp_ram_data_out[2][13]": 2191, "r_array_out[1][1]": 2192, "ram_data_out2[33]": 2193, "butterfly_st2[0][0][5]": 2194, "a_ram_data_in_bus[39]": 2195, "Mux57~3": 2196, "i_array_out[3][6]": 2197, "Mux128~2": 2198, "fft_real_out[2]": 2199, "ram_a_not_b_vec[13]": 2200, "data_in_i[17]": 2201, "core_real_in[4]~feeder": 2202, "ram_in_reg[6][16]": 2203, "butterfly_st2[3][1][0]": 2204, "counter_comb_bita0": 2205, "a_ram_data_in_bus[37]~feeder": 2206, "ram_in_reg[0][5]~feeder": 2207, "butterfly_st2[2][1][5]": 2208, "Mux134~3": 2209, "sw_2_arr[14][1]": 2210, "data_imag_o[2]~2": 2211, "ram_in_reg[3][5]~feeder": 2212, "tdl_arr[0][16]~feeder": 2213, "data_in_r[14]~feeder": 2214, "data_rdy_vec[1]": 2215, "ram_data_out1~30": 2216, "twiddle_data[1][1][12]~feeder": 2217, "ram_in_reg[4][7]": 2218, "ram_in_reg[3][17]~feeder": 2219, "r_array_out[2][11]~feeder": 2220, "ram_a_not_b_vec[0]": 2221, "swd_tdl[12][1]~feeder": 2222, "a_ram_data_in_bus[67]~feeder": 2223, "Add8~13": 2224, "a_ram_data_in_bus[142]~feeder": 2225, "tdl_arr[7]~feeder": 2226, "data_in_r[17]": 2227, "Add8~17": 2228, "reg_no_twiddle[2][0][15]~feeder": 2229, "ram_data_out0[26]": 2230, "sw_0_arr[3][0]~feeder": 2231, "del_np_cnt~4": 2232, "reg_no_twiddle[6][1][15]~feeder": 2233, "butterfly_st1[3][0][5]": 2234, "output_i[10]": 2235, "data_imag_o[17]": 2236, "lpp_count_offset[1]": 2237, "sw_1_arr[1][0]~feeder": 2238, "data_real_o[13]": 2239, "b_ram_data_in_bus[84]~feeder": 2240, "reg_no_twiddle[0][1][16]": 2241, "ram_a_not_b_vec~6": 2242, "at_sink_data_int[15]": 2243, "Selector2~0": 2244, "butterfly_st1[2][0][5]": 2245, "sw_1_arr[5][1]": 2246, "rdaddress_b_bus[10]": 2247, "Mux129~2": 2248, "b_ram_data_in_bus[83]~feeder": 2249, "b_ram_data_in_bus[47]~feeder": 2250, "Mux10~3": 2251, "Mux54~4": 2252, "Add3~69": 2253, "data_int[10]": 2254, "reg_no_twiddle[2][1][4]": 2255, "r_array_out[3][9]": 2256, "b_ram_data_in_bus[0]": 2257, "ram_data_out3[11]": 2258, "data_imag_o[5]~5": 2259, "a_ram_data_in_bus[106]~feeder": 2260, "tdl_arr[10]": 2261, "p_tdl[4][0]~feeder": 2262, "data_int1[18]": 2263, "valid_ctrl_inter~0": 2264, "wren_b[2]~feeder": 2265, "reg_no_twiddle[6][0][4]~feeder": 2266, "ram_in_reg[2][15]~feeder": 2267, "result_i_tmp[21]~feeder": 2268, "b_ram_data_in_bus[18]~feeder": 2269, "ram_in_reg[0][14]~feeder": 2270, "swa_tdl[10][0]": 2271, "b_ram_data_in_bus[62]~feeder": 2272, "Mux49~1": 2273, "output_i[14]": 2274, "lpp_ram_data_out[3][21]": 2275, "r_array_out[2][17]": 2276, "ram_data_out0[0]": 2277, "Mux139~0": 2278, "Mux108~4": 2279, "i_array_out[2][13]": 2280, "reg_no_twiddle[1][1][16]": 2281, "twiddle_data~35": 2282, "data_int1[10]": 2283, "swd_tdl[3][1]": 2284, "ram_data_out1[22]": 2285, "ram_data_out3~11": 2286, "tdl_arr[0][5]~feeder": 2287, "Mux137~0": 2288, "master_source_sop~0": 2289, "add_in_i_c[10]~feeder": 2290, "str_count_en~0": 2291, "core_imag_in[14]": 2292, "add_in_r_d[3]": 2293, "ram_data_out0[8]": 2294, "core_imag_in[15]~feeder": 2295, "rdaddress_b_bus[1]": 2296, "b_ram_data_in_bus[133]~feeder": 2297, "r_array_out[2][0]": 2298, "r_array_out[0][15]": 2299, "wraddress_a_bus[0]~feeder": 2300, "Mux127~3": 2301, "data_int1[17]": 2302, "butterfly_st1[0][0][10]": 2303, "swd_tdl[10][1]": 2304, "Add5~41": 2305, "gain_lut_8pts~8": 2306, "data_int1[8]": 2307, "butterfly_st2[0][0][15]": 2308, "ram_data_out1~20": 2309, "fft_imag_out[10]~feeder": 2310, "ram_in_reg[4][0]": 2311, "tdl_arr[9]": 2312, "ram_in_reg[2][2]": 2313, "p~0": 2314, "Mux87~0": 2315, "core_real_in[5]": 2316, "b_ram_data_in_bus[27]~feeder": 2317, "ram_in_reg[0][11]": 2318, "data_in_i[3]~feeder": 2319, "ram_data_out0~15": 2320, "b_ram_data_in_bus[54]": 2321, "result_r_tmp[24]": 2322, "fft_real_out[7]~feeder": 2323, "data_int[21]": 2324, "reg_no_twiddle[4][0][1]": 2325, "result_r_tmp[31]": 2326, "ram_data_out2~15": 2327, "ram_in_reg[5][1]~feeder": 2328, "add_in_r_c[4]~feeder": 2329, "ram_in_reg[2][9]": 2330, "Selector10~0": 2331, "Mux128~0": 2332, "twad_tdl[4][3]": 2333, "result_rb[17]": 2334, "Mux36~1": 2335, "butterfly_st2[0][0][0]": 2336, "r_array_out[3][13]": 2337, "reg_no_twiddle[0][0][16]": 2338, "data_real_in_reg[7]": 2339, "blk_exp[2]": 2340, "pipeline_dffe[3]": 2341, "op_1~33": 2342, "reg_no_twiddle[1][1][3]~feeder": 2343, "reg_no_twiddle[2][0][4]": 2344, "butterfly_st2[2][1][7]": 2345, "reg_no_twiddle[2][0][3]": 2346, "reg_no_twiddle[2][0][2]": 2347, "result_ia[1]": 2348, "blk_exp[0]": 2349, "add_in_i_b[5]": 2350, "twiddle_data[2][1][11]": 2351, "butterfly_st1[0][1][2]": 2352, "b_ram_data_in_bus[100]~feeder": 2353, "Add2~17": 2354, "result_r_tmp[30]": 2355, "p_tdl[10][1]": 2356, "sw_3_arr[7][1]": 2357, "fft_real_out[9]": 2358, "ram_data_out1[13]~feeder": 2359, "at_sink_data_int[10]": 2360, "Add14~25": 2361, "tdl_arr[0][14]~feeder": 2362, "butterfly_st1[0][0][13]": 2363, "a_ram_data_in_bus[33]": 2364, "ram_in_reg[3][15]~feeder": 2365, "add_in_i_a[14]~feeder": 2366, "reg_no_twiddle[4][1][11]": 2367, "b_ram_data_in_bus[46]": 2368, "a_ram_data_in_bus[34]~feeder": 2369, "twiddle_data~33": 2370, "data_int1[22]": 2371, "sw_0_arr[5][1]": 2372, "a_ram_data_in_bus[42]~feeder": 2373, "twiddle_data[0][0][8]": 2374, "r_array_out[2][14]": 2375, "fft_imag_out[3]": 2376, "b_ram_data_in_bus[101]": 2377, "add_in_r_c[0]~feeder": 2378, "wren_a[2]": 2379, "Mux49~2": 2380, "b_ram_data_in_bus[131]~feeder": 2381, "output_r[19]": 2382, "reg_no_twiddle[5][0][17]": 2383, "ram_data_out1[21]": 2384, "at_sink_data_int[13]": 2385, "sw_3_arr[3][1]~feeder": 2386, "data_real_in_reg[7]~feeder": 2387, "result_ib[2]": 2388, "ram_data_out3~34": 2389, "Mux44~1": 2390, "reg_no_twiddle[6][0][17]": 2391, "sw_0_arr[10][1]": 2392, "lpp_ram_data_out[3][32]": 2393, "data_in_i[13]": 2394, "data_int[33]": 2395, "data_real_in_reg[4]": 2396, "data_int1[31]~feeder": 2397, "Mux47~2": 2398, "result_i_tmp[20]~feeder": 2399, "wren_b~1": 2400, "ram_in_reg[3][11]~feeder": 2401, "Mux36~5": 2402, "r_array_out[3][15]": 2403, "result_i_tmp[23]~feeder": 2404, "lpp_ram_data_out[0][14]": 2405, "data_int1[33]": 2406, "b_ram_data_in_bus[26]~feeder": 2407, "butterfly_st2[0][1][9]": 2408, "sink_real[12]~input": 2409, "ram_data_out2~16": 2410, "butterfly_st1[0][1][0]": 2411, "Add0~37": 2412, "Mux51~1": 2413, "butterfly_st1[0][1][11]": 2414, "butterfly_st2[1][1][0]": 2415, "lpp_ram_data_out[2][8]": 2416, "a_ram_data_in_bus[28]~feeder": 2417, "ram_in_reg[0][9]": 2418, "add_in_i_d[17]": 2419, "butterfly_st1[1][0][14]": 2420, "reg_no_twiddle[0][0][0]": 2421, "add_in_r_a[5]": 2422, "lpp_ram_data_out[3][16]": 2423, "ram_in_reg[3][8]": 2424, "count~2": 2425, "ram_data_out3~24": 2426, "Add7~57": 2427, "result_i_tmp[1]": 2428, "at_source_data[16]~feeder": 2429, "Mux90~0": 2430, "sw_0_arr[10][0]~feeder": 2431, "reg_no_twiddle[5][0][4]~feeder": 2432, "reg_no_twiddle[2][1][14]~feeder": 2433, "source_imag[9]~output": 2434, "butterfly_st2[1][1][19]": 2435, "lpp_ram_data_out~38": 2436, "offset_counter[0]": 2437, "add_in_r_d[7]~feeder": 2438, "count~3": 2439, "Add13~5": 2440, "Mux61~2": 2441, "lpp_ram_data_out[1][18]": 2442, "Add3~29": 2443, "a_ram_data_in_bus[123]~feeder": 2444, "twiddle_data[2][0][6]": 2445, "Add8~25": 2446, "at_source_data[22]~feeder": 2447, "Add0~4": 2448, "ram_a_not_b_vec~2": 2449, "reg_no_twiddle[2][1][13]~feeder": 2450, "Add16~21": 2451, "ram_data_out0~28": 2452, "ram_in_reg[0][10]": 2453, "swd_tdl[7][1]~feeder": 2454, "reg_no_twiddle[6][1][1]": 2455, "a_ram_data_in_bus[140]": 2456, "twiddle_data~28": 2457, "tdl_arr[3]~feeder": 2458, "swd_tdl[10][1]~feeder": 2459, "Mux99~0": 2460, "reg_no_twiddle[5][0][2]": 2461, "wc_i": 2462, "ram_data_out1[2]": 2463, "butterfly_st1[2][1][7]": 2464, "sw_3_arr[13][1]~feeder": 2465, "Mux126~1": 2466, "a_ram_data_in_bus[60]~feeder": 2467, "b_ram_data_in_bus[134]~feeder": 2468, "Mux51~3": 2469, "a_ram_data_in_bus[135]~feeder": 2470, "twiddle_data[2][0][1]": 2471, "b_ram_data_in_bus[132]~feeder": 2472, "lpp_ram_data_out~34": 2473, "wraddress_b_bus[11]": 2474, "sw_0_arr[12][1]~feeder": 2475, "a_ram_data_in_bus[49]": 2476, "ram_a_not_b_vec~10": 2477, "reg_no_twiddle[4][1][16]": 2478, "at_source_valid_int~2": 2479, "reg_no_twiddle[1][0][7]~feeder": 2480, "ram_in_reg[5][15]": 2481, "sw_0_arr[1][0]": 2482, "reg_no_twiddle[1][0][1]": 2483, "Mux54~5": 2484, "reg_no_twiddle[0][1][11]": 2485, "swd_tdl[3][0]": 2486, "sw_1_arr[5][0]~feeder": 2487, "i_array_out[0][7]": 2488, "count_finished~2": 2489, "Selector4~4": 2490, "Mux108~6": 2491, "swd_tdl[10][0]~feeder": 2492, "b_ram_data_in_bus[69]": 2493, "ram_in_reg[7][15]": 2494, "ram_data_out3~3": 2495, "Mux44~2": 2496, "r_array_out[1][11]": 2497, "Mux78~0": 2498, "ram_in_reg[5][16]": 2499, "a_ram_data_in_bus[64]~feeder": 2500, "sw_0_arr[14][2]": 2501, "output_i[1]": 2502, "ram_in_reg[4][15]": 2503, "lpp_ram_data_out[3][13]": 2504, "sw_0_arr[3][1]~feeder": 2505, "b_ram_data_in_bus[130]~feeder": 2506, "Add16~9": 2507, "twiddle_data[0][1][14]": 2508, "twiddle_data[2][1][7]": 2509, "ram_data_out0[10]": 2510, "Add9~33": 2511, "output_r[10]": 2512, "ram_data_out1[33]": 2513, "counter_reg_bit[0]": 2514, "Add11~5": 2515, "Mux89~2": 2516, "a_ram_data_in_bus[16]~feeder": 2517, "reg_no_twiddle[3][1][11]": 2518, "ram_data_out3[13]": 2519, "twad_tdl[3][3]": 2520, "wren[3]": 2521, "ram_data_out1~11": 2522, "i_array_out[1][8]": 2523, "sw_1_arr[3][0]": 2524, "sw_0_arr[9][3]": 2525, "twiddle_data[1][1][13]": 2526, "ram_data_out1~8": 2527, "Mux64~0": 2528, "lpp_ram_data_out~17": 2529, "sw_0_arr[15][1]": 2530, "ram_data_out2[5]": 2531, "at_source_data[2]": 2532, "reg_no_twiddle[1][0][12]~feeder": 2533, "ram_in_reg[5][5]~feeder": 2534, "butterfly_st1[1][0][0]": 2535, "twiddle_data[1][1][0]": 2536, "tdl_arr[2][0]~feeder": 2537, "tdl_arr[15]": 2538, "r_array_out[3][16]": 2539, "Mux11~0": 2540, "Mux56~1": 2541, "lpp_ram_data_out~42": 2542, "Add2~29": 2543, "wren_a[0]": 2544, "sink_imag[14]~input": 2545, "source_stall_reg~0": 2546, "twiddle_data[0][1][15]~feeder": 2547, "data_int1[9]": 2548, "result_i_tmp[24]": 2549, "twiddle_data[0][1][16]": 2550, "exponent_out[0]": 2551, "reg_no_twiddle[6][1][9]": 2552, "swa_tdl[13][0]": 2553, "b_ram_data_in_bus[3]": 2554, "ram_in_reg[3][2]": 2555, "Mux55~3": 2556, "butterfly_st2[1][0][0]~feeder": 2557, "a_ram_data_in_bus[97]": 2558, "r_array_out[3][10]": 2559, "add_in_i_d[12]~feeder": 2560, "lpp_ram_data_out~14": 2561, "butterfly_st2[0][1][16]": 2562, "data_count_sig[4]~2": 2563, "add_in_i_c[2]~feeder": 2564, "butterfly_st1[1][0][16]": 2565, "Add16~65": 2566, "i_array_out[0][2]~feeder": 2567, "Add11~61": 2568, "twiddle_data[2][1][17]": 2569, "lpp_ram_data_out~12": 2570, "butterfly_st1[3][0][6]": 2571, "lpp_ram_data_out[0][15]": 2572, "out_cnt[0]~6": 2573, "lpp_ram_data_out~2": 2574, "result_i_tmp[29]": 2575, "add_in_r_d[2]~feeder": 2576, "data_int[6]~feeder": 2577, "at_source_data[27]~feeder": 2578, "dffe_af~0": 2579, "ram_data_out2~30": 2580, "Mux20~0": 2581, "ram_in_reg[0][6]~feeder": 2582, "out_cnt[0]": 2583, "Mux40~0": 2584, "add_in_i_d[4]": 2585, "data_in_r[2]": 2586, "Add2~57": 2587, "offset_counter[5]": 2588, "b_ram_data_in_bus[99]~feeder": 2589, "Add7~73": 2590, "a_ram_data_in_bus[46]~feeder": 2591, "Add10~17": 2592, "a_ram_data_in_bus[43]": 2593, "swd_tdl[14][0]": 2594, "data_int[5]": 2595, "b_ram_data_in_bus[82]": 2596, "core_imag_in[11]~feeder": 2597, "tdl_arr[11]": 2598, "sdetd.SLBI~0": 2599, "twiddle_data~11": 2600, "b_ram_data_in_bus[13]": 2601, "at_sink_data_int[22]": 2602, "add_in_i_c[15]~feeder": 2603, "add_in_r_d[9]~feeder": 2604, "r_array_out[1][2]": 2605, "wren_a~2": 2606, "sink_imag[10]~input": 2607, "Mux132~2": 2608, "swd_tdl[0][0]": 2609, "gain_lut_8pts~9": 2610, "wr_address_i_int[0]~feeder": 2611, "swa_tdl[8][0]~feeder": 2612, "data_real_o[1]": 2613, "a_ram_data_in_bus[12]": 2614, "ram_in_reg[1][8]~feeder": 2615, "Mux90~1": 2616, "add_in_r_b[1]": 2617, "Add14~9": 2618, "Add10~57": 2619, "a_ram_data_in_bus[71]~feeder": 2620, "data_real_o[8]": 2621, "Mux13~2": 2622, "Add2~69": 2623, "data_count_int[3]": 2624, "sink_imag[7]~input": 2625, "add_in_r_a[3]": 2626, "fft_dirn_held_o2": 2627, "ram_data_out1~35": 2628, "at_sink_data_int[14]": 2629, "core_imag_in[8]": 2630, "Add4~17": 2631, "b_ram_data_in_bus[73]~feeder": 2632, "ram_in_reg[1][3]~feeder": 2633, "lpp_ram_data_out~98": 2634, "data_in_i[14]": 2635, "r_array_out[1][4]": 2636, "i_array_out[3][3]~feeder": 2637, "wren[1]": 2638, "wr_addr[0]~feeder": 2639, "a_ram_data_in_bus[84]~feeder": 2640, "offset_counter[1]": 2641, "butterfly_st1[1][0][2]": 2642, "twiddle_data[0][0][15]": 2643, "ram_data_out0~6": 2644, "b_ram_data_in_bus[82]~feeder": 2645, "data_imag_o[6]": 2646, "b_ram_data_in_bus[48]~feeder": 2647, "sw_0_arr[15][3]~feeder": 2648, "source_state.end1": 2649, "butterfly_st2[3][0][14]": 2650, "lpp_ram_data_out~103": 2651, "reg_no_twiddle[4][0][17]": 2652, "swd_tdl[15][0]": 2653, "ram_in_reg[4][4]": 2654, "a_ram_data_in_bus[131]": 2655, "result_i_tmp[14]": 2656, "data_real_in_reg[10]~feeder": 2657, "lpp_ram_data_out[2][26]": 2658, "Add7~69": 2659, "reg_no_twiddle[0][1][7]": 2660, "rdaddress_b_bus[9]": 2661, "data_in_r[12]~feeder": 2662, "add_in_i_a[15]": 2663, "add_in_i_d[3]": 2664, "add_in_i_c[16]~feeder": 2665, "twiddle_data[1][1][10]": 2666, "b_ram_data_in_bus[3]~feeder": 2667, "Mux45~1": 2668, "Add5~73": 2669, "butterfly_st2[0][0][14]": 2670, "p_tdl[7][1]": 2671, "wraddress_a_bus[5]": 2672, "add_in_i_a[16]": 2673, "tdl_arr[1][7]": 2674, "twad_tdl[5][3]": 2675, "low_addressa[0]": 2676, "add_in_i_d[17]~feeder": 2677, "b_ram_data_in_bus[0]~feeder": 2678, "a_ram_data_in_bus[138]": 2679, "sink_imag[16]~input": 2680, "Mux49~3": 2681, "Mux37~2": 2682, "reg_no_twiddle[5][0][13]": 2683, "result_i_tmp[21]": 2684, "b_ram_data_in_bus[42]~feeder": 2685, "b_ram_data_in_bus[105]": 2686, "reg_no_twiddle[1][0][4]~feeder": 2687, "Add7~45": 2688, "wraddress_b_bus[13]": 2689, "reg_no_twiddle[6][0][6]~feeder": 2690, "r_array_out[1][3]": 2691, "ram_data_out0~31": 2692, "result_ia[13]": 2693, "Add1~37": 2694, "twiddle_data[0][1][3]": 2695, "butterfly_st2[0][1][6]": 2696, "Add1~4": 2697, "Mux138~2": 2698, "Add7~49": 2699, "del_npi_cnt[1]": 2700, "first_data": 2701, "Mux72~5": 2702, "data_int[20]~feeder": 2703, "ram_data_out0~26": 2704, "reg_no_twiddle[1][1][9]": 2705, "b_ram_data_in_bus[113]": 2706, "result_ia[10]": 2707, "reg_no_twiddle[6][1][17]": 2708, "butterfly_st2[3][0][5]": 2709, "Add9~69": 2710, "reg_no_twiddle[2][1][16]": 2711, "Add15~17": 2712, "slb_i[1]": 2713, "Add4~21": 2714, "swa_tdl[13][1]~feeder": 2715, "count[1]": 2716, "Mux15~1": 2717, "data_imag_o[4]": 2718, "reg_no_twiddle[1][0][15]~feeder": 2719, "ram_data_out1[0]": 2720, "sink_ready~output": 2721, "at_source_data[14]": 2722, "Add10~53": 2723, "ram_data_out2~21": 2724, "reg_no_twiddle[4][1][3]": 2725, "swd_tdl[2][1]~feeder": 2726, "butterfly_st1[3][1][13]": 2727, "core_imag_in[4]~feeder": 2728, "add_in_r_b[17]": 2729, "i_array_out[2][16]": 2730, "twiddle_data[0][1][13]": 2731, "a_ram_data_in_bus[58]~feeder": 2732, "data_int[32]~feeder": 2733, "b_ram_data_in_bus[56]~feeder": 2734, "a_ram_data_in_bus[11]~feeder": 2735, "slb_last[2]~1": 2736, "at_source_data[1]~feeder": 2737, "butterfly_st2[0][1][13]": 2738, "Mux36~0": 2739, "b_ram_data_in_bus[135]": 2740, "a_ram_data_in_bus[118]~feeder": 2741, "ram_data_out1[26]": 2742, "r_array_out[2][11]": 2743, "rdaddress_b_bus[5]": 2744, "b_ram_data_in_bus[55]": 2745, "source_real[5]~output": 2746, "sink_stall_s": 2747, "tdl_arr[1][12]": 2748, "lpp_ram_data_out~129": 2749, "i_array_out[0][13]": 2750, "result_i_tmp[7]": 2751, "twiddle_data[2][0][2]": 2752, "Mux78~2": 2753, "packet_error_s[0]": 2754, "twiddle_data~23": 2755, "Mux12~3": 2756, "result_i_tmp[32]~feeder": 2757, "ram_data_out2[31]": 2758, "ram_in_reg[2][0]~feeder": 2759, "fft_imag_out[12]~feeder": 2760, "reg_no_twiddle[5][1][12]": 2761, "reg_no_twiddle[6][0][16]": 2762, "lpp_ram_data_out~60": 2763, "b_ram_data_in_bus[66]": 2764, "Add8~41": 2765, "swd_tdl[6][0]": 2766, "wraddress_a_bus[11]~feeder": 2767, "butterfly_st1[3][0][3]": 2768, "lpp_ram_data_out~68": 2769, "sw_0_arr[4][1]": 2770, "ram_data_out0[12]": 2771, "reg_no_twiddle[3][1][11]~feeder": 2772, "sw_1_arr[1][1]~feeder": 2773, "_~3": 2774, "data_real_o[15]": 2775, "ram_in_reg[7][12]": 2776, "result_ra[15]": 2777, "sw_0_arr[15][0]": 2778, "Add11~41": 2779, "b_ram_data_in_bus[94]~feeder": 2780, "~GND": 2781, "sink_out_state.empty_and_ready": 2782, "a_ram_data_in_bus[94]": 2783, "b_ram_data_in_bus[12]": 2784, "lut_out_tmp[2]~1": 2785, "k~3": 2786, "Selector4~2": 2787, "source_error[1]~output": 2788, "at_sink_data_int[9]": 2789, "a_ram_data_in_bus[134]~feeder": 2790, "wd_vec[2]": 2791, "a_ram_data_in_bus[136]~feeder": 2792, "sw_2_arr[3][1]": 2793, "Add12~9": 2794, "ram_data_out3[21]": 2795, "reg_no_twiddle[1][1][5]~feeder": 2796, "add_in_r_c[0]": 2797, "Mux13~1": 2798, "ram_data_out0~11": 2799, "ram_in_reg[5][17]~feeder": 2800, "at_source_data[19]~feeder": 2801, "sw_0_arr[4][3]": 2802, "butterfly_st2[1][1][2]": 2803, "b_ram_data_in_bus[56]": 2804, "add_in_r_c[1]~feeder": 2805, "fft_imag_out[2]~feeder": 2806, "sw_1_arr[7][1]": 2807, "sw_0_arr[5][2]": 2808, "Add5~45": 2809, "butterfly_st2[3][0][7]": 2810, "Mux10~0": 2811, "ram_data_out3[31]": 2812, "result_i_tmp[19]~feeder": 2813, "twiddle_data[1][0][5]": 2814, "ram_data_out1~23": 2815, "reg_no_twiddle[1][1][17]": 2816, "Mux69~0": 2817, "sw_0_arr[12][2]~feeder": 2818, "result_ra[1]": 2819, "lpp_ram_data_out~94": 2820, "lpp_ram_data_out[2][6]": 2821, "sink_real[1]~input": 2822, "twad_tdl[6][1]": 2823, "a_ram_data_in_bus[57]": 2824, "b_ram_data_in_bus[76]~feeder": 2825, "butterfly_st2[1][1][10]": 2826, "add_in_r_b[5]": 2827, "count[5]": 2828, "data_count_sig[1]~5": 2829, "ram_in_reg[7][2]": 2830, "Mux36~4": 2831, "b_ram_data_in_bus[43]~feeder": 2832, "a_ram_data_in_bus[63]": 2833, "rdaddress_c_bus[11]": 2834, "reg_no_twiddle[3][0][6]": 2835, "fft_imag_out[6]": 2836, "swa[1]": 2837, "k[0]~1": 2838, "data_int[37]": 2839, "ram_in_reg[7][15]~feeder": 2840, "twiddle_data[2][1][14]~feeder": 2841, "b_ram_data_in_bus[85]": 2842, "Add8~57": 2843, "twiddle_data[1][1][17]~feeder": 2844, "lpp_ram_data_out~24": 2845, "swa[0]": 2846, "result_rb[12]": 2847, "tdl_arr[0][3]~feeder": 2848, "result_rb[13]": 2849, "sw_2_arr[6][1]~feeder": 2850, "r_array_out[0][2]": 2851, "reg_no_twiddle[4][0][0]": 2852, "Add6~33": 2853, "add_in_i_d[11]": 2854, "Add13~69": 2855, "r_array_out[2][1]~feeder": 2856, "Mux100~0": 2857, "rdaddress_c_bus[3]": 2858, "lpp_ram_data_out~31": 2859, "add_in_r_c[7]": 2860, "reg_no_twiddle[5][0][16]": 2861, "b_ram_data_in_bus[64]~feeder": 2862, "core_real_in[8]": 2863, "Mux53~1": 2864, "Add15~49": 2865, "valid_ctrl_inter~1": 2866, "ram_in_reg[2][7]": 2867, "core_real_in[11]": 2868, "b_ram_data_in_bus[52]~feeder": 2869, "Mux4~2": 2870, "lpp_ram_data_out~124": 2871, "reg_no_twiddle[4][0][15]~feeder": 2872, "a_ram_data_in_bus[120]": 2873, "result_i_tmp[8]": 2874, "reg_no_twiddle[5][0][10]": 2875, "k~0": 2876, "exponent_out~4": 2877, "data_imag_o[9]~9": 2878, "ram_in_reg[4][8]": 2879, "r_array_out[3][2]": 2880, "Add17~9": 2881, "twad_tdl[2][2]": 2882, "b_ram_data_in_bus[121]~feeder": 2883, "offset_counter[2]": 2884, "butterfly_st1[1][1][16]": 2885, "add_in_r_c[3]": 2886, "Add12~17": 2887, "Add14~53": 2888, "Mux72~1": 2889, "a_ram_data_in_bus[65]": 2890, "reg_no_twiddle[4][1][3]~feeder": 2891, "sw_0_arr[6][2]": 2892, "data_real_o[2]": 2893, "butterfly_st1[3][0][14]": 2894, "reg_no_twiddle[6][0][8]": 2895, "ram_data_out2[6]": 2896, "sw_3_arr[2][1]~feeder": 2897, "data_imag_o[2]": 2898, "sw_0_arr[11][1]~feeder": 2899, "twiddle_data[2][0][14]": 2900, "twiddle_data[2][0][16]": 2901, "swd_tdl[14][1]~feeder": 2902, "butterfly_st1[0][1][8]": 2903, "Add2~45": 2904, "ram_in_reg[6][12]": 2905, "b_ram_data_in_bus[12]~feeder": 2906, "add_in_i_c[17]~feeder": 2907, "ram_in_reg[6][17]~feeder": 2908, "p_tdl[6][1]": 2909, "Mux18~2": 2910, "sink_start~0": 2911, "Add8~37": 2912, "butterfly_st2[1][0][18]": 2913, "data_real_o[10]~feeder": 2914, "lpp_ram_data_out[0][29]": 2915, "ram_data_out0[28]": 2916, "source_imag[7]~output": 2917, "b_ram_data_in_bus[25]": 2918, "i_array_out[3][3]": 2919, "b_ram_data_in_bus[10]": 2920, "lpp_ram_data_out~134": 2921, "Add5~53": 2922, "twiddle_data[1][1][7]": 2923, "Add11~25": 2924, "butterfly_st1[2][1][8]": 2925, "Add11~57": 2926, "result_i_tmp[28]": 2927, "data_in_i[11]": 2928, "data_int[17]": 2929, "Mux136~3": 2930, "ram_a_not_b_vec~18": 2931, "Add6~29": 2932, "Mux46~0": 2933, "sign_vec[3]": 2934, "lpp_ram_data_out[0][26]": 2935, "ram_in_reg[5][3]": 2936, "b_ram_data_in_bus[112]": 2937, "gain_lut_8pts~11": 2938, "butterfly_st2[1][0][11]": 2939, "sop~0": 2940, "Add12~57": 2941, "Mux62~2": 2942, "core_imag_in[16]": 2943, "lpp_ram_data_out[2][30]": 2944, "ram_data_out2~12": 2945, "ram_data_out3~33": 2946, "ram_data_out1[23]": 2947, "pipeline_dffe[29]": 2948, "ram_data_out2~22": 2949, "butterfly_st1[3][0][15]": 2950, "Mux70~3": 2951, "ram_in_reg[5][3]~feeder": 2952, "Mux66~3": 2953, "ram_in_reg[5][15]~feeder": 2954, "r_array_out[0][1]": 2955, "ram_data_out0~2": 2956, "ram_data_out2~24": 2957, "source_imag[17]~output": 2958, "sink_real[17]~input": 2959, "i_array_out[3][11]": 2960, "result_ia[0]": 2961, "r_array_out[1][0]~feeder": 2962, "data_real_in_reg[6]": 2963, "reg_no_twiddle[1][1][12]": 2964, "blk_exp~0": 2965, "Add14~49": 2966, "Mux61~0": 2967, "tdl_arr[1][5]~feeder": 2968, "reg_no_twiddle[3][0][13]": 2969, "Mux116~0": 2970, "Add7~65": 2971, "reg_no_twiddle[0][0][7]": 2972, "Add6~1": 2973, "Mux55~1": 2974, "Mux108~1": 2975, "add_in_r_d[10]": 2976, "Add8~5": 2977, "reg_no_twiddle[5][0][8]": 2978, "source_exp[5]~output": 2979, "data_rdy_vec[2]": 2980, "a_ram_data_in_bus[107]~feeder": 2981, "reg_no_twiddle[3][0][2]": 2982, "reg_no_twiddle[2][1][1]~feeder": 2983, "Add7~25": 2984, "ram_data_out0[11]": 2985, "reg_no_twiddle[1][1][1]~feeder": 2986, "reg_no_twiddle[5][1][16]~feeder": 2987, "stall_int": 2988, "Add4~1": 2989, "reg_no_twiddle[6][0][0]": 2990, "data_int[9]": 2991, "add_in_r_d[2]": 2992, "packet_error_s[1]": 2993, "twiddle_data[0][0][13]": 2994, "add_in_r_b[9]": 2995, "b_ram_data_in_bus[96]~feeder": 2996, "wraddress_a_bus[10]~feeder": 2997, "a_ram_data_in_bus[36]": 2998, "sw_r_tdl[3][0]": 2999, "b_ram_data_in_bus[108]": 3000, "i_array_out[3][9]": 3001, "data_int[11]": 3002, "k_count[1]~feeder": 3003, "at_source_data[6]~feeder": 3004, "Mux76~0": 3005, "ram_in_reg[3][3]~2": 3006, "b_ram_data_in_bus[37]~feeder": 3007, "sw_0_arr[7][3]": 3008, "rdaddress_a_bus[9]~feeder": 3009, "Add2~1": 3010, "Add0~65": 3011, "add_in_r_c[17]~feeder": 3012, "a_ram_data_in_bus[9]": 3013, "gain_lut_blk[1]": 3014, "Add2~49": 3015, "Mux101~0": 3016, "tdl_arr[12]~feeder": 3017, "Add3~73": 3018, "lpp_count[2]": 3019, "a_ram_data_in_bus[139]": 3020, "butterfly_st1[0][1][15]": 3021, "reg_no_twiddle[3][1][2]": 3022, "add_in_r_c[8]": 3023, "result_r_tmp[13]": 3024, "b_ram_data_in_bus[45]": 3025, "ram_data_out3[35]": 3026, "at_source_data[9]": 3027, "butterfly_st1[3][1][14]": 3028, "a_ram_data_in_bus[105]~feeder": 3029, "result_i_tmp[30]~feeder": 3030, "Mux39~1": 3031, "lpp_ram_data_out[3][23]": 3032, "butterfly_st2[3][1][18]": 3033, "Mux142~0": 3034, "fft_real_out[0]~feeder": 3035, "lpp_ram_data_out~41": 3036, "b_ram_data_in_bus[41]": 3037, "i_array_out[1][13]": 3038, "sw_0_arr[9][1]": 3039, "Mux54~0": 3040, "add_in_r_c[16]": 3041, "Add15~45": 3042, "ram_in_reg[2][11]~feeder": 3043, "Add3~65": 3044, "ram_data_out1[31]": 3045, "reg_no_twiddle[6][0][1]": 3046, "r_array_out[1][12]": 3047, "Mux132~1": 3048, "Add0~9": 3049, "add_in_i_d[1]": 3050, "a_ram_data_in_bus[140]~feeder": 3051, "reg_no_twiddle[1][0][13]~feeder": 3052, "b_ram_data_in_bus[89]": 3053, "i_array_out[0][2]": 3054, "sink_imag[13]~input": 3055, "a_ram_data_in_bus[117]~feeder": 3056, "Mux83~3": 3057, "reg_no_twiddle[5][1][16]": 3058, "reg_no_twiddle[3][0][16]": 3059, "sign_sel[1]": 3060, "Add0~17": 3061, "swa_tdl[3][1]": 3062, "output_i[9]": 3063, "data_rdy_vec[5]": 3064, "fft_imag_out[13]~feeder": 3065, "add_in_i_c[10]": 3066, "r_array_out[1][17]": 3067, "butterfly_st2[0][1][11]": 3068, "butterfly_st2[3][1][4]": 3069, "data_imag_o[16]": 3070, "sdetd.SLBI": 3071, "wr_address_i_int[2]": 3072, "data_rdy_vec[2]~feeder": 3073, "twiddle_data[2][1][6]~feeder": 3074, "p_tdl[6][1]~feeder": 3075, "twiddle_data[0][1][16]~feeder": 3076, "wr_addr[0]": 3077, "output_i[17]": 3078, "b_ram_data_in_bus[86]~feeder": 3079, "a_ram_data_in_bus[35]~feeder": 3080, "data_count_int[4]": 3081, "tdl_arr[0][6]~feeder": 3082, "ram_data_out1[29]": 3083, "b_ram_data_in_bus[85]~feeder": 3084, "swa_tdl[4][0]~feeder": 3085, "data_real_o[16]": 3086, "ram_data_out2[3]": 3087, "result_ia[17]": 3088, "gain_lut_8pts[1]": 3089, "ram_in_reg[4][17]": 3090, "data_real_in_reg[2]": 3091, "Add3~37": 3092, "lpp_ram_data_out[1][16]": 3093, "gen_M4K:cos_3n": 3094, "a_ram_data_in_bus[90]~feeder": 3095, "add_in_r_b[6]": 3096, "blk_exp_acc[1]": 3097, "butterfly_st2[0][1][5]": 3098, "a_ram_data_in_bus[99]~feeder": 3099, "a_ram_data_in_bus[116]": 3100, "data_imag_in_reg[10]": 3101, "reg_no_twiddle[3][1][5]": 3102, "Mux70~2": 3103, "Selector2~2": 3104, "ram_data_out2~26": 3105, "ram_data_out0~4": 3106, "at_sink_data_int[17]~feeder": 3107, "fft_imag_out[2]": 3108, "sw_3_arr[7][1]~feeder": 3109, "data_int1[36]~feeder": 3110, "ram_data_out2[11]": 3111, "reg_no_twiddle[5][0][1]": 3112, "sw_1_arr[10][0]~feeder": 3113, "a_ram_data_in_bus[20]~feeder": 3114, "reg_no_twiddle[1][0][17]~feeder": 3115, "sw_r_tdl[1][0]": 3116, "Add5~69": 3117, "add_in_i_b[8]": 3118, "wraddress_b_bus[1]~feeder": 3119, "Mux126~0": 3120, "reg_no_twiddle[2][0][1]": 3121, "source_exp[2]~output": 3122, "data_int1[37]": 3123, "ram_in_reg[4][2]~feeder": 3124, "reg_no_twiddle[1][1][5]": 3125, "source_real[6]~output": 3126, "butterfly_st1[1][1][0]": 3127, "reg_no_twiddle[1][1][14]~feeder": 3128, "data_real_o[14]": 3129, "ram_data_out1~6": 3130, "a_ram_data_in_bus[102]~feeder": 3131, "Mux73~0": 3132, "ram_a_not_b_vec[22]": 3133, "add_in_r_d[12]": 3134, "b_ram_data_in_bus[63]": 3135, "data_int1[19]": 3136, "twiddle_data[0][0][6]": 3137, "b_ram_data_in_bus[48]": 3138, "result_r_tmp[32]~feeder": 3139, "rdaddress_c_bus[13]": 3140, "butterfly_st2[1][1][16]": 3141, "butterfly_st2[3][0][8]": 3142, "add_in_i_d[5]~feeder": 3143, "Add3~13": 3144, "ram_a_not_b_vec~0": 3145, "b_ram_data_in_bus[8]": 3146, "ram_in_reg[3][3]~feeder": 3147, "at_source_data[3]~feeder": 3148, "b_ram_data_in_bus[25]~feeder": 3149, "ram_data_out0[15]": 3150, "b_ram_data_in_bus[98]": 3151, "sw_2_arr[9][1]~feeder": 3152, "ram_data_out2~33": 3153, "tdl_arr[0][13]~feeder": 3154, "add_in_r_b[8]": 3155, "Mux59~1": 3156, "lpp_ram_data_out~70": 3157, "b_ram_data_in_bus[57]~feeder": 3158, "Mux2~1": 3159, "butterfly_st2[0][1][3]": 3160, "rdaddress_a_bus[12]~feeder": 3161, "Mux43~3": 3162, "Mux3~1": 3163, "b_ram_data_in_bus[124]~feeder": 3164, "ram_in_reg[3][13]~feeder": 3165, "Mux0~4": 3166, "p_tdl[12][1]": 3167, "ram_data_out3[7]": 3168, "Mux6~1": 3169, "i_array_out[1][3]~feeder": 3170, "Mux38~0": 3171, "lpp_ram_data_out[0][5]": 3172, "sink_imag[4]~input": 3173, "add_in_r_a[8]": 3174, "sw_0_arr[13][3]": 3175, "lpp_ram_data_out[1][24]": 3176, "ram_data_out0~24": 3177, "Add10~69": 3178, "data_int[38]~feeder": 3179, "sw_1_arr[9][0]": 3180, "Add6~65": 3181, "Mux15~2": 3182, "reg_no_twiddle[5][0][0]": 3183, "core_imag_in[10]~feeder": 3184, "ram_data_out0[7]": 3185, "Mux54~6": 3186, "swa_tdl[15][0]": 3187, "lpp_ram_data_out[0][13]": 3188, "reg_no_twiddle[4][0][15]": 3189, "p_tdl[3][1]~feeder": 3190, "Add8~49": 3191, "a_ram_data_in_bus[70]": 3192, "reg_no_twiddle[0][1][9]": 3193, "source_valid~output": 3194, "a_ram_data_in_bus[36]~feeder": 3195, "Mux9~3": 3196, "a_ram_data_in_bus[15]~feeder": 3197, "ram_data_out3[29]": 3198, "b_ram_data_in_bus[107]": 3199, "at_source_data[39]": 3200, "ram_data_out0~17": 3201, "en_slb": 3202, "lpp_ram_data_out~20": 3203, "Selector3~2": 3204, "butterfly_st1[2][1][1]": 3205, "sop_out": 3206, "lpp_ram_data_out[2][12]": 3207, "Add5~61": 3208, "Mux43~2": 3209, "b_ram_data_in_bus[134]": 3210, "twiddle_data[1][1][3]~feeder": 3211, "sink_imag[15]~input": 3212, "Add5~5": 3213, "p_tdl[8][1]~feeder": 3214, "lpp_ram_data_out[3][15]": 3215, "sw_1_arr[10][1]": 3216, "source_state.sop": 3217, "r_array_out[3][7]": 3218, "b_ram_data_in_bus[46]~feeder": 3219, "reg_no_twiddle[6][0][10]": 3220, "data_in_r[15]~feeder": 3221, "ram_in_reg[1][6]~feeder": 3222, "twiddle_data~22": 3223, "out_cnt~2": 3224, "sw_2_arr[7][1]": 3225, "del_np_cnt~1": 3226, "twiddle_data[1][1][15]": 3227, "sw_r_tdl[3][1]": 3228, "lpp_ram_data_out[1][30]": 3229, "ram_in_reg[7][13]~feeder": 3230, "delay_en": 3231, "ram_data_out3~7": 3232, "sink_real[0]~input": 3233, "i_array_out[0][6]": 3234, "add_in_i_c[17]": 3235, "result_r_tmp[15]": 3236, "lpp_ram_data_out[3][35]": 3237, "data_in_i[8]": 3238, "butterfly_st1[3][1][0]": 3239, "sw_0_arr[12][2]": 3240, "reg_no_twiddle[4][1][2]~feeder": 3241, "a_ram_data_in_bus[29]": 3242, "Mux142~3": 3243, "lpp_ram_data_out~130": 3244, "at_sink_data_int[17]": 3245, "a_ram_data_in_bus[107]": 3246, "ram_in_reg[7][8]~feeder": 3247, "Mux37~0": 3248, "rd_addr_d[0]": 3249, "swa_tdl[1][1]~feeder": 3250, "sw_0_arr[11][2]": 3251, "output_i[18]": 3252, "add_in_r_a[13]~feeder": 3253, "r_array_out[3][8]": 3254, "data_in_r[12]": 3255, "result_r_tmp[19]": 3256, "sw_2_arr[1][1]": 3257, "add_in_i_c[16]": 3258, "add_in_i_c[1]": 3259, "sw_0_arr[3][0]": 3260, "butterfly_st2[2][0][17]": 3261, "butterfly_st1[2][1][9]": 3262, "at_sink_data_int[1]": 3263, "ram_in_reg[3][9]": 3264, "a_ram_data_in_bus[141]~feeder": 3265, "lpp_ram_data_out~63": 3266, "tdl_arr[2][0]": 3267, "Add3~61": 3268, "add_in_r_c[10]": 3269, "at_source_data[20]": 3270, "sink_real[3]~input": 3271, "ram_data_out3~0": 3272, "b_ram_data_in_bus[102]~feeder": 3273, "ram_data_out3[22]": 3274, "swd_tdl[15][1]": 3275, "add_in_i_a[15]~feeder": 3276, "wraddress_a_bus[12]~feeder": 3277, "lpp_ram_data_out[2][34]": 3278, "b_ram_data_in_bus[129]~feeder": 3279, "sw_0_arr[7][0]": 3280, "Mux19~0": 3281, "p_tdl[8][0]~feeder": 3282, "lpp_ram_data_out[1][28]": 3283, "a_ram_data_in_bus[73]": 3284, "data_imag_o[8]": 3285, "a_ram_data_in_bus[82]~feeder": 3286, "ram_data_out0~33": 3287, "a_ram_data_in_bus[105]": 3288, "butterfly_st2[3][0][15]": 3289, "data_imag_in_reg[17]": 3290, "data_int[19]": 3291, "ram_in_reg[6][8]": 3292, "b_ram_data_in_bus[62]": 3293, "ram_data_out0[33]": 3294, "reg_no_twiddle[3][1][12]~feeder": 3295, "gain_lut_8pts~4": 3296, "Mux98~0": 3297, "b_ram_data_in_bus[36]": 3298, "data_imag_in_reg[0]": 3299, "wren_a[3]": 3300, "twad_tdl[0][1]~feeder": 3301, "a_ram_data_in_bus[118]": 3302, "at_sink_data_int[23]": 3303, "Mux127~1": 3304, "ram_in_reg[1][2]~feeder": 3305, "blk_exp_acc[4]": 3306, "Add8~69": 3307, "Mux88~1": 3308, "a_ram_data_in_bus[78]": 3309, "ram_a_not_b_vec[5]": 3310, "ram_in_reg[2][1]~feeder": 3311, "fft_s2_cur.IDLE": 3312, "master_source_sop": 3313, "lpp_ram_data_out~28": 3314, "blk_exp_acc[0]": 3315, "swa_tdl[13][1]": 3316, "a_ram_data_in_bus[35]": 3317, "swd_tdl[5][0]": 3318, "result_ia[9]": 3319, "b_ram_data_in_bus[76]": 3320, "ram_a_not_b_vec~13": 3321, "sink_state.end1": 3322, "clk~input": 3323, "reg_no_twiddle[4][0][7]": 3324, "Mux95~0": 3325, "add_in_i_c[8]": 3326, "reg_no_twiddle[4][1][7]": 3327, "lpp_ram_data_out~92": 3328, "ram_in_reg[1][4]~feeder": 3329, "data_int[1]": 3330, "Add3~53": 3331, "at_sink_data_int[33]": 3332, "add_in_i_d[14]": 3333, "a_ram_data_in_bus[100]~feeder": 3334, "i_array_out[1][17]": 3335, "sink_real[6]~input": 3336, "at_source_data[15]~feeder": 3337, "butterfly_st1[1][1][8]": 3338, "butterfly_st2[1][0][12]": 3339, "butterfly_st1[1][1][15]": 3340, "b_ram_data_in_bus[125]~feeder": 3341, "a_ram_data_in_bus[0]": 3342, "butterfly_st1[3][1][11]": 3343, "add_in_r_d[11]~feeder": 3344, "swd_tdl[11][1]": 3345, "source_real[8]~output": 3346, "sw_0_arr[6][0]~feeder": 3347, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 3348, "ram_in_reg[2][13]~feeder": 3349, "wc_vec[1]": 3350, "a_ram_data_in_bus[22]~feeder": 3351, "source_real[0]~output": 3352, "p_tdl[4][0]": 3353, "lpp_ram_data_out[3][4]": 3354, "a_ram_data_in_bus[1]~feeder": 3355, "Mux5~1": 3356, "ram_in_reg[3][0]": 3357, "Add6~57": 3358, "ram_a_not_b_vec[19]": 3359, "source_imag[15]~output": 3360, "source_sop~output": 3361, "Mux41~0": 3362, "a_ram_data_in_bus[60]": 3363, "ram_in_reg[3][9]~feeder": 3364, "butterfly_st2[3][0][17]": 3365, "sw_0_arr[12][3]": 3366, "lpp_ram_data_out[2][28]": 3367, "Add6~41": 3368, "butterfly_st1[0][1][3]": 3369, "ram_data_out0[9]": 3370, "ram_in_reg[4][2]": 3371, "r_array_out[0][5]": 3372, "butterfly_st2[2][0][8]": 3373, "i_array_out[0][17]": 3374, "data_in_i[11]~feeder": 3375, "ram_data_out2~10": 3376, "b_ram_data_in_bus[116]": 3377, "source_real[16]~output": 3378, "ram_in_reg[0][14]": 3379, "at_source_data[28]": 3380, "source_comb_update_2~3": 3381, "Mux66~1": 3382, "ram_data_out3[19]": 3383, "Add16~17": 3384, "k[0]": 3385, "sw_0_arr[3][2]": 3386, "sink_real[10]~input": 3387, "Mux11~3": 3388, "i_array_out[1][1]": 3389, "twiddle_data[2][1][5]": 3390, "Add10~61": 3391, "Add9~45": 3392, "add_in_i_a[17]": 3393, "butterfly_st2[0][0][17]": 3394, "reg_no_twiddle[4][1][4]": 3395, "ram_data_out0~3": 3396, "reg_no_twiddle[2][0][5]~feeder": 3397, "b_ram_data_in_bus[71]~feeder": 3398, "sw_1_arr[6][0]": 3399, "twiddle_data[1][0][9]": 3400, "max_reached~0": 3401, "a_ram_data_in_bus[46]": 3402, "lpp_ram_data_out[0][31]": 3403, "source_packet_error[1]": 3404, "a_ram_data_in_bus[106]": 3405, "ram_data_out2[16]": 3406, "data_imag_o[12]": 3407, "Mux13~3": 3408, "ram_data_out1~15": 3409, "lpp_ram_data_out[1][26]": 3410, "tdl_arr[1][2]": 3411, "butterfly_st2[2][0][10]": 3412, "data_imag_o[5]": 3413, "Mux45~3": 3414, "Selector5~1": 3415, "a_ram_data_in_bus[95]~feeder": 3416, "data_in_r[0]": 3417, "a_ram_data_in_bus[81]": 3418, "wren[0]": 3419, "sw_0_arr[5][2]~feeder": 3420, "data_imag_o[3]": 3421, "core_real_in[15]~feeder": 3422, "Add7~61": 3423, "data_imag_in_reg[9]": 3424, "core_imag_in[12]": 3425, "at_source_data[8]~feeder": 3426, "swd_tdl[2][0]": 3427, "b_ram_data_in_bus[14]": 3428, "tdl_arr[1][0]~feeder": 3429, "a_ram_data_in_bus[73]~feeder": 3430, "result_r_tmp[35]": 3431, "reg_no_twiddle[4][1][9]": 3432, "source_real[1]~output": 3433, "Add15~33": 3434, "lpp_ram_data_out~46": 3435, "lpp_ram_data_out~118": 3436, "p_tdl[0][0]": 3437, "data_int1[30]~feeder": 3438, "i_array_out[1][10]": 3439, "source_imag[11]~output": 3440, "lpp_ram_data_out[0][11]": 3441, "ram_data_out2[35]": 3442, "b_ram_data_in_bus[20]~feeder": 3443, "Mux12~1": 3444, "b_ram_data_in_bus[111]": 3445, "b_ram_data_in_bus[16]": 3446, "counter_reg_bit[2]": 3447, "result_i_tmp[24]~feeder": 3448, "butterfly_st1[3][1][10]": 3449, "Add6~21": 3450, "ram_a_not_b_vec[4]": 3451, "p_tdl[10][0]": 3452, "Mux85~1": 3453, "a_ram_data_in_bus[131]~feeder": 3454, "swa_tdl[12][0]": 3455, "sink_imag[0]~input": 3456, "Mux130~1": 3457, "a_ram_data_in_bus[91]": 3458, "Add1~41": 3459, "Mux52~0": 3460, "r_array_out[0][7]": 3461, "reg_no_twiddle[0][1][12]": 3462, "core_imag_in[2]": 3463, "Add9~5": 3464, "ram_in_reg[7][16]": 3465, "ram_data_out0[16]": 3466, "b_ram_data_in_bus[34]~feeder": 3467, "ram_data_out1[19]": 3468, "source_imag[5]~output": 3469, "data_imag_o[7]": 3470, "p_tdl[12][1]~feeder": 3471, "Mux3~3": 3472, "Add13~33": 3473, "tdl_arr[16]": 3474, "del_npi_cnt[3]": 3475, "source_real[14]~output": 3476, "Add5~17": 3477, "lpp_ram_data_out~49": 3478, "lpp_ram_data_out~72": 3479, "data_int[30]": 3480, "a_ram_data_in_bus[8]~feeder": 3481, "add_in_i_a[0]": 3482, "tdl_arr[19]": 3483, "Add5~9": 3484, "ram_in_reg[1][17]": 3485, "output_r[6]": 3486, "Mux88~3": 3487, "core_imag_in[5]~feeder": 3488, "ram_in_reg[2][6]~feeder": 3489, "data_in_i[2]~feeder": 3490, "core_real_in[0]~feeder": 3491, "Mux40~1": 3492, "sw_2_arr[10][1]~feeder": 3493, "rdaddress_c_bus[7]~feeder": 3494, "twiddle_data[0][1][7]": 3495, "add_in_i_d[0]~feeder": 3496, "lpp_ram_data_out~120": 3497, "at_source_data[27]": 3498, "data_real_o[6]~feeder": 3499, "ram_in_reg[4][6]~feeder": 3500, "reg_no_twiddle[3][1][9]": 3501, "data_in_i[9]": 3502, "Add2~25": 3503, "lpp_ram_data_out[0][17]": 3504, "reg_no_twiddle[5][1][12]~feeder": 3505, "reg_no_twiddle[0][1][1]": 3506, "data_int[7]": 3507, "at_source_sop_s": 3508, "lpp_ram_data_out[3][0]": 3509, "ram_in_reg[6][15]~feeder": 3510, "Add4~77": 3511, "ram_in_reg[7][17]": 3512, "reg_no_twiddle[6][1][6]": 3513, "butterfly_st2[2][0][15]": 3514, "Add16~61": 3515, "ram_in_reg[3][3]~_wirecell": 3516, "a_ram_data_in_bus[31]~feeder": 3517, "a_ram_data_in_bus[112]~feeder": 3518, "reg_no_twiddle[1][1][10]~feeder": 3519, "ram_data_out1[28]": 3520, "en_i": 3521, "Add13~1": 3522, "b_ram_data_in_bus[33]~feeder": 3523, "reg_no_twiddle[3][0][9]~feeder": 3524, "k_count[1]": 3525, "sw_3_arr[1][1]": 3526, "data_in_i[4]": 3527, "add_in_r_d[17]": 3528, "exponent_out[3]": 3529, "lpp_ram_data_out[1][35]": 3530, "output_r[4]": 3531, "reg_no_twiddle[6][0][6]": 3532, "add_in_r_c[5]": 3533, "Mux0~5": 3534, "twiddle_data[2][1][12]": 3535, "butterfly_st1[1][1][7]": 3536, "wd_i~0": 3537, "reg_no_twiddle[6][1][14]": 3538, "source_state.st_err": 3539, "ram_data_out2[29]": 3540, "Selector11~0": 3541, "Add0~53": 3542, "Mux51~0": 3543, "data_count_sig[5]~0": 3544, "Mux67~3": 3545, "lpp_ram_data_out[2][27]": 3546, "Mux39~3": 3547, "butterfly_st2[0][0][6]": 3548, "output_i[4]": 3549, "data_real_in_reg[4]~feeder": 3550, "add_in_i_a[4]~feeder": 3551, "Mux61~3": 3552, "Mux18~3": 3553, "butterfly_st1[0][0][12]": 3554, "Add8~73": 3555, "reg_no_twiddle[3][1][9]~feeder": 3556, "sink_real[14]~input": 3557, "butterfly_st1[0][1][10]": 3558, "data_count_sig[3]": 3559, "Mux50~2": 3560, "Mux11~1": 3561, "ram_data_out3[16]": 3562, "butterfly_st1[0][1][18]": 3563, "b_ram_data_in_bus[108]~feeder": 3564, "ram_in_reg[0][4]~feeder": 3565, "a_ram_data_in_bus[28]": 3566, "Add4~2": 3567, "data_rdy_vec[8]": 3568, "Add10~33": 3569, "twad_temp[3]": 3570, "source_imag[6]~output": 3571, "Add1~29": 3572, "lpp_ram_data_out[2][24]": 3573, "ram_in_reg[7][8]": 3574, "reg_no_twiddle[1][0][12]": 3575, "reg_no_twiddle[4][0][5]~feeder": 3576, "data_in_r[14]": 3577, "add_in_r_c[2]": 3578, "sw_1_arr[5][0]": 3579, "result_r_tmp[30]~feeder": 3580, "result_r_tmp[2]": 3581, "a_ram_data_in_bus[69]": 3582, "i_array_out[3][14]": 3583, "Mux7~0": 3584, "add_in_i_c[0]": 3585, "data_real_in_reg[3]": 3586, "Selector7~0": 3587, "reg_no_twiddle[0][1][5]": 3588, "butterfly_st2[1][0][4]": 3589, "Add4~73": 3590, "butterfly_st1[1][1][18]": 3591, "result_ia[14]": 3592, "twad_tdl[2][3]": 3593, "at_source_data[32]": 3594, "reg_no_twiddle[1][0][10]": 3595, "reg_no_twiddle[6][0][3]": 3596, "result_i_tmp[26]~feeder": 3597, "ram_data_out3[18]": 3598, "sw_0_arr[10][0]": 3599, "butterfly_st1[1][0][5]": 3600, "data_imag_o[0]": 3601, "lpp_ram_data_out~113": 3602, "ram_in_reg[7][14]": 3603, "r_array_out[2][15]": 3604, "lpp_ram_data_out~58": 3605, "blk_done_int": 3606, "Add16~45": 3607, "ram_data_out3[13]~feeder": 3608, "fft_real_out[2]~feeder": 3609, "ram_data_out2[7]": 3610, "Mux15~0": 3611, "data_imag_o[4]~4": 3612, "butterfly_st1[2][0][8]": 3613, "butterfly_st2[0][1][15]": 3614, "sink_real[5]~input": 3615, "ram_data_out2[21]": 3616, "exponent_out[5]": 3617, "Add2~61": 3618, "sink_start": 3619, "twiddle_data[1][1][14]": 3620, "a_ram_data_in_bus[19]": 3621, "a_ram_data_in_bus[110]~feeder": 3622, "ram_data_out3[33]": 3623, "ram_data_out2[26]": 3624, "Mux17~1": 3625, "lpp_ram_data_out~141": 3626, "Mux66~2": 3627, "r_array_out[2][10]": 3628, "at_source_data[25]": 3629, "reg_no_twiddle[2][1][1]": 3630, "sw_1_arr[13][0]": 3631, "Mux135~2": 3632, "a_ram_data_in_bus[93]": 3633, "sink_stall": 3634, "b_ram_data_in_bus[41]~feeder": 3635, "ram_in_reg[4][11]~feeder": 3636, "Add10~41": 3637, "butterfly_st2[3][1][5]": 3638, "sw_1_arr[0][1]": 3639, "sink_imag[3]~input": 3640, "lpp_ram_data_out~95": 3641, "twad_tdl[5][0]~feeder": 3642, "ram_in_reg[1][2]~_wirecell": 3643, "Mux50~1": 3644, "butterfly_st1[0][0][0]": 3645, "lpp_ram_data_out~18": 3646, "reg_no_twiddle[4][1][1]": 3647, "data_count_int[5]": 3648, "ram_data_out0~20": 3649, "ram_data_out3[20]": 3650, "core_real_in[2]~feeder": 3651, "data_in_i[0]": 3652, "ram_data_out1~7": 3653, "Mux89~3": 3654, "twiddle_data[2][1][0]": 3655, "butterfly_st2[1][0][16]": 3656, "Add17~5": 3657, "twad_tdl[1][3]": 3658, "Add17~17": 3659, "sw_3_arr[6][1]": 3660, "Add10~25": 3661, "r_array_out[3][17]": 3662, "ram_data_out0~19": 3663, "b_ram_data_in_bus[58]~feeder": 3664, "swa_tdl[7][1]": 3665, "p_tdl[3][0]": 3666, "b_ram_data_in_bus[141]": 3667, "swa_tdl[9][0]": 3668, "add_in_i_a[8]": 3669, "lpp_ram_data_out~86": 3670, "add_in_r_b[7]": 3671, "lpp_ram_data_out~40": 3672, "wren_a~0": 3673, "data_int[35]": 3674, "b_ram_data_in_bus[91]~feeder": 3675, "butterfly_st2[3][1][17]": 3676, "b_ram_data_in_bus[77]": 3677, "r_array_out[3][5]": 3678, "add_in_i_c[4]~feeder": 3679, "b_ram_data_in_bus[94]": 3680, "b_ram_data_in_bus[44]": 3681, "lpp_ram_data_out[3][31]": 3682, "butterfly_st1[2][1][14]": 3683, "Add15~21": 3684, "b_ram_data_in_bus[138]": 3685, "b_ram_data_in_bus[28]~feeder": 3686, "sw_0_arr[1][1]": 3687, "p[1]": 3688, "a_ram_data_in_bus[45]~feeder": 3689, "Add16~57": 3690, "sw_1_arr[4][0]": 3691, "data_in_r[6]~feeder": 3692, "sw_1_arr[11][1]": 3693, "Mux74~3": 3694, "twad_tdl[3][0]": 3695, "i_array_out[1][4]": 3696, "sw_1_arr[0][0]": 3697, "add_in_i_a[2]": 3698, "ram_in_reg[1][8]": 3699, "result_ra[16]": 3700, "Mux45~2": 3701, "Add17~33": 3702, "butterfly_st1[2][0][1]": 3703, "Mux137~1": 3704, "at_source_data[30]": 3705, "ram_data_out1~32": 3706, "ram_data_out3[2]": 3707, "lpp_ram_data_out~73": 3708, "fft_s2_cur.LPP_C_OUTPUT~0": 3709, "butterfly_st1[1][0][4]": 3710, "ram_data_out0[23]": 3711, "butterfly_st1[0][0][16]": 3712, "butterfly_st2[3][1][15]": 3713, "max_reached~1": 3714, "butterfly_st2[3][0][0]": 3715, "ram_a_not_b_vec[14]": 3716, "tdl_arr[0][15]~feeder": 3717, "output_i[12]": 3718, "twad_tdl[5][2]": 3719, "Mux50~0": 3720, "Add11~37": 3721, "b_ram_data_in_bus[98]~feeder": 3722, "i_array_out[2][2]~feeder": 3723, "Add15~5": 3724, "reg_no_twiddle[0][0][5]": 3725, "Add16~25": 3726, "ram_in_reg[6][4]~feeder": 3727, "a_ram_data_in_bus[93]~feeder": 3728, "result_ra[17]": 3729, "butterfly_st1[3][1][4]": 3730, "Mux25~0": 3731, "lpp_ram_data_out[0][35]": 3732, "butterfly_st2[3][1][9]": 3733, "Add14~13": 3734, "add_in_i_a[3]": 3735, "add_in_i_c[3]~feeder": 3736, "sw_0_arr[14][3]~feeder": 3737, "Mux4~1": 3738, "lpp_ram_data_out~64": 3739, "Add3~77": 3740, "reg_no_twiddle[6][1][5]~feeder": 3741, "sw_r_tdl[4][0]~feeder": 3742, "Mux68~2": 3743, "Mux76~1": 3744, "twiddle_data~38": 3745, "fft_real_out[4]": 3746, "Add4~37": 3747, "a_ram_data_in_bus[88]~feeder": 3748, "count~4": 3749, "Mux143~0": 3750, "r_array_out[3][12]~feeder": 3751, "lpp_ram_data_out~30": 3752, "at_source_data[10]": 3753, "core_real_in[12]~feeder": 3754, "tdl_arr[17]": 3755, "fft_imag_out[7]~feeder": 3756, "data_in_r[8]": 3757, "k[2]": 3758, "lpp_ram_data_out~0": 3759, "core_imag_in[9]": 3760, "add_in_i_a[9]": 3761, "lpp_ram_data_out~135": 3762, "offset_counter[4]": 3763, "twiddle_data~3": 3764, "twiddle_data[0][0][0]": 3765, "b_ram_data_in_bus[73]": 3766, "sign_vec[1]": 3767, "data_imag_in_reg[1]~feeder": 3768, "result_r_tmp[21]": 3769, "ram_in_reg[0][7]~feeder": 3770, "butterfly_st1[1][0][6]": 3771, "Mux86~3": 3772, "reg_no_twiddle[4][0][14]": 3773, "lpp_count_offset[2]": 3774, "ram_a_not_b_vec~25": 3775, "at_source_data[22]": 3776, "data_real_o[7]": 3777, "fft_imag_out[12]": 3778, "output_r[3]": 3779, "lpp_ram_data_out~81": 3780, "fft_real_out[12]~feeder": 3781, "a_ram_data_in_bus[68]~feeder": 3782, "Mux42~3": 3783, "swa_tdl[5][0]": 3784, "lpp_ram_data_out[3][24]": 3785, "swd_tdl[11][0]~feeder": 3786, "b_ram_data_in_bus[54]~feeder": 3787, "data_int1[32]": 3788, "twiddle_data[1][1][8]": 3789, "data_imag_in_reg[13]~feeder": 3790, "Mux74~1": 3791, "data_real_in_reg[14]": 3792, "b_ram_data_in_bus[142]~feeder": 3793, "add_in_i_b[15]": 3794, "a_ram_data_in_bus[3]~feeder": 3795, "swa_tdl[1][0]": 3796, "ram_data_out3~35": 3797, "reg_no_twiddle[3][1][14]": 3798, "data_real_o[6]": 3799, "sw_2_arr[11][1]": 3800, "reg_no_twiddle[4][1][10]": 3801, "ram_data_out3[12]": 3802, "ram_in_reg[4][3]~feeder": 3803, "inverse~input": 3804, "b_ram_data_in_bus[1]~feeder": 3805, "data_real_o[13]~feeder": 3806, "b_ram_data_in_bus[65]": 3807, "Add4~33": 3808, "Add12~77": 3809, "lpp_ram_data_out~119": 3810, "add_in_i_c[5]": 3811, "lpp_ram_data_out[1][10]": 3812, "slb_last[1]": 3813, "sw_0_arr[4][2]": 3814, "lpp_ram_data_out[1][7]": 3815, "r_array_out[2][8]": 3816, "butterfly_st1[0][0][18]": 3817, "data_int[28]": 3818, "Add15~69": 3819, "ram_data_out2[23]": 3820, "b_ram_data_in_bus[53]~feeder": 3821, "a_ram_data_in_bus[96]~feeder": 3822, "core_imag_in[16]~feeder": 3823, "data_in_r[1]": 3824, "fft_imag_out[0]~feeder": 3825, "data_imag_o[12]~12": 3826, "r_array_out[2][12]": 3827, "Mux81~2": 3828, "ram_in_reg[4][7]~feeder": 3829, "a_ram_data_in_bus[63]~feeder": 3830, "lpp_ram_data_out~93": 3831, "data_imag_o[13]": 3832, "i_array_out[1][14]": 3833, "reg_no_twiddle[2][0][8]~feeder": 3834, "at_sink_data_int[6]": 3835, "Add17~49": 3836, "a_ram_data_in_bus[70]~feeder": 3837, "Add1~21": 3838, "add_in_r_b[12]": 3839, "result_rb[18]": 3840, "ram_data_out1~26": 3841, "Mux48~1": 3842, "twiddle_data~13": 3843, "b_ram_data_in_bus[142]": 3844, "wc_vec[3]~feeder": 3845, "result_ib[1]": 3846, "butterfly_st2[0][0][1]": 3847, "rdaddress_c_bus[15]": 3848, "a_ram_data_in_bus[13]~feeder": 3849, "data_rdy_vec[10]": 3850, "twiddle_data~4": 3851, "reg_no_twiddle[3][0][4]": 3852, "ram_data_out0[22]": 3853, "at_source_data[5]": 3854, "twiddle_data~9": 3855, "core_real_in[6]": 3856, "a_ram_data_in_bus[114]~feeder": 3857, "a_ram_data_in_bus[38]~feeder": 3858, "data_in_i[10]": 3859, "out_cnt[5]": 3860, "reg_no_twiddle[1][1][10]": 3861, "Add13~25": 3862, "b_ram_data_in_bus[86]": 3863, "data_in_i[7]": 3864, "wraddress_a_bus[12]": 3865, "butterfly_st2[3][1][3]": 3866, "data_in_r[10]": 3867, "ram_in_reg[6][10]": 3868, "reg_no_twiddle[1][0][9]": 3869, "result_ib[11]": 3870, "butterfly_st1[1][0][10]": 3871, "a_ram_data_in_bus[30]": 3872, "twiddle_data[1][1][3]": 3873, "data_int[14]~feeder": 3874, "ram_in_reg[0][3]~feeder": 3875, "reg_no_twiddle[3][0][15]": 3876, "reg_no_twiddle[1][0][11]": 3877, "ram_data_out1~27": 3878, "reg_no_twiddle[3][0][9]": 3879, "butterfly_st2[2][1][1]": 3880, "butterfly_st1[1][1][4]": 3881, "ram_data_out2[13]": 3882, "reg_no_twiddle[6][1][2]~feeder": 3883, "a_ram_data_in_bus[143]~feeder": 3884, "a_ram_data_in_bus[119]": 3885, "r_array_out[1][0]": 3886, "Mux17~2": 3887, "source_packet_error[0]": 3888, "b_ram_data_in_bus[136]~feeder": 3889, "lpp_ram_data_out[0][20]": 3890, "a_ram_data_in_bus[103]~feeder": 3891, "twiddle_data[1][1][9]": 3892, "twad_tdl[4][1]": 3893, "twiddle_data[0][1][17]": 3894, "reg_no_twiddle[4][1][15]": 3895, "Mux40~3": 3896, "at_source_data[37]~feeder": 3897, "Mux80~3": 3898, "swd_tdl[15][1]~feeder": 3899, "sw_1_arr[6][1]~feeder": 3900, "lpp_ram_data_out~44": 3901, "a_ram_data_in_bus[47]~feeder": 3902, "tdl_arr[0][7]~feeder": 3903, "a_ram_data_in_bus[68]": 3904, "tdl_arr[4][0]": 3905, "reg_no_twiddle[1][0][6]": 3906, "gain_lut_8pts~12": 3907, "lut_out_tmp~2": 3908, "valid_ctrl_int1": 3909, "slb_last~0": 3910, "b_ram_data_in_bus[61]~feeder": 3911, "lpp_ram_data_out~116": 3912, "twiddle_data[0][1][2]": 3913, "ram_data_out1[24]": 3914, "sdetd.BLOCK_READY": 3915, "reg_no_twiddle[4][1][17]": 3916, "Mux29~0": 3917, "output_i[2]": 3918, "data_int1[21]": 3919, "data_int1[27]~feeder": 3920, "twiddle_data[0][1][15]": 3921, "butterfly_st1[2][0][3]": 3922, "twiddle_data[0][1][6]": 3923, "ram_in_reg[4][12]": 3924, "b_ram_data_in_bus[125]": 3925, "Mux82~3": 3926, "add_in_i_d[16]~feeder": 3927, "tdl_arr[1][10]~feeder": 3928, "Add14~65": 3929, "ram_in_reg[2][16]": 3930, "Mux8~2": 3931, "a_ram_data_in_bus[17]~feeder": 3932, "fft_real_out[13]": 3933, "tdl_arr[14]": 3934, "ram_data_out2[14]": 3935, "Add12~61": 3936, "Add0~61": 3937, "fft_imag_out[9]~feeder": 3938, "data_int[34]": 3939, "sink_real[8]~input": 3940, "twiddle_data[2][0][11]": 3941, "lpp_ram_data_out[3][30]": 3942, "add_in_i_b[16]~feeder": 3943, "Mux130~0": 3944, "empty_dff": 3945, "ram_data_out1~28": 3946, "data_rdy_vec[4]~feeder": 3947, "data_int1[31]": 3948, "tdl_arr[1][6]~feeder": 3949, "stall_int~0": 3950, "low_addressa[2]": 3951, "sw_1_arr[8][1]~feeder": 3952, "lpp_ram_data_out~91": 3953, "ram_a_not_b_vec~16": 3954, "sw_0_arr[12][0]": 3955, "sw_2_arr[8][1]": 3956, "lpp_ram_data_out[2][32]": 3957, "add_in_i_d[4]~feeder": 3958, "fft_real_out[14]": 3959, "Add12~29": 3960, "reg_no_twiddle[5][0][14]": 3961, "data_real_in_reg[11]~feeder": 3962, "lpp_ram_data_out~131": 3963, "Add12~53": 3964, "add_in_i_b[3]": 3965, "b_ram_data_in_bus[123]": 3966, "count_finished": 3967, "a_ram_data_in_bus[86]~feeder": 3968, "r_array_out[1][10]": 3969, "lpp_ram_data_out[1][20]": 3970, "swd[0]": 3971, "data_in_r[10]~feeder": 3972, "butterfly_st1[3][0][1]": 3973, "butterfly_st2[1][1][11]": 3974, "ram_data_out0~18": 3975, "reg_no_twiddle[2][0][15]": 3976, "reg_no_twiddle[4][1][8]": 3977, "lpp_ram_data_out[1][5]": 3978, "sw_0_arr[11][1]": 3979, "source_exp[0]~output": 3980, "butterfly_st1[1][1][12]": 3981, "b_ram_data_in_bus[9]~feeder": 3982, "a_ram_data_in_bus[14]~feeder": 3983, "Mux54~2": 3984, "result_r_tmp[16]": 3985, "ram_in_reg[4][13]": 3986, "del_np_cnt~0": 3987, "twiddle_data[1][0][2]": 3988, "r_array_out[0][0]": 3989, "fifo_wrreq~0": 3990, "wraddress_b_bus[10]~feeder": 3991, "butterfly_st2[2][0][14]": 3992, "swd_tdl[4][0]": 3993, "p_cd_en[1]~feeder": 3994, "Mux136~2": 3995, "result_r_tmp[7]": 3996, "core_imag_in[3]": 3997, "data_imag_o[13]~13": 3998, "twiddle_data~41": 3999, "at_source_data[33]": 4000, "ram_data_out0~34": 4001, "lpp_ram_data_out~109": 4002, "twiddle_data[2][1][14]": 4003, "lpp_ram_data_out[3][33]": 4004, "ram_data_out0[30]": 4005, "Add5~49": 4006, "ram_a_not_b_vec[15]": 4007, "Mux3~2": 4008, "Mux9~0": 4009, "a_ram_data_in_bus[121]~feeder": 4010, "data_in_r[5]~feeder": 4011, "a_ram_data_in_bus[8]": 4012, "a_ram_data_in_bus[92]": 4013, "result_ra[8]": 4014, "butterfly_st2[1][0][15]": 4015, "ram_in_reg[7][6]~feeder": 4016, "lpp_ram_data_out[1][23]": 4017, "reg_no_twiddle[6][1][12]": 4018, "reg_no_twiddle[1][0][15]": 4019, "at_source_data[38]~feeder": 4020, "lpp_ram_data_out~15": 4021, "twiddle_data[2][1][8]": 4022, "ram_data_out2~31": 4023, "b_ram_data_in_bus[141]~feeder": 4024, "reg_no_twiddle[0][1][4]": 4025, "data_int[20]": 4026, "data_rdy_vec[10]~feeder": 4027, "next_block_d4": 4028, "lpp_ram_data_out[0][7]": 4029, "butterfly_st1[1][0][11]": 4030, "add_in_r_d[17]~feeder": 4031, "swa_tdl[6][0]": 4032, "ram_in_reg[4][9]~feeder": 4033, "Mux108~3": 4034, "add_in_r_b[13]": 4035, "gain_lut_8pts~10": 4036, "fft_imag_out[3]~feeder": 4037, "ram_data_out3~6": 4038, "add_in_r_c[1]": 4039, "sink_valid~input": 4040, "ram_in_reg[4][17]~feeder": 4041, "lpp_count[3]": 4042, "reg_no_twiddle[3][1][7]": 4043, "ram_data_out1[9]": 4044, "a_ram_data_in_bus[40]~feeder": 4045, "swa_tdl[4][1]": 4046, "wraddress_a_bus[9]~feeder": 4047, "b_ram_data_in_bus[118]": 4048, "reg_no_twiddle[1][0][10]~feeder": 4049, "at_source_eop_s": 4050, "Equal4~0": 4051, "at_source_data[33]~feeder": 4052, "butterfly_st2[1][1][18]": 4053, "add_in_r_d[4]": 4054, "result_rb[14]": 4055, "butterfly_st1[2][1][13]": 4056, "lpp_ram_data_out[0][16]": 4057, "ram_data_out3~15": 4058, "add_in_r_a[0]": 4059, "ram_in_reg[2][12]~feeder": 4060, "Add0~25": 4061, "b_ram_data_in_bus[4]~feeder": 4062, "butterfly_st2[0][1][12]": 4063, "sw_1_arr[2][0]~feeder": 4064, "sign_sel[0]": 4065, "ram_in_reg[3][12]": 4066, "twiddle_data[1][0][11]": 4067, "butterfly_st2[3][1][1]": 4068, "sw_1_arr[2][1]~feeder": 4069, "Mux143~3": 4070, "reg_no_twiddle[3][0][1]": 4071, "ram_data_out1[8]": 4072, "Add10~29": 4073, "swd_tdl[13][1]": 4074, "source_real[10]~output": 4075, "ram_data_out1[30]": 4076, "swd_tdl[10][0]": 4077, "twiddle_data[0][1][0]": 4078, "Mux141~1": 4079, "ram_a_not_b_vec[23]": 4080, "fft_real_out[11]": 4081, "Add9~37": 4082, "core_imag_in[8]~feeder": 4083, "b_ram_data_in_bus[131]": 4084, "Mux23~0": 4085, "data_real_o[12]": 4086, "data_rdy_vec[1]~feeder": 4087, "Mux76~3": 4088, "sw_0_arr[6][0]": 4089, "Mux41~1": 4090, "reg_no_twiddle[4][0][7]~feeder": 4091, "data_count_int1[3]": 4092, "ram_in_reg[4][4]~feeder": 4093, "result_ia[3]": 4094, "a_ram_data_in_bus[114]": 4095, "reg_no_twiddle[4][1][8]~feeder": 4096, "Add3~2": 4097, "ram_a_not_b_vec[9]": 4098, "core_real_in[1]~feeder": 4099, "lpp_ram_data_out[2][21]": 4100, "data_real_o[12]~feeder": 4101, "Mux72~4": 4102, "p_tdl[11][0]~feeder": 4103, "lpp_ram_data_out~50": 4104, "Add15~41": 4105, "r_array_out[1][6]": 4106, "Mux139~1": 4107, "add_in_r_d[15]": 4108, "fft_imag_out[1]": 4109, "core_real_in[15]": 4110, "b_ram_data_in_bus[32]~feeder": 4111, "swd_tdl[4][1]": 4112, "reg_no_twiddle[6][0][14]": 4113, "butterfly_st2[0][1][17]": 4114, "add_in_i_b[4]": 4115, "i_array_out[2][8]": 4116, "sw_r_tdl[4][0]": 4117, "result_i_tmp[33]~feeder": 4118, "data_int1[21]~feeder": 4119, "Add12~73": 4120, "result_rb[4]": 4121, "i_array_out[2][17]": 4122, "i_array_out[2][2]": 4123, "result_r_tmp[34]~feeder": 4124, "butterfly_st1[2][0][6]": 4125, "wraddress_b_bus[9]": 4126, "ram_data_out0~29": 4127, "data_int[16]": 4128, "result_ia[6]": 4129, "Mux63~3": 4130, "blk_exp_accum[4]": 4131, "Mux12~0": 4132, "data_imag_in_reg[15]": 4133, "at_sink_data_int[27]~feeder": 4134, "a_ram_data_in_bus[89]": 4135, "Add8~21": 4136, "Add7~9": 4137, "result_ia[4]": 4138, "a_ram_data_in_bus[48]": 4139, "butterfly_st2[0][1][19]": 4140, "ram_in_reg[0][16]~feeder": 4141, "twiddle_data~29": 4142, "sw_1_arr[15][0]~feeder": 4143, "add_in_i_c[13]~feeder": 4144, "lpp_ram_data_out[2][7]": 4145, "lpp_ram_data_out~59": 4146, "Mux5~0": 4147, "tdl_arr[0][4]~feeder": 4148, "butterfly_st2[3][1][6]": 4149, "lpp_ram_data_out~27": 4150, "twiddle_data[0][0][11]": 4151, "add_in_i_c[0]~feeder": 4152, "ram_a_not_b_vec~8": 4153, "ram_in_reg[6][7]~feeder": 4154, "source_real[3]~output": 4155, "r_array_out[2][3]": 4156, "reg_no_twiddle[6][0][4]": 4157, "lpp_ram_data_out[1][25]": 4158, "add_in_i_c[7]": 4159, "b_ram_data_in_bus[102]": 4160, "butterfly_st2[2][1][19]": 4161, "p_tdl[11][0]": 4162, "Add6~49": 4163, "Add15~57": 4164, "lpp_ram_data_out[0][18]": 4165, "ram_data_out3~19": 4166, "Add1~49": 4167, "reg_no_twiddle[1][1][4]": 4168, "lpp_ram_data_out[3][2]": 4169, "b_ram_data_in_bus[20]": 4170, "twiddle_data~27": 4171, "i_array_out[2][12]": 4172, "twiddle_data[2][0][13]": 4173, "reg_no_twiddle[1][0][11]~feeder": 4174, "reg_no_twiddle[4][1][12]": 4175, "result_ib[14]": 4176, "result_ia[8]": 4177, "lpp_ram_data_out~89": 4178, "lpp_ram_data_out[1][2]": 4179, "ram_a_not_b_vec~17": 4180, "b_ram_data_in_bus[65]~feeder": 4181, "lpp_ram_data_out[3][26]": 4182, "reg_no_twiddle[2][1][4]~feeder": 4183, "twiddle_data~49": 4184, "data_in_i[16]~feeder": 4185, "b_ram_data_in_bus[10]~feeder": 4186, "ram_in_reg[7][1]~feeder": 4187, "ram_a_not_b_vec~15": 4188, "tdl_arr[3][0]": 4189, "ram_in_reg[1][9]": 4190, "p_tdl[2][1]": 4191, "ram_data_out2[12]": 4192, "add_in_i_b[14]": 4193, "b_ram_data_in_bus[32]": 4194, "data_imag_in_reg[12]~feeder": 4195, "a_ram_data_in_bus[98]~feeder": 4196, "ram_in_reg[6][1]~feeder": 4197, "lpp_ram_data_out[1][6]": 4198, "a_ram_data_in_bus[74]": 4199, "exponent_out~3": 4200, "blk_exp~6": 4201, "Mux57~2": 4202, "twiddle_data[2][1][9]": 4203, "Mux53~3": 4204, "ram_in_reg[6][9]~feeder": 4205, "Mux6~2": 4206, "add_in_i_c[9]": 4207, "a_ram_data_in_bus[32]": 4208, "twiddle_data~21": 4209, "Add17~37": 4210, "rdaddress_c_bus[0]~feeder": 4211, "gain_lut_blk[0]": 4212, "at_source_data[4]": 4213, "data_count_sig~6": 4214, "i_array_out[1][3]": 4215, "fft_real_out[11]~feeder": 4216, "lpp_ram_data_out~52": 4217, "sw_0_arr[4][0]": 4218, "data_real_in_reg[5]": 4219, "butterfly_st1[0][0][5]": 4220, "ram_data_out1~3": 4221, "b_ram_data_in_bus[137]~feeder": 4222, "reg_no_twiddle[4][0][16]": 4223, "lpp_ram_data_out[0][8]": 4224, "a_ram_data_in_bus[59]~feeder": 4225, "add_in_r_d[7]": 4226, "sw_0_arr[8][1]": 4227, "butterfly_st1[3][0][12]": 4228, "fft_real_out[1]": 4229, "core_imag_in[1]~feeder": 4230, "ram_data_out2~13": 4231, "master_source_ena": 4232, "lpp_ram_data_out~82": 4233, "a_ram_data_in_bus[69]~feeder": 4234, "swa_tdl[16][0]": 4235, "add_in_r_a[6]": 4236, "ram_data_out3[6]": 4237, "a_ram_data_in_bus[97]~feeder": 4238, "ram_data_out3~21": 4239, "Mux137~3": 4240, "butterfly_st1[2][0][14]": 4241, "sw_1_arr[13][0]~feeder": 4242, "a_ram_data_in_bus[138]~feeder": 4243, "ram_in_reg[7][10]": 4244, "gen_M4K:cos_2n": 4245, "lpp_ram_data_out~122": 4246, "Add15~65": 4247, "core_imag_in[6]~feeder": 4248, "data_real_o[17]~feeder": 4249, "lpp_ram_data_out~55": 4250, "lpp_count_offset[0]": 4251, "b_ram_data_in_bus[11]": 4252, "sink_imag[12]~input": 4253, "a_ram_data_in_bus[67]": 4254, "twiddle_data[0][1][4]": 4255, "sw_3_arr[10][1]~feeder": 4256, "source_imag[1]~output": 4257, "twiddle_data[2][0][4]": 4258, "ram_in_reg[7][11]~feeder": 4259, "Mux75~2": 4260, "core_real_in[14]": 4261, "Add10~13": 4262, "swd_tdl[0][1]": 4263, "sel_anb_addr": 4264, "butterfly_st2[3][0][11]": 4265, "i_array_out[1][7]": 4266, "reg_no_twiddle[4][1][14]": 4267, "Add17~41": 4268, "result_i_tmp[18]": 4269, "sw_2_arr[0][1]": 4270, "sw_0_arr[2][1]~feeder": 4271, "lpp_ram_data_out~107": 4272, "data_in_r[16]": 4273, "butterfly_st2[0][1][18]": 4274, "lpp_ram_data_out[2][20]": 4275, "result_ib[5]": 4276, "b_ram_data_in_bus[139]~feeder": 4277, "next_pass_id~1": 4278, "Add5~1": 4279, "a_ram_data_in_bus[61]~feeder": 4280, "ram_data_out2~35": 4281, "at_source_data[3]": 4282, "fft_real_out[14]~feeder": 4283, "reg_no_twiddle[5][0][8]~feeder": 4284, "at_sink_data_int[34]": 4285, "b_ram_data_in_bus[126]~feeder": 4286, "Mux1~1": 4287, "add_in_i_a[11]": 4288, "at_source_data[30]~feeder": 4289, "b_ram_data_in_bus[122]~feeder": 4290, "data_int[29]": 4291, "Mux26~0": 4292, "ram_data_out0[1]": 4293, "p_tdl[5][1]~feeder": 4294, "sink_ready_ctrl_d": 4295, "fft_real_out[17]~feeder": 4296, "twiddle_data~36": 4297, "ram_in_reg[5][12]~feeder": 4298, "_~0": 4299, "butterfly_st1[1][0][12]": 4300, "ram_data_out2[25]": 4301, "gain_lut_8pts~1": 4302, "data_rdy_vec[9]~feeder": 4303, "Mux119~0": 4304, "sw_0_arr[6][1]": 4305, "lpp_ram_data_out~137": 4306, "reg_no_twiddle[1][1][8]": 4307, "sw_0_arr[7][2]": 4308, "butterfly_st2[1][0][2]": 4309, "data_real_in_reg[15]": 4310, "sw_0_arr[15][2]": 4311, "fft_real_out[9]~feeder": 4312, "Add4~13": 4313, "Add13~77": 4314, "twiddle_data[1][1][1]~feeder": 4315, "Mux5~2": 4316, "butterfly_st1[2][1][5]": 4317, "fft_imag_out[15]": 4318, "exponent_out[4]": 4319, "data_in_i[6]": 4320, "core_imag_in[17]": 4321, "lpp_count~0": 4322, "reg_no_twiddle[2][1][11]": 4323, "r_array_out[0][8]": 4324, "reg_no_twiddle[4][0][12]": 4325, "ram_data_out3[4]": 4326, "ram_a_not_b_vec[17]": 4327, "Mux71~0": 4328, "b_ram_data_in_bus[103]": 4329, "source_stall_int_d": 4330, "gain_lut_8pts~7": 4331, "b_ram_data_in_bus[27]": 4332, "i_array_out[3][7]": 4333, "twiddle_data[0][1][9]": 4334, "swd_tdl[2][0]~feeder": 4335, "lpp_ram_data_out[1][29]": 4336, "data_imag_o[1]": 4337, "b_ram_data_in_bus[17]~feeder": 4338, "Mux90~3": 4339, "Mux83~1": 4340, "a_ram_data_in_bus[2]": 4341, "add_in_r_d[14]~feeder": 4342, "reg_no_twiddle[6][0][7]~feeder": 4343, "lut_out_tmp~3": 4344, "del_np_cnt[0]": 4345, "lpp_ram_data_out~123": 4346, "b_ram_data_in_bus[71]": 4347, "ram_a_not_b_vec[21]": 4348, "b_ram_data_in_bus[99]": 4349, "fft_dirn_stream~0": 4350, "core_real_in[14]~feeder": 4351, "reg_no_twiddle[5][1][6]": 4352, "add_in_r_c[14]": 4353, "ram_data_out3[24]": 4354, "twiddle_data~34": 4355, "add_in_r_d[6]~feeder": 4356, "ram_in_reg[6][7]": 4357, "butterfly_st1[2][1][4]": 4358, "Add1~65": 4359, "data_imag_in_reg[6]": 4360, "twiddle_data[2][0][0]": 4361, "at_sink_data_int[33]~feeder": 4362, "at_source_data[17]": 4363, "add_in_i_d[12]": 4364, "blk_exp~4": 4365, "lpp_ram_data_out~51": 4366, "sw_0_arr[15][2]~feeder": 4367, "ram_data_out0~12": 4368, "sw_2_arr[5][1]~feeder": 4369, "a_ram_data_in_bus[6]": 4370, "swa_tdl[14][0]~feeder": 4371, "k_state~7": 4372, "Add11~33": 4373, "data_rdy_vec[7]": 4374, "a_ram_data_in_bus[7]~feeder": 4375, "ram_data_out0~35": 4376, "b_ram_data_in_bus[18]": 4377, "core_real_in[13]": 4378, "result_ra[3]": 4379, "butterfly_st2[3][0][3]": 4380, "butterfly_st1[2][1][17]": 4381, "a_ram_data_in_bus[14]": 4382, "sw_1_arr[2][0]": 4383, "lpp_ram_data_out[1][3]": 4384, "b_ram_data_in_bus[39]": 4385, "a_ram_data_in_bus[54]": 4386, "r_array_out[1][5]": 4387, "ram_data_out1~13": 4388, "ram_in_reg[1][11]~feeder": 4389, "reg_no_twiddle[2][0][0]": 4390, "output_r[18]": 4391, "butterfly_st2[1][0][19]": 4392, "a_ram_data_in_bus[56]~feeder": 4393, "ram_data_out2~28": 4394, "twiddle_data~25": 4395, "sw_0_arr[0][0]": 4396, "Mux76~2": 4397, "data_in_i[7]~feeder": 4398, "core_imag_in[4]": 4399, "a_ram_data_in_bus[79]~feeder": 4400, "result_ib[7]": 4401, "next_pass_id~0": 4402, "reg_no_twiddle[6][0][5]~feeder": 4403, "a_ram_data_in_bus[49]~feeder": 4404, "reg_no_twiddle[2][1][3]": 4405, "reg_no_twiddle[5][1][9]~feeder": 4406, "reg_no_twiddle[6][0][15]": 4407, "blk_exp~5": 4408, "b_ram_data_in_bus[137]": 4409, "core_imag_in[15]": 4410, "add_in_i_d[14]~feeder": 4411, "en_slb~0": 4412, "sw_1_arr[13][1]": 4413, "counter_i~0": 4414, "lpp_ram_data_out[2][5]": 4415, "b_ram_data_in_bus[126]": 4416, "at_source_data[31]": 4417, "result_rb[15]": 4418, "butterfly_st1[0][1][14]": 4419, "data_in_r[13]": 4420, "lpp_ram_data_out~139": 4421, "swd_tdl[16][1]": 4422, "Add9~81": 4423, "data_int1[3]": 4424, "reg_no_twiddle[6][1][5]": 4425, "sw_1_arr[7][0]": 4426, "result_ib[6]": 4427, "a_ram_data_in_bus[11]": 4428, "send_sop_eop_p~0": 4429, "ram_data_out2[34]": 4430, "butterfly_st1[1][1][9]": 4431, "a_ram_data_in_bus[65]~feeder": 4432, "offset_counter~5": 4433, "core_real_in[4]": 4434, "butterfly_st2[1][1][9]": 4435, "at_source_data[13]~feeder": 4436, "data_int[41]": 4437, "data_count_sig[0]": 4438, "Mux108~5": 4439, "blk_exp_acc[5]": 4440, "add_in_r_c[9]": 4441, "a_ram_data_in_bus[18]~feeder": 4442, "ram_data_out3~9": 4443, "i_array_out[0][14]": 4444, "sgn_2i": 4445, "butterfly_st1[3][1][9]": 4446, "sop": 4447, "wr_addr[1]": 4448, "ram_in_reg[6][6]~feeder": 4449, "a_ram_data_in_bus[80]": 4450, "swa_tdl[15][0]~feeder": 4451, "ram_read_address[2]~2": 4452, "Selector4~3": 4453, "b_ram_data_in_bus[24]": 4454, "reg_no_twiddle[5][0][7]": 4455, "add_in_i_c[11]~feeder": 4456, "out_cnt[4]": 4457, "butterfly_st2[0][1][1]": 4458, "a_ram_data_in_bus[86]": 4459, "lpp_ram_data_out~83": 4460, "slb_last[0]": 4461, "Mux85~3": 4462, "Add1~33": 4463, "add_in_i_d[0]": 4464, "twiddle_data~17": 4465, "result_i_tmp[19]": 4466, "b_ram_data_in_bus[115]~feeder": 4467, "a_ram_data_in_bus[130]~feeder": 4468, "ram_data_out1[32]": 4469, "butterfly_st1[2][0][13]": 4470, "Mux131~0": 4471, "a_ram_data_in_bus[24]~feeder": 4472, "at_source_data[40]": 4473, "butterfly_st1[1][1][14]": 4474, "add_in_r_b[2]~feeder": 4475, "Mux7~3": 4476, "result_r_tmp[8]": 4477, "butterfly_st2[2][0][18]": 4478, "global_clock_enable~0": 4479, "a_ram_data_in_bus[53]": 4480, "at_source_data[2]~feeder": 4481, "add_in_i_c[5]~feeder": 4482, "ram_data_out0[31]": 4483, "at_sink_data_int[3]": 4484, "data_int[3]~feeder": 4485, "Mux18~5": 4486, "p_tdl[8][1]": 4487, "data_int1[34]": 4488, "reset_n~inputclkctrl": 4489, "a_ram_data_in_bus[142]": 4490, "tdl_arr[8]~feeder": 4491, "reg_no_twiddle[6][1][0]~feeder": 4492, "add_in_r_a[1]": 4493, "out_cnt[3]": 4494, "ram_a_not_b_vec[25]": 4495, "twiddle_data[0][0][16]": 4496, "Add10~37": 4497, "butterfly_st1[3][1][18]": 4498, "swd_tdl[16][1]~feeder": 4499, "swa_tdl[0][1]": 4500, "Add14~29": 4501, "data_int[17]~feeder": 4502, "ram_a_not_b_vec~22": 4503, "butterfly_st1[0][1][5]": 4504, "reg_no_twiddle[4][1][15]~feeder": 4505, "at_source_data[9]~feeder": 4506, "result_i_tmp[34]~feeder": 4507, "fft_real_out[6]": 4508, "data_imag_o[1]~1": 4509, "data_imag_in_reg[8]": 4510, "b_ram_data_in_bus[115]": 4511, "reg_no_twiddle[1][0][3]~feeder": 4512, "Add14~33": 4513, "twiddle_data[0][1][4]~feeder": 4514, "rd_addr_d[3]~feeder": 4515, "slb_i[2]": 4516, "lpp_count_offset[4]": 4517, "fft_real_out[12]": 4518, "butterfly_st2[2][0][16]": 4519, "source_state.run1": 4520, "Add2~37": 4521, "a_ram_data_in_bus[77]~feeder": 4522, "ram_data_out0[27]": 4523, "reg_no_twiddle[5][1][17]": 4524, "sw_1_arr[14][0]": 4525, "b_ram_data_in_bus[114]~feeder": 4526, "data_real_o[5]": 4527, "wraddress_a_bus[11]": 4528, "source_real[9]~output": 4529, "Mux114~0": 4530, "twad_tdl[0][2]": 4531, "twiddle_data[0][0][3]": 4532, "b_ram_data_in_bus[23]~feeder": 4533, "data_in_r[9]~feeder": 4534, "Mux57~0": 4535, "ram_in_reg[2][10]": 4536, "Add8~53": 4537, "a_ram_data_in_bus[87]": 4538, "a_ram_data_in_bus[51]": 4539, "data_imag_o[10]~10": 4540, "butterfly_st2[2][0][13]": 4541, "reg_no_twiddle[3][1][1]": 4542, "ram_in_reg[0][17]": 4543, "twad_tdl[6][0]": 4544, "lpp_ram_data_out~19": 4545, "Mux128~1": 4546, "data_in_r[11]": 4547, "data_count_sig[2]": 4548, "lpp_ram_data_out[3][17]": 4549, "sw_3_arr[9][1]": 4550, "b_ram_data_in_bus[38]": 4551, "blk_exp_accum[3]": 4552, "fft_real_out[0]": 4553, "lpp_ram_data_out[2][29]": 4554, "lpp_ram_data_out~69": 4555, "ram_data_out1~25": 4556, "butterfly_st2[0][1][2]": 4557, "Equal0~0": 4558, "sw_0_arr[13][1]~feeder": 4559, "add_in_r_c[6]~feeder": 4560, "lpp_ram_data_out[0][33]": 4561, "a_ram_data_in_bus[55]": 4562, "ram_a_not_b_vec~23": 4563, "p_tdl[7][0]": 4564, "at_sink_data_int[21]": 4565, "at_source_data[8]": 4566, "output_r[5]": 4567, "was_stalled~1": 4568, "twad_tdl[5][1]": 4569, "lpp_ram_data_out~6": 4570, "ram_data_out0[21]": 4571, "ram_data_out2[28]": 4572, "r_array_out[0][17]": 4573, "en_i~0": 4574, "ram_data_out2~4": 4575, "b_ram_data_in_bus[14]~feeder": 4576, "tdl_arr[10]~feeder": 4577, "core_imag_in[12]~feeder": 4578, "reg_no_twiddle[3][1][13]~feeder": 4579, "ram_data_out1~22": 4580, "b_ram_data_in_bus[38]~feeder": 4581, "reg_no_twiddle[1][0][7]": 4582, "reg_no_twiddle[2][1][6]": 4583, "twiddle_data[0][1][11]": 4584, "a_ram_data_in_bus[5]": 4585, "at_sink_data_int[35]": 4586, "data_int[27]": 4587, "data_int1[22]~feeder": 4588, "Mux18~0": 4589, "Add16~53": 4590, "lpp_ram_data_out~45": 4591, "swa_tdl[13][0]~feeder": 4592, "core_imag_in[14]~feeder": 4593, "b_ram_data_in_bus[106]": 4594, "ram_data_out2[27]": 4595, "sink_state.st_err": 4596, "b_ram_data_in_bus[7]": 4597, "ram_data_out3~20": 4598, "data_in_r[15]": 4599, "twiddle_data[0][0][2]": 4600, "sw_0_arr[1][2]": 4601, "ram_read_address[0]~0": 4602, "data_int[39]": 4603, "twiddle_data[2][0][12]": 4604, "a_ram_data_in_bus[130]": 4605, "reg_no_twiddle[6][1][6]~feeder": 4606, "Selector9~0": 4607, "add_in_i_c[12]": 4608, "output_i[7]": 4609, "result_i_tmp[29]~feeder": 4610, "add_in_r_b[3]": 4611, "core_imag_in[7]": 4612, "a_ram_data_in_bus[3]": 4613, "Mux139~2": 4614, "twiddle_data[0][1][5]~feeder": 4615, "Mux103~0": 4616, "a_ram_data_in_bus[129]~feeder": 4617, "at_source_data[36]~feeder": 4618, "add_in_i_a[4]": 4619, "b_ram_data_in_bus[60]": 4620, "swd_tdl[3][1]~feeder": 4621, "Add15~29": 4622, "tdl_arr[9]~feeder": 4623, "add_in_i_b[3]~feeder": 4624, "data_sample_counter~0": 4625, "Mux87~1": 4626, "butterfly_st2[1][1][3]": 4627, "Mux42~1": 4628, "wraddress_a_bus[13]~feeder": 4629, "add_in_i_c[14]~feeder": 4630, "sw_0_arr[7][2]~feeder": 4631, "exponent_out~0": 4632, "reg_no_twiddle[4][1][6]~feeder": 4633, "sw_0_arr[14][0]": 4634, "i_array_out[2][16]~1": 4635, "data_in_r[5]": 4636, "butterfly_st1[1][1][5]": 4637, "lpp_ram_data_out~117": 4638, "ram_data_out2[24]": 4639, "ram_data_out0[23]~feeder": 4640, "ram_data_out3~4": 4641, "Mux58~3": 4642, "i_array_out[1][0]": 4643, "butterfly_st2[2][1][6]": 4644, "lpp_ram_data_out~97": 4645, "p_tdl[9][1]": 4646, "Add8~29": 4647, "fft_imag_out[17]~feeder": 4648, "result_r_tmp[22]": 4649, "Add17~25": 4650, "b_ram_data_in_bus[140]": 4651, "result_ib[15]": 4652, "Add13~45": 4653, "result_ra[14]": 4654, "Add1~77": 4655, "sw_2_arr[9][1]": 4656, "Add15~53": 4657, "swd_tdl[6][1]": 4658, "ram_data_out0[19]": 4659, "reg_no_twiddle[2][0][0]~feeder": 4660, "data_int[6]": 4661, "a_ram_data_in_bus[77]": 4662, "wren_a~3": 4663, "data_imag_in_reg[5]": 4664, "result_ib[3]": 4665, "fft_s2_cur.LPP_C_OUTPUT": 4666, "tdl_arr[12]": 4667, "reg_no_twiddle[1][1][7]": 4668, "fft_real_out[5]~feeder": 4669, "ram_in_reg[5][8]~feeder": 4670, "butterfly_st1[0][1][1]": 4671, "data_count_int[0]": 4672, "butterfly_st1[1][0][8]": 4673, "ram_data_out3~2": 4674, "r_array_out[0][3]~feeder": 4675, "butterfly_st1[2][1][18]": 4676, "lpp_ram_data_out~36": 4677, "b_ram_data_in_bus[39]~feeder": 4678, "data_int1[27]": 4679, "sw_3_arr[6][1]~feeder": 4680, "data_imag_in_reg[4]": 4681, "count_finished~0": 4682, "Mux86~0": 4683, "source_real[11]~output": 4684, "twiddle_data[2][1][9]~feeder": 4685, "Add13~37": 4686, "a_ram_data_in_bus[41]": 4687, "twiddle_data[1][0][6]": 4688, "i_array_out[1][2]": 4689, "butterfly_st1[3][1][2]": 4690, "twiddle_data[2][1][6]": 4691, "data_real_in_reg[5]~feeder": 4692, "Add6~53": 4693, "del_np_cnt~2": 4694, "b_ram_data_in_bus[107]~feeder": 4695, "a_ram_data_in_bus[127]~feeder": 4696, "wd_vec[1]~feeder": 4697, "twiddle_data[2][0][8]": 4698, "r_array_out[0][3]": 4699, "result_rb[6]": 4700, "core_real_in[13]~feeder": 4701, "Add8~33": 4702, "add_in_r_c[6]": 4703, "butterfly_st2[0][1][0]": 4704, "data_int1[41]~feeder": 4705, "reg_no_twiddle[5][1][4]": 4706, "data_imag_in_reg[12]": 4707, "wren_a[1]": 4708, "Mux131~2": 4709, "lpp_ram_data_out~106": 4710, "Mux81~1": 4711, "Mux24~0": 4712, "source_comb_update_2~0": 4713, "reg_no_twiddle[3][1][12]": 4714, "result_ia[5]": 4715, "a_ram_data_in_bus[75]~feeder": 4716, "at_sink_data_int[0]": 4717, "sink_sop~input": 4718, "r_array_out[3][3]": 4719, "ram_data_out2[15]": 4720, "Mux68~1": 4721, "reg_no_twiddle[3][0][6]~feeder": 4722, "a_ram_data_in_bus[119]~feeder": 4723, "data_int1[23]": 4724, "output_r[11]": 4725, "lpp_ram_data_out~85": 4726, "Add5~37": 4727, "at_sink_ready_s~0": 4728, "add_in_r_a[15]": 4729, "reg_no_twiddle[2][1][7]~feeder": 4730, "Add12~5": 4731, "butterfly_st1[2][1][2]": 4732, "a_ram_data_in_bus[128]~feeder": 4733, "a_ram_data_in_bus[39]~feeder": 4734, "sw_3_arr[4][1]": 4735, "ram_data_out2~0": 4736, "blk_exp_acc[0]~1": 4737, "fft_real_out[10]~feeder": 4738, "core_real_in[10]": 4739, "b_ram_data_in_bus[88]~feeder": 4740, "twiddle_data~47": 4741, "FIFOram": 4742, "lpp_ram_data_out~121": 4743, "ram_a_not_b_vec[7]": 4744, "b_ram_data_in_bus[110]~feeder": 4745, "ram_data_out0~21": 4746, "reg_no_twiddle[6][0][13]": 4747, "add_in_i_d[2]": 4748, "result_r_tmp[23]": 4749, "output_r[7]": 4750, "r_array_out[1][8]": 4751, "data_int1[35]": 4752, "Mux102~0": 4753, "Add12~13": 4754, "lpp_ram_data_out~128": 4755, "sw_3_arr[14][1]~feeder": 4756, "sw_0_arr[0][2]": 4757, "result_ra[2]": 4758, "sink_real[16]~input": 4759, "lpp_count[1]": 4760, "ram_in_reg[4][8]~feeder": 4761, "tdl_arr[0][8]~feeder": 4762, "valid_ctrl_inter1~0": 4763, "butterfly_st2[1][1][14]": 4764, "Add6~45": 4765, "butterfly_st1[0][0][6]": 4766, "Add0~29": 4767, "k_count[3]": 4768, "ram_a_not_b_vec[10]": 4769, "lpp_ram_data_out[0][22]": 4770, "Mux64~1": 4771, "wraddress_a_bus[10]": 4772, "at_source_data[38]": 4773, "b_ram_data_in_bus[26]": 4774, "lpp_ram_data_out~110": 4775, "ram_data_out2~34": 4776, "wraddress_a_bus[5]~feeder": 4777, "Mux52~2": 4778, "sw_2_arr[10][1]": 4779, "sink_real[4]~input": 4780, "blk_exp[0]~1": 4781, "data_in_r[13]~feeder": 4782, "Add6~5": 4783, "data_int1[4]": 4784, "swd_tdl[13][0]": 4785, "Add8~45": 4786, "lpp_ram_data_out~84": 4787, "was_stalled": 4788, "reg_no_twiddle[2][0][2]~feeder": 4789, "twad_tdl[3][3]~feeder": 4790, "data_int[38]": 4791, "reg_no_twiddle[3][0][8]~feeder": 4792, "reg_no_twiddle[4][0][6]~feeder": 4793, "b_ram_data_in_bus[87]": 4794, "twiddle_data[1][1][13]~feeder": 4795, "b_ram_data_in_bus[70]": 4796, "twiddle_data[2][0][9]": 4797, "Mux129~3": 4798, "gen_M4K_Output:dat_D": 4799, "reg_no_twiddle[3][0][14]~feeder": 4800, "r_array_out[0][0]~feeder": 4801, "core_imag_in[11]": 4802, "lpp_ram_data_out~61": 4803, "ram_data_out2~19": 4804, "b_ram_data_in_bus[30]": 4805, "Mux71~2": 4806, "ram_data_out3~14": 4807, "ram_data_out1[11]": 4808, "add_in_r_d[13]~feeder": 4809, "a_ram_data_in_bus[40]": 4810, "fft_dirn": 4811, "butterfly_st1[0][1][13]": 4812, "a_ram_data_in_bus[33]~feeder": 4813, "ram_data_out3~28": 4814, "sw_2_arr[15][1]": 4815, "Mux92~0": 4816, "a_ram_data_in_bus[117]": 4817, "ram_data_out3~16": 4818, "fft_imag_out[0]": 4819, "reg_no_twiddle[2][0][7]": 4820, "lpp_ram_data_out~77": 4821, "wren_b[1]": 4822, "Add6~61": 4823, "reg_no_twiddle[5][0][4]": 4824, "lpp_ram_data_out~5": 4825, "result_ra[0]": 4826, "tdl_arr[18]~feeder": 4827, "lpp_ram_data_out[2][3]": 4828, "data_int1[32]~feeder": 4829, "a_ram_data_in_bus[83]~feeder": 4830, "sink_stall_reg": 4831, "b_ram_data_in_bus[47]": 4832, "k_count[3]~feeder": 4833, "i_array_out[1][9]": 4834, "at_source_data[41]": 4835, "twiddle_data~5": 4836, "twiddle_data~7": 4837, "r_array_out[2][5]": 4838, "Add11~13": 4839, "lpp_ram_data_out~3": 4840, "ram_data_out3[28]": 4841, "ram_a_not_b_vec[4]~feeder": 4842, "p_tdl[4][1]": 4843, "Mux38~2": 4844, "reg_no_twiddle[0][1][15]": 4845, "Add12~45": 4846, "sw_0_arr[14][1]": 4847, "data_int[18]": 4848, "add_in_i_d[1]~feeder": 4849, "lpp_ram_data_out[1][27]": 4850, "a_ram_data_in_bus[31]": 4851, "result_rb[2]": 4852, "Mux71~1": 4853, "ram_data_out2[18]": 4854, "butterfly_st1[0][1][16]": 4855, "data_int[22]~feeder": 4856, "butterfly_st1[0][0][1]": 4857, "fft_s2_cur.WAIT_FOR_LPP_INPUT": 4858, "b_ram_data_in_bus[64]": 4859, "at_source_valid_int~1": 4860, "sink_stall_reg~0": 4861, "reg_no_twiddle[1][1][7]~feeder": 4862, "Mux140~2": 4863, "reg_no_twiddle[3][1][14]~feeder": 4864, "add_in_i_a[8]~feeder": 4865, "lpp_ram_data_out~47": 4866, "Mux80~1": 4867, "b_ram_data_in_bus[75]~feeder": 4868, "b_ram_data_in_bus[17]": 4869, "rd_addr_d[2]": 4870, "a_ram_data_in_bus[56]": 4871, "sw_1_arr[9][1]~feeder": 4872, "Mux9~2": 4873, "b_ram_data_in_bus[123]~feeder": 4874, "sw_0_arr[10][2]": 4875, "ram_data_out2[2]": 4876, "i_array_out[2][3]~feeder": 4877, "gain_lut_8pts~0": 4878, "slb_last~2": 4879, "result_rb[5]": 4880, "b_ram_data_in_bus[136]": 4881, "at_source_data[7]~feeder": 4882, "ram_data_out2~9": 4883, "Add14~37": 4884, "reg_no_twiddle[1][1][13]": 4885, "data_rdy_vec[0]": 4886, "Mux67~2": 4887, "r_array_out[3][11]": 4888, "b_ram_data_in_bus[51]": 4889, "butterfly_st1[3][0][10]": 4890, "Add10~5": 4891, "butterfly_st2[1][0][3]": 4892, "reg_no_twiddle[6][1][3]": 4893, "data_int1[16]": 4894, "a_ram_data_in_bus[132]~feeder": 4895, "add_in_i_c[4]": 4896, "data_in_r[6]": 4897, "lpp_ram_data_out~66": 4898, "gain_lut_blk[3]": 4899, "sw_0_arr[3][1]": 4900, "data_in_r[7]": 4901, "ram_in_reg[5][0]~feeder": 4902, "sink_error[1]~input": 4903, "ram_data_out0~13": 4904, "swd_tdl[12][1]": 4905, "at_sink_data_int[19]": 4906, "Selector3~1": 4907, "Mux133~3": 4908, "ram_a_not_b_vec~7": 4909, "r_array_out[1][13]": 4910, "usedw_will_be_1~0": 4911, "lpp_ram_data_out[1][8]": 4912, "data_int[8]": 4913, "add_in_r_b[4]~feeder": 4914, "ram_data_out1~18": 4915, "ram_data_out2[32]": 4916, "reg_no_twiddle[4][1][1]~feeder": 4917, "twiddle_data~40": 4918, "lpp_ram_data_out[2][1]": 4919, "sink_imag[1]~input": 4920, "butterfly_st2[1][1][7]": 4921, "lpp_ram_data_out~133": 4922, "b_ram_data_in_bus[34]": 4923, "reg_no_twiddle[6][0][7]": 4924, "twiddle_data[1][1][17]": 4925, "lut_out_tmp[1]": 4926, "send_sop_s": 4927, "b_ram_data_in_bus[40]~feeder": 4928, "gain_lut_8pts[0]": 4929, "add_in_r_d[0]~feeder": 4930, "butterfly_st2[3][1][7]": 4931, "butterfly_st1[3][1][12]": 4932, "ram_data_out1~5": 4933, "result_ra[4]": 4934, "butterfly_st2[3][0][2]": 4935, "result_ib[13]": 4936, "r_array_out[3][2]~feeder": 4937, "at_source_data[41]~feeder": 4938, "valid_ctrl_int": 4939, "a_ram_data_in_bus[143]": 4940, "butterfly_st1[0][0][3]": 4941, "b_ram_data_in_bus[55]~feeder": 4942, "data_count_int1[1]": 4943, "butterfly_st1[0][0][17]": 4944, "data_in_i[16]": 4945, "Add12~21": 4946, "lpp_ram_data_out~75": 4947, "butterfly_st1[2][0][9]": 4948, "reg_no_twiddle[2][0][6]": 4949, "twiddle_data[1][0][16]": 4950, "source_real[13]~output": 4951, "reg_no_twiddle[3][1][8]~feeder": 4952, "twad_tdl[1][2]": 4953, "offset_counter~1": 4954, "ram_data_out2~25": 4955, "tdl_arr[4][1]": 4956, "butterfly_st2[1][1][15]": 4957, "ram_data_out2[10]": 4958, "output_i[11]": 4959, "lpp_count_offset~0": 4960, "i_array_out[2][14]": 4961, "ram_in_reg[4][12]~feeder": 4962, "source_imag[3]~output": 4963, "rdaddress_b_bus[12]~feeder": 4964, "lpp_ram_data_out[3][22]": 4965, "rdaddress_b_bus[0]": 4966, "reg_no_twiddle[4][0][5]": 4967, "butterfly_st2[3][0][6]": 4968, "twad_tdl[0][1]": 4969, "result_rb[1]": 4970, "b_ram_data_in_bus[45]~feeder": 4971, "anb": 4972, "Add14~57": 4973, "result_ia[16]": 4974, "reg_no_twiddle[4][1][13]": 4975, "wc_vec[3]": 4976, "reg_no_twiddle[0][0][14]": 4977, "data_rdy_vec[9]": 4978, "lpp_ram_data_out~136": 4979, "twiddle_data~26": 4980, "blk_exp_accum[1]": 4981, "add_in_i_d[8]": 4982, "data_real_in_reg[9]": 4983, "reg_no_twiddle[4][1][6]": 4984, "reg_no_twiddle[0][0][17]": 4985, "reg_no_twiddle[3][1][16]": 4986, "ram_data_out2~3": 4987, "count[2]~1": 4988, "ram_in_reg[7][0]~feeder": 4989, "a_ram_data_in_bus[66]~feeder": 4990, "r_array_out[2][1]": 4991, "twiddle_data~44": 4992, "data_int1[29]": 4993, "data_in_i[1]~feeder": 4994, "sw_2_arr[12][1]": 4995, "a_ram_data_in_bus[21]~feeder": 4996, "reg_no_twiddle[3][0][11]~feeder": 4997, "a_ram_data_in_bus[66]": 4998, "wraddress_b_bus[0]": 4999, "ram_data_out3~31": 5000, "a_ram_data_in_bus[23]": 5001, "slb_last~3": 5002, "butterfly_st1[2][1][11]": 5003, "Mux18~1": 5004, "out_cnt~4": 5005, "data_in_i[2]": 5006, "reg_no_twiddle[1][0][5]~feeder": 5007, "data_imag_o[0]~0": 5008, "ram_data_out0[6]": 5009, "at_source_valid_int~3": 5010, "reg_no_twiddle[2][1][17]": 5011, "ram_data_out1[7]": 5012, "k_state.IDLE": 5013, "b_ram_data_in_bus[36]~feeder": 5014, "add_in_r_d[1]~feeder": 5015, "data_int[36]": 5016, "add_in_r_d[14]": 5017, "lpp_ram_data_out[2][22]": 5018, "butterfly_st1[1][0][9]": 5019, "Add15~25": 5020, "Mux8~1": 5021, "sw_0_arr[14][1]~feeder": 5022, "data_in_r[0]~feeder": 5023, "data_in_i[15]": 5024, "sdetd.ENABLE": 5025, "Mux79~3": 5026, "i_array_out[1][16]": 5027, "b_ram_data_in_bus[130]": 5028, "i_array_out[0][1]": 5029, "fft_real_out[8]": 5030, "reg_no_twiddle[1][1][11]": 5031, "i_array_out[3][5]": 5032, "swd_tdl[8][1]~feeder": 5033, "i_array_out[0][9]": 5034, "sw_3_arr[14][1]": 5035, "k_state~6": 5036, "reg_no_twiddle[2][0][12]": 5037, "data_int1[7]": 5038, "anb~0": 5039, "output_i[13]": 5040, "p_tdl[3][1]": 5041, "ram_data_out1[12]": 5042, "Mux90~4": 5043, "b_ram_data_in_bus[116]~feeder": 5044, "reg_no_twiddle[0][0][12]": 5045, "data_count_int[1]": 5046, "Mux9~1": 5047, "sw_1_arr[3][1]": 5048, "butterfly_st1[0][1][6]": 5049, "b_ram_data_in_bus[63]~feeder": 5050, "ram_a_not_b_vec[6]": 5051, "swd_tdl[1][0]": 5052, "reg_no_twiddle[0][0][1]": 5053, "core_real_in[9]": 5054, "reg_no_twiddle[5][1][11]~feeder": 5055, "data_int[31]": 5056, "b_ram_data_in_bus[2]~feeder": 5057, "Add6~25": 5058, "b_ram_data_in_bus[78]": 5059, "sink_ready_ctrl~0": 5060, "butterfly_st2[3][0][4]": 5061, "butterfly_st2[0][0][13]": 5062, "at_source_data[39]~feeder": 5063, "result_ib[18]": 5064, "ram_a_not_b_vec~20": 5065, "data_real_in_reg[16]": 5066, "ram_data_out1~34": 5067, "lpp_ram_data_out[1][11]": 5068, "a_ram_data_in_bus[7]": 5069, "b_ram_data_in_bus[81]~feeder": 5070, "Mux113~0": 5071, "add_in_r_c[16]~feeder": 5072, "ram_data_out0~23": 5073, "add_in_r_a[12]": 5074, "lpp_ram_data_out[0][9]": 5075, "b_ram_data_in_bus[109]~feeder": 5076, "result_r_tmp[24]~feeder": 5077, "add_in_i_b[6]": 5078, "data_real_in_reg[13]": 5079, "ram_data_out3~32": 5080, "b_ram_data_in_bus[70]~feeder": 5081, "butterfly_st2[2][1][10]": 5082, "swd_tdl[4][0]~feeder": 5083, "sdetd.IDLE": 5084, "data_int1[40]": 5085, "lpp_ram_data_out~35": 5086, "data_count_int[2]": 5087, "sw_0_arr[8][2]": 5088, "ram_data_out1~17": 5089, "Mux90~2DUPLICATE": 5090, "Mux70~1": 5091, "twiddle_data[1][0][17]": 5092, "ram_data_out0[35]": 5093, "swd_tdl[16][0]": 5094, "lpp_ram_data_out~1": 5095, "ram_data_out1[10]": 5096, "reg_no_twiddle[2][1][9]": 5097, "reg_no_twiddle[3][1][0]": 5098, "reg_no_twiddle[2][1][10]": 5099, "offset_counter~4": 5100, "result_ib[9]": 5101, "sw_3_arr[5][1]": 5102, "Add7~5": 5103, "a_ram_data_in_bus[27]": 5104, "rdaddress_a_bus[5]": 5105, "at_source_data[31]~feeder": 5106, "lpp_ram_data_out[3][25]": 5107, "butterfly_st2[0][1][10]": 5108, "r_array_out[0][10]": 5109, "ram_data_out3~29": 5110, "reg_no_twiddle[2][1][10]~feeder": 5111, "Mux69~3": 5112, "b_ram_data_in_bus[72]": 5113, "a_ram_data_in_bus[125]": 5114, "rd_addr_b[1]": 5115, "at_source_data[24]": 5116, "reg_no_twiddle[1][1][6]": 5117, "source_real[12]~output": 5118, "oe": 5119, "reg_no_twiddle[5][0][11]": 5120, "twiddle_data[1][1][4]~feeder": 5121, "exponent_out~1": 5122, "sw_2_arr[4][1]": 5123, "reg_no_twiddle[5][1][7]": 5124, "twad_tdl[0][0]": 5125, "Mux80~0": 5126, "b_ram_data_in_bus[88]": 5127, "twiddle_data[2][0][15]": 5128, "low_addressa[1]": 5129, "b_ram_data_in_bus[122]": 5130, "b_ram_data_in_bus[84]": 5131, "core_imag_in[7]~feeder": 5132, "twiddle_data~20": 5133, "a_ram_data_in_bus[78]~feeder": 5134, "result_ia[15]": 5135, "reg_no_twiddle[5][1][9]": 5136, "reg_no_twiddle[4][0][10]~feeder": 5137, "r_array_out[0][12]": 5138, "Mux120~0": 5139, "swa_tdl[2][0]": 5140, "ram_data_out0[13]": 5141, "Add15~61": 5142, "Mux64~3": 5143, "reg_no_twiddle[4][0][11]": 5144, "twiddle_data[0][1][1]": 5145, "reg_no_twiddle[0][0][9]": 5146, "ram_data_out2[20]": 5147, "Mux90~6": 5148, "Mux1~3": 5149, "wren_b[0]": 5150, "send_eop_s": 5151, "out_cnt[1]": 5152, "ram_a_not_b_vec[20]": 5153, "Add14~45": 5154, "reg_no_twiddle[0][0][8]": 5155, "ram_data_out0~9": 5156, "data_real_in_reg[1]": 5157, "count_finished~1": 5158, "twiddle_data~19": 5159, "reg_no_twiddle[1][1][3]": 5160, "sink_imag[2]~input": 5161, "data_int1[19]~feeder": 5162, "Mux17~3": 5163, "a_ram_data_in_bus[38]": 5164, "wraddress_b_bus[12]": 5165, "sw_0_arr[9][0]": 5166, "b_ram_data_in_bus[49]~feeder": 5167, "twiddle_data~18": 5168, "Mux111~0": 5169, "Mux46~2": 5170, "Mux85~2": 5171, "lpp_ram_data_out[2][10]": 5172, "Mux77~3": 5173, "lpp_ram_data_out[3][6]": 5174, "Mux88~2": 5175, "count~1": 5176, "sw_0_arr[5][3]": 5177, "Mux88~0": 5178, "data_int1[6]~feeder": 5179, "exponent_out~2": 5180, "Add17~21": 5181, "at_source_data[21]~feeder": 5182, "data_int1[5]": 5183, "sink_real[2]~input": 5184, "Add13~65": 5185, "twad_tdl[1][1]": 5186, "i_array_out[2][4]": 5187, "reg_no_twiddle[0][0][6]": 5188, "ram_in_reg[5][6]~feeder": 5189, "ram_data_out1~33": 5190, "ram_in_reg[7][10]~feeder": 5191, "ram_data_out3[14]": 5192, "sw_3_arr[2][1]": 5193, "a_ram_data_in_bus[116]~feeder": 5194, "sw_3_arr[13][1]": 5195, "Mux2~3": 5196, "LessThan0~0": 5197, "a_ram_data_in_bus[122]": 5198, "sw_r_tdl[1][1]": 5199, "i_array_out[2][3]": 5200, "Add6~13": 5201, "Add10~21": 5202, "twiddle_data~32": 5203, "Selector6~2": 5204, "ram_data_out1~31": 5205, "p[0]": 5206, "ram_data_out3[17]": 5207, "ram_data_out0~32": 5208, "reg_no_twiddle[2][1][14]": 5209, "butterfly_st1[1][0][18]": 5210, "swa_tdl[11][1]": 5211, "core_real_in[7]": 5212, "ram_a_not_b_vec~14": 5213, "Mux38~1": 5214, "a_ram_data_in_bus[124]": 5215, "b_ram_data_in_bus[109]": 5216, "b_ram_data_in_bus[40]": 5217, "wraddress_b_bus[1]": 5218, "data_real_o[15]~feeder": 5219, "swa_tdl[11][0]~feeder": 5220, "twiddle_data~46": 5221, "butterfly_st2[1][0][10]": 5222, "reg_no_twiddle[5][1][11]": 5223, "butterfly_st2[0][0][9]": 5224, "wraddress_b_bus[5]~feeder": 5225, "add_in_r_d[16]": 5226, "lpp_ram_data_out[3][29]": 5227, "butterfly_st1[2][0][15]": 5228, "i_array_out[3][15]": 5229, "data_count_sig[5]~7": 5230, "Add2~2": 5231, "a_ram_data_in_bus[24]": 5232, "ram_in_reg[4][10]": 5233, "fft_imag_out[16]~feeder": 5234, "Mux31~0": 5235, "a_ram_data_in_bus[84]": 5236, "a_ram_data_in_bus[41]~feeder": 5237, "add_in_i_c[2]": 5238, "Mux41~3": 5239, "a_ram_data_in_bus[134]": 5240, "_~2": 5241, "data_int[14]": 5242, "at_source_valid_s": 5243, "add_in_r_c[5]~feeder": 5244, "i_array_out[0][15]": 5245, "Add16~29": 5246, "sdetd.BLOCK_READY~0": 5247, "sink_imag[5]~input": 5248, "at_source_data[29]~feeder": 5249, "data_int[15]~feeder": 5250, "data_real_o[10]": 5251, "at_sink_data_int[5]": 5252, "a_ram_data_in_bus[110]": 5253, "Mux4~3": 5254, "add_in_i_a[10]": 5255, "core_real_in[10]~feeder": 5256, "butterfly_st1[3][1][8]": 5257, "a_ram_data_in_bus[4]~feeder": 5258, "lpp_ram_data_out[3][19]": 5259, "butterfly_st1[2][0][18]": 5260, "b_ram_data_in_bus[90]~feeder": 5261, "Mux46~1": 5262, "reg_no_twiddle[2][1][5]": 5263, "wr_address_i_int[3]": 5264, "lpp_ram_data_out~90": 5265, "rdaddress_c_bus[10]": 5266, "lpp_ram_data_out[3][18]": 5267, "twiddle_data[1][1][15]~feeder": 5268, "a_ram_data_in_bus[23]~feeder": 5269, "butterfly_st2[0][1][7]": 5270, "sign_vec[0]": 5271, "clk~inputclkctrl": 5272, "a_ram_data_in_bus[13]": 5273, "Add16~37": 5274, "butterfly_st1[1][0][15]": 5275, "wraddress_b_bus[13]~feeder": 5276, "butterfly_st1[2][1][12]": 5277, "i_array_out[1][6]": 5278, "at_source_data[5]~feeder": 5279, "ram_data_out0~8": 5280, "twiddle_data[1][0][15]": 5281, "b_ram_data_in_bus[29]~feeder": 5282, "add_in_r_d[12]~feeder": 5283, "swd_tdl[7][1]": 5284, "at_sink_data_int[16]": 5285, "twiddle_data[1][1][16]": 5286, "data_int1[13]": 5287, "_~1": 5288, "p_tdl[1][0]": 5289, "lpp_ram_data_out~132": 5290, "butterfly_st2[3][0][19]": 5291, "data_in_r[3]~feeder": 5292, "Mux126~5": 5293, "b_ram_data_in_bus[69]~feeder": 5294, "r_array_out[0][11]": 5295, "core_real_in[17]": 5296, "ram_a_not_b_vec~12": 5297, "add_in_i_d[11]~feeder": 5298, "fft_imag_out[1]~feeder": 5299, "Add17~57": 5300, "a_ram_data_in_bus[52]": 5301, "add_in_r_d[0]": 5302, "data_real_o[17]": 5303, "Mux58~2": 5304, "reg_no_twiddle[4][1][4]~feeder": 5305, "lpp_ram_data_out~99": 5306, "Add16~33": 5307, "a_ram_data_in_bus[26]": 5308, "a_ram_data_in_bus[48]~feeder": 5309, "Mux97~0": 5310, "add_in_r_c[13]~feeder": 5311, "swd_tdl[12][0]": 5312, "data_int1[1]": 5313, "ram_data_out1[27]": 5314, "twiddle_data[1][1][1]": 5315, "twiddle_data[2][0][10]": 5316, "sink_eop~input": 5317, "b_ram_data_in_bus[119]": 5318, "wraddress_b_bus[11]~feeder": 5319, "ram_data_out0[24]": 5320, "butterfly_st1[1][1][10]": 5321, "fft_real_out[16]~feeder": 5322, "butterfly_st1[2][1][10]": 5323, "r_array_out[2][2]": 5324, "result_ia[18]": 5325, "Mux48~2": 5326, "sw_0_arr[1][3]": 5327, "p_cd_en[0]": 5328, "twiddle_data[0][1][14]~feeder": 5329, "data_in_r[7]~feeder": 5330, "butterfly_st2[1][0][13]": 5331, "result_ia[12]": 5332, "add_in_i_b[9]": 5333, "a_ram_data_in_bus[124]~feeder": 5334, "butterfly_st2[0][0][7]": 5335, "fft_dirn_held_o": 5336, "b_ram_data_in_bus[140]~feeder": 5337, "b_ram_data_in_bus[9]": 5338, "at_sink_data_int[2]": 5339, "reg_no_twiddle[5][0][13]~feeder": 5340, "fft_imag_out[15]~feeder": 5341, "data_int[22]": 5342, "a_ram_data_in_bus[120]~feeder": 5343, "Mux44~3": 5344, "Mux51~2": 5345, "ram_data_out2[1]": 5346, "a_ram_data_in_bus[37]": 5347, "butterfly_st1[3][1][3]": 5348, "swa_tdl[2][0]~feeder": 5349, "ram_a_not_b_vec~21": 5350, "a_ram_data_in_bus[111]": 5351, "ram_data_out2~20": 5352, "add_in_i_d[5]": 5353, "reg_no_twiddle[5][0][3]": 5354, "Add5~29": 5355, "blk_exp[4]": 5356, "a_ram_data_in_bus[51]~feeder": 5357, "sw_0_arr[7][1]": 5358, "Mux62~1": 5359, "a_ram_data_in_bus[135]": 5360, "Mux93~0": 5361, "lpp_ram_data_out[3][12]": 5362, "b_ram_data_in_bus[78]~feeder": 5363, "fft_s2_cur.LAST_LPP_C": 5364, "butterfly_st2[2][1][15]": 5365, "ram_data_out3~25": 5366, "data_count_sig[1]~1": 5367, "data_rdy_vec[6]": 5368, "b_ram_data_in_bus[112]~feeder": 5369, "a_ram_data_in_bus[75]": 5370, "data_real_in_reg[10]": 5371, "reg_no_twiddle[4][0][9]": 5372, "ram_data_out1[3]": 5373, "ram_in_reg[3][7]~feeder": 5374, "Add10~65": 5375, "rdaddress_c_bus[0]": 5376, "at_source_data[14]~feeder": 5377, "butterfly_st2[3][0][9]": 5378, "core_imag_in[13]~feeder": 5379, "data_int1[26]~feeder": 5380, "twiddle_data[0][1][8]": 5381, "del_np_cnt~3": 5382, "data_int[13]": 5383, "Mux109~0": 5384, "reg_no_twiddle[1][1][4]~feeder": 5385, "fft_imag_out[14]~feeder": 5386, "r_array_out[1][16]": 5387, "Add13~21": 5388, "a_ram_data_in_bus[25]": 5389, "Selector6~1": 5390, "b_ram_data_in_bus[22]~feeder": 5391, "a_ram_data_in_bus[100]": 5392, "exponent_out[3]~6": 5393, "lpp_ram_data_out[2][4]": 5394, "ram_in_reg[5][13]~feeder": 5395, "data_int1[2]": 5396, "lut_out_tmp[2]": 5397, "butterfly_st1[1][0][7]": 5398, "data_real_in_reg[2]~feeder": 5399, "reg_no_twiddle[3][1][10]~feeder": 5400, "fft_imag_out[5]~feeder": 5401, "r_array_out[1][2]~feeder": 5402, "lpp_ram_data_out[1][21]": 5403, "core_real_in[17]~feeder": 5404, "data_rdy_int~0": 5405, "core_real_in[3]": 5406, "data_int1[28]": 5407, "k_state.NEXT_PASS_UPD": 5408, "data_imag_o[11]": 5409, "out_cnt~3": 5410, "b_ram_data_in_bus[37]": 5411, "Add14~77": 5412, "k~4": 5413, "at_sink_data_int[26]": 5414, "core_real_in[0]": 5415, "Mux53~0": 5416, "Mux126~4": 5417, "at_source_data[34]": 5418, "b_ram_data_in_bus[68]": 5419, "data_real_in_reg[0]": 5420, "butterfly_st2[1][1][5]": 5421, "lpp_ram_data_out[0][19]": 5422, "reg_no_twiddle[5][1][10]~feeder": 5423, "data_imag_in_reg[0]~feeder": 5424, "a_ram_data_in_bus[109]": 5425, "fft_imag_out[4]~feeder": 5426, "data_in_i[12]~feeder": 5427, "sink_imag[17]~input": 5428, "usedw_is_1_dff": 5429, "blk_exp~2": 5430, "swa_tdl[5][1]": 5431, "b_ram_data_in_bus[52]": 5432, "sink_state.run1": 5433, "rdaddress_c_bus[14]": 5434, "sw_1_arr[2][1]": 5435, "lpp_ram_data_out~26": 5436, "reg_no_twiddle[0][1][3]": 5437, "lpp_ram_data_out~108": 5438, "data_rdy_vec[3]": 5439, "ram_data_out0~5": 5440, "Mux58~1": 5441, "twiddle_data[2][1][4]": 5442, "i_array_out[3][12]": 5443, "ram_data_out2~11": 5444, "r_array_out[3][14]": 5445, "data_int1[0]~feeder": 5446, "offset_counter[3]": 5447, "del_npi_cnt[4]": 5448, "Mux65~1": 5449, "a_ram_data_in_bus[102]": 5450, "twiddle_data[1][1][2]": 5451, "twad_temp[0]": 5452, "Add6~17": 5453, "source_real[2]~output": 5454, "k_count[0]": 5455, "Mux80~2": 5456, "lut_out_tmp[0]": 5457, "reg_no_twiddle[5][0][17]~feeder": 5458, "lpp_ram_data_out~57": 5459, "butterfly_st1[3][0][0]": 5460, "b_ram_data_in_bus[68]~feeder": 5461, "butterfly_st2[3][1][16]": 5462, "b_ram_data_in_bus[79]": 5463, "butterfly_st2[0][0][16]": 5464, "core_real_in[11]~feeder": 5465, "ram_data_out0[3]": 5466, "output_r[13]": 5467, "data_int[23]": 5468, "reg_no_twiddle[1][0][13]": 5469, "source_imag[14]~output": 5470, "b_ram_data_in_bus[77]~feeder": 5471, "core_real_in[12]": 5472, "data_int1[38]": 5473, "wc_vec[2]": 5474, "reg_no_twiddle[6][0][5]": 5475, "Mux16~0": 5476, "add_in_i_b[16]": 5477, "ram_data_out0[17]": 5478, "master_sink_ena": 5479, "a_ram_data_in_bus[32]~feeder": 5480, "output_i[15]": 5481, "sw_1_arr[12][1]": 5482, "k~2": 5483, "add_in_r_b[11]": 5484, "a_ram_data_in_bus[121]": 5485, "butterfly_st1[0][0][2]": 5486, "data_int1[25]~feeder": 5487, "output_r[1]": 5488, "Selector4~1": 5489, "ram_data_out1[18]": 5490, "ram_in_reg[7][14]~feeder": 5491, "ram_in_reg[1][5]~feeder": 5492, "at_source_data[20]~feeder": 5493, "rd_addr_c[0]": 5494, "butterfly_st2[3][0][1]": 5495, "butterfly_st1[2][1][16]": 5496, "Add16~49": 5497, "gain_lut_8pts~14": 5498, "add_in_i_a[12]": 5499, "at_source_data[0]": 5500, "rdaddress_a_bus[0]": 5501, "sw_0_arr[10][3]": 5502, "at_sink_data_int[1]~feeder": 5503, "sw_0_arr[0][1]": 5504, "lpp_ram_data_out~96": 5505, "butterfly_st2[0][0][8]": 5506, "a_ram_data_in_bus[50]": 5507, "add_in_r_d[1]": 5508, "b_ram_data_in_bus[127]": 5509, "twiddle_data~10": 5510, "ram_data_out1~21": 5511, "twiddle_data~24": 5512, "at_source_data[15]": 5513, "Mux22~0": 5514, "reg_no_twiddle[4][0][8]": 5515, "Mux50~3": 5516, "ram_in_reg[5][7]~feeder": 5517, "swa_tdl[16][1]": 5518, "reg_no_twiddle[2][1][13]": 5519, "ram_data_out2~17": 5520, "at_source_data[17]~feeder": 5521, "lpp_ram_data_out~87": 5522, "fft_s2_cur.IDLE~1": 5523, "add_in_r_d[11]": 5524, "i_array_out[2][5]": 5525, "rdaddress_a_bus[13]": 5526, "add_in_r_d[8]~feeder": 5527, "sw_0_arr[5][1]~feeder": 5528, "at_sink_data_int[20]~feeder": 5529, "del_npi_cnt[0]": 5530, "reg_no_twiddle[2][1][12]~feeder": 5531, "butterfly_st2[3][0][13]": 5532, "core_real_in[9]~feeder": 5533, "sw_2_arr[2][1]": 5534, "ram_data_out1~0": 5535, "wraddress_a_bus[13]": 5536, "swd_tdl[5][0]~feeder": 5537, "b_ram_data_in_bus[120]~feeder": 5538, "b_ram_data_in_bus[50]~feeder": 5539, "add_in_i_c[7]~feeder": 5540, "butterfly_st2[0][0][10]": 5541, "source_valid_ctrl_sop~0": 5542, "butterfly_st2[1][1][1]": 5543, "at_sink_data_int[32]": 5544, "b_ram_data_in_bus[11]~feeder": 5545, "swa_tdl[11][1]~feeder": 5546, "b_ram_data_in_bus[104]": 5547, "packet_error0": 5548, "ram_in_reg[6][16]~feeder": 5549, "lpp_ram_data_out~112": 5550, "Mux91~0": 5551, "wr_address_i_int[1]": 5552, "ram_data_out3[0]": 5553, "butterfly_st1[3][0][8]": 5554, "Mux60~1": 5555, "swa_tdl[12][1]~feeder": 5556, "lpp_ram_data_out[2][18]": 5557, "ram_in_reg[3][10]~feeder": 5558, "a_ram_data_in_bus[137]": 5559, "reg_no_twiddle[5][1][14]": 5560, "b_ram_data_in_bus[15]": 5561, "twiddle_data[2][1][2]": 5562, "at_sink_data_int[25]": 5563, "add_in_r_c[11]~feeder": 5564, "sw_1_arr[8][1]": 5565, "lpp_ram_data_out~4": 5566, "reg_no_twiddle[6][1][11]": 5567, "butterfly_st2[3][0][16]": 5568, "swa_tdl[3][0]~feeder": 5569, "sw_0_arr[3][3]": 5570, "Mux18~4": 5571, "fft_imag_out[9]": 5572, "result_rb[10]": 5573, "butterfly_st1[2][1][3]": 5574, "reg_no_twiddle[1][1][2]": 5575, "result_r_tmp[33]~feeder": 5576, "butterfly_st2[1][1][8]": 5577, "i_array_out[1][5]": 5578, "twiddle_data[2][1][1]~feeder": 5579, "data_real_in_reg[11]": 5580, "b_ram_data_in_bus[105]~feeder": 5581, "reg_no_twiddle[2][0][11]": 5582, "sw_0_arr[9][2]~feeder": 5583, "lpp_ram_data_out[2][16]": 5584, "reg_no_twiddle[2][1][11]~feeder": 5585, "at_source_data[35]": 5586, "swd_tdl[7][0]": 5587, "a_ram_data_in_bus[18]": 5588, "sw_3_arr[15][1]": 5589, "fft_s2_cur.IDLE~0": 5590, "i_array_out[0][4]": 5591, "Add16~5": 5592, "add_in_i_d[10]": 5593, "Add12~65": 5594, "a_ram_data_in_bus[85]": 5595, "butterfly_st1[1][0][3]": 5596, "b_ram_data_in_bus[6]": 5597, "Mux0~6": 5598, "Add13~41": 5599, "i_array_out[3][2]~feeder": 5600, "a_ram_data_in_bus[30]~feeder": 5601, "b_ram_data_in_bus[50]": 5602, "result_ra[6]": 5603, "reg_no_twiddle[6][1][15]": 5604, "ram_data_out3~1": 5605, "data_int1[23]~feeder": 5606, "butterfly_st1[1][0][1]": 5607, "add_in_i_d[15]~feeder": 5608, "reg_no_twiddle[6][1][1]~feeder": 5609, "i_array_out[3][1]": 5610, "add_in_r_d[16]~feeder": 5611, "Add0~69": 5612, "reg_no_twiddle[0][0][4]": 5613, "lpp_ram_data_out[2][23]": 5614, "reg_no_twiddle[1][1][1]": 5615, "a_ram_data_in_bus[15]": 5616, "reg_no_twiddle[6][0][12]": 5617, "Mux60~2": 5618, "out_cnt~1": 5619, "ram_data_out0~1": 5620, "add_in_r_d[8]": 5621, "reg_no_twiddle[3][1][13]": 5622, "reg_no_twiddle[4][0][3]": 5623, "reg_no_twiddle[2][1][0]~feeder": 5624, "sw_r_tdl[2][0]": 5625, "b_ram_data_in_bus[90]": 5626, "ram_data_out2[0]": 5627, "data_real_o[1]~feeder": 5628, "b_ram_data_in_bus[60]~feeder": 5629, "butterfly_st2[1][0][17]": 5630, "result_rb[0]": 5631, "twad_tdl[6][3]": 5632, "b_ram_data_in_bus[93]~feeder": 5633, "1'b1": 5634, "36'b000000000000000000000000000000000000": 5635, "14'b00000000000000": 5636, "sink_imag[8]": 5637, "sink_imag[11]": 5638, "1'b0": 5639, "sink_real[15]": 5640, "sink_error[0]": 5641, "sink_real[9]": 5642, "sink_real[11]": 5643, "sink_real[13]": 5644, "sink_imag[6]": 5645, "sink_real[7]": 5646, "4'b0000": 5647, "source_ready": 5648, "sink_imag[9]": 5649, "sink_real[12]": 5650, "sink_imag[14]": 5651, "sink_imag[10]": 5652, "sink_imag[7]": 5653, "sink_imag[16]": 5654, "sink_real[1]": 5655, "sink_real[17]": 5656, "sink_imag[13]": 5657, "sink_imag[4]": 5658, "sink_imag[15]": 5659, "sink_real[0]": 5660, "sink_real[3]": 5661, "sink_real[6]": 5662, "sink_real[10]": 5663, "sink_imag[0]": 5664, "sink_real[14]": 5665, "sink_real[5]": 5666, "sink_imag[3]": 5667, "inverse": 5668, "sink_real[8]": 5669, "sink_valid": 5670, "sink_imag[12]": 5671, "sink_sop": 5672, "sink_real[16]": 5673, "sink_real[4]": 5674, "sink_error[1]": 5675, "sink_imag[1]": 5676, "sink_imag[2]": 5677, "sink_real[2]": 5678, "sink_imag[5]": 5679, "sink_eop": 5680, "sink_imag[17]": 5681}