~/documents/fpga/gpu Î» vivado_tcl -source scripts/build.tcl 

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec  9 13:21:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source scripts/build.tcl
# read_verilog ./src/top.v
# read_xdc ./constr/basys3.xdc
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18695
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2086.406 ; gain = 439.828 ; free physical = 17221 ; free virtual = 55168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/pablo/documents/fpga/gpu/src/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/pablo/documents/fpga/gpu/src/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2159.344 ; gain = 512.766 ; free physical = 17144 ; free virtual = 55092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.156 ; gain = 530.578 ; free physical = 17132 ; free virtual = 55080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.156 ; gain = 530.578 ; free physical = 17132 ; free virtual = 55080
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.156 ; gain = 0.000 ; free physical = 17132 ; free virtual = 55080
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pablo/documents/fpga/gpu/constr/basys3.xdc]
Finished Parsing XDC File [/home/pablo/documents/fpga/gpu/constr/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pablo/documents/fpga/gpu/constr/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2273.895 ; gain = 0.000 ; free physical = 17082 ; free virtual = 55030
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2273.930 ; gain = 0.000 ; free physical = 17081 ; free virtual = 55029
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2273.930 ; gain = 627.352 ; free physical = 17098 ; free virtual = 55046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2281.898 ; gain = 635.320 ; free physical = 17098 ; free virtual = 55046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2281.898 ; gain = 635.320 ; free physical = 17098 ; free virtual = 55046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2281.898 ; gain = 635.320 ; free physical = 17096 ; free virtual = 55045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2281.898 ; gain = 635.320 ; free physical = 17068 ; free virtual = 55022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2330.898 ; gain = 684.320 ; free physical = 17013 ; free virtual = 54967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2330.898 ; gain = 684.320 ; free physical = 17013 ; free virtual = 54967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.914 ; gain = 693.336 ; free physical = 17013 ; free virtual = 54967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16868 ; free virtual = 54822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16868 ; free virtual = 54822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16869 ; free virtual = 54822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16869 ; free virtual = 54822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16869 ; free virtual = 54822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16869 ; free virtual = 54822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |FDRE   |    18|
|5     |IBUF   |     1|
|6     |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.727 ; gain = 877.148 ; free physical = 16869 ; free virtual = 54822
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2523.727 ; gain = 780.375 ; free physical = 16868 ; free virtual = 54822
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2523.734 ; gain = 877.148 ; free physical = 16869 ; free virtual = 54823
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.734 ; gain = 0.000 ; free physical = 16869 ; free virtual = 54823
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pablo/documents/fpga/gpu/constr/basys3.xdc]
Finished Parsing XDC File [/home/pablo/documents/fpga/gpu/constr/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.734 ; gain = 0.000 ; free physical = 17030 ; free virtual = 54984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 313104bb
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2523.762 ; gain = 1020.363 ; free physical = 17030 ; free virtual = 54984
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1966.589; main = 1966.589; forked = 329.697
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3240.242; main = 2523.730; forked = 958.340
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2523.762 ; gain = 0.000 ; free physical = 17035 ; free virtual = 54989

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19be99a9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.539 ; gain = 174.777 ; free physical = 16906 ; free virtual = 54860

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Phase 1 Initialization | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Phase 2 Timer Update And Timing Data Collection | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Retarget | Checksum: 19be99a9c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19be99a9c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Constant propagation | Checksum: 19be99a9c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Phase 5 Sweep | Checksum: 23aef44e1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2987.477 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Sweep | Checksum: 23aef44e1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23aef44e1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552
BUFG optimization | Checksum: 23aef44e1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23aef44e1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552
Shift Register Optimization | Checksum: 23aef44e1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23aef44e1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552
Post Processing Netlist | Checksum: 23aef44e1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552
Phase 9 Finalization | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.492 ; gain = 32.016 ; free physical = 16598 ; free virtual = 54552

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
Ending Netlist Obfuscation Task | Checksum: 1e0146cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16598 ; free virtual = 54552
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.492 ; gain = 495.730 ; free physical = 16598 ; free virtual = 54552
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16582 ; free virtual = 54536
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19e8303ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16582 ; free virtual = 54536
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.492 ; gain = 0.000 ; free physical = 16582 ; free virtual = 54536

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14d2d994a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3075.520 ; gain = 56.027 ; free physical = 16582 ; free virtual = 54536

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 23cf6c7d4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16582 ; free virtual = 54536

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23cf6c7d4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16582 ; free virtual = 54536
Phase 1 Placer Initialization | Checksum: 23cf6c7d4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16582 ; free virtual = 54536

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23cf6c7d4

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16582 ; free virtual = 54536

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23cf6c7d4

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16582 ; free virtual = 54536

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23cf6c7d4

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16582 ; free virtual = 54536

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d9278fa7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16578 ; free virtual = 54532

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1bd4186f9

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531
Phase 2 Global Placement | Checksum: 1bd4186f9

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd4186f9

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531
Phase 3 Detail Placement | Checksum: 13ac783ed

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13ac783ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ac783ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13ac783ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531
Phase 4.3 Placer Reporting | Checksum: 13ac783ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16577 ; free virtual = 54531

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ac783ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531
Ending Placer Task | Checksum: 105b8c2d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3107.535 ; gain = 88.043 ; free physical = 16577 ; free virtual = 54531
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1416decb ConstDB: 0 ShapeSum: 512087ae RouteDB: a0815c57
INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Restoration Checksum: NetGraph: 74f2ccf0 | NumContArr: c85f7bc1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c2a43deb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c2a43deb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c2a43deb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24faa9fbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.621  | TNS=0.000  | WHS=0.005  | THS=0.000  |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2273578c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e371266d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e371266d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 21232d406

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
Phase 4 Initial Routing | Checksum: 21232d406

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.337  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2abee4019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
Phase 5 Rip-up And Reroute | Checksum: 2abee4019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2abee4019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2abee4019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
Phase 6 Delay and Skew Optimization | Checksum: 2abee4019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.430  | TNS=0.000  | WHS=0.308  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 25b3c82c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
Phase 7 Post Hold Fix | Checksum: 25b3c82c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00757395 %
  Global Horizontal Routing Utilization  = 0.0121031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 25b3c82c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25b3c82c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 292c05128

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 292c05128

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.430  | TNS=0.000  | WHS=0.308  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 292c05128

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
Total Elapsed time in route_design: 7.74 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d7a91f39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d7a91f39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.535 ; gain = 0.000 ; free physical = 16596 ; free virtual = 54550
# write_bitstream -force top.bit
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pablo/documents/xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 3296.746 ; gain = 189.211 ; free physical = 16355 ; free virtual = 54312
Vivado% 
