$date
	Mon Jan 30 19:33:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Counter_TB $end
$var wire 4 ! AN_EN_TB [3:0] $end
$var reg 1 " clk_TB $end
$scope module Counter_TB $end
$var wire 1 # clk $end
$var reg 4 $ AN_EN [3:0] $end
$var reg 4 % cnt [3:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b1111 %
b1111 $
0#
0"
b1111 !
$end
#20000
b10 &
1"
1#
#40000
b11 &
0"
0#
#60000
b100 &
1"
1#
#80000
b101 &
0"
0#
