<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/MUX_ConfigId</NAME>
<BUILD_YEAR>2023</BUILD_YEAR>
<LATENCY block='lastTStep'>23</LATENCY>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Fri Dec  6 17:01:04 2024
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>in_2_vin0_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_chin0_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_real_din0_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_imag_din0_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_7_cp_len_tpl</NAME>
 <WIDTH>21</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_8_offset_tpl</NAME>
 <WIDTH>21</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_9_c_m_plane_sel_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_10_prach_tech_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_11_prcah_sym_start_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_12_prcah_sym_end_tpl</NAME>
 <WIDTH>19</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_13_prach_out_start_tpl</NAME>
 <WIDTH>7</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_14_prach_out_end_tpl</NAME>
 <WIDTH>10</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_5_SubFrame_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_6_prach_config_index_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_SFN_tpl</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_15_start_sym_tpl</NAME>
 <WIDTH>4</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_16_Subframe_cplane_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_17_SFN_cplane_tpl</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_2_vout_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_3_cout_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_TimeReference_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_5_cp_start_tpl</NAME>
 <WIDTH>22</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_6_gt_end_tpl</NAME>
 <WIDTH>23</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_7_prach_outstart_tpl</NAME>
 <WIDTH>7</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_8_prach_outend_tpl</NAME>
 <WIDTH>10</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<FUNIT>
 <FUNAME>GND</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>VCC</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>22</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Add1</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>And_rsrvd_fix</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>And1</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>BitCombine</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>CmpNE</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const1</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const2</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Const4</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>22</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux1</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux2</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux3</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux4</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>maxsym</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rsvd</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>startofsym</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelIn_cunroll_x</FUNAME>
 <FUTYPE>PORTIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelOut_cunroll_x</FUNAME>
 <FUTYPE>PORTOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
 <DELAY_CORRECTION>23</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_And1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_And2_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_BitExtract_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ10_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ11_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ12_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ3_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ4_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ5_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ6_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ7_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ8_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_CmpEQ9_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_Not_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_Or_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_Or1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_And1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_CmpEQ_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_CmpEQ1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_CmpEQ2_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_CmpEQ3_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_CmpEQ4_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_CmpEQ5_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Or_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Sub_x</FUNAME>
 <FUTYPE>SUB</FUTYPE>
 <LUT4>18</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_Or_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch1_latch_0L_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>21</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch2_latch_0L_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>21</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DefaultLatch_latch_0L_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_CmpEQ4_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_Const4_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_Const5_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_Const6_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_Loop_x</FUNAME>
 <FUTYPE>LOOP</FUTYPE>
 <LUT4>99</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_Loop1_x</FUNAME>
 <FUTYPE>LOOP</FUTYPE>
 <LUT4>99</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_delay_valid_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_And_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_CmpEQ_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_CmpEQ1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_latch_0L_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_CmpEQ3_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_delay_valid1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_Or_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_StartSymLatch_at_oth_SubFN_DefaultLatch1_latch_0L_Mux_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment_CmpEQ_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment_Const6_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment_Mux4_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>22</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment_Sub_x</FUNAME>
 <FUTYPE>SUB</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Sub_PostCast_primWireOut_sel_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_Timeoffset_scaling_adjustment_Sub_PostCast_primWireOut_sel_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>normYNoLeadOne_uid192_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>normYIsOneC2_uid193_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>normYIsOneC2_uid196_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>normYIsOne_uid197_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>yIsZero_uid198_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>invResPostOneHandling_uid199_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOOKUP</FUTYPE>
 <LUT4>18</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>oneInvRes_uid202_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>invResPostOneHandling2_uid203_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>18</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>cWOut_uid204_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rShiftCount_uid205_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>SUB</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>prodPostRightShiftPost_uid208_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>allOnes_uid209_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>invAllOnes_uid211_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>prodPostRightShiftPostRnd_uid213_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>prodPostRightShiftPostRndRange_uid214_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>cstValOvf_uid215_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>resFinal_uid216_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>17</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rVStage_uid219_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>vCount_uid220_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>mO_uid221_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>vStage_uid222_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>cStage_uid223_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>vStagei_uid225_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>zs_uid226_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>vCount_uid228_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>vStagei_uid231_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rVStage_uid233_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>vCount_uid234_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>r_uid235_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>updatedY_uid194_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_q_const</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Convert1_rnd_x_sel</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LShift_fs</FUNAME>
 <FUTYPE>BITSHIFT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LShift1_fs</FUNAME>
 <FUTYPE>BITSHIFT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>startsym_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2048</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF0_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF1_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF2_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF3_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF4_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF5_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF6_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF7_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF8_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_SufF9_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>1024</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_X_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>256</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_SufF1_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2048</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_SufF6_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2048</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_SufF7_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2048</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_SufF8_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2048</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_SufF9_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2048</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>2560</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Y_x_lutmem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>512</BITS>
 <BLOCKS>1</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage0Idx1Rng2_uid291_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage0Idx1_uid292_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage0Idx2_uid295_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage0_uid298_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage1Idx1Rng1_uid300_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage1Idx1_uid301_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStage1_uid303_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0Idx1Rng1_uid307_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0Idx1_uid309_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0Idx2Rng2_uid310_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0Idx2_uid312_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0Idx3Rng3_uid313_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0Idx3_uid315_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage0_uid317_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>60</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx1Rng4_uid318_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx1_uid320_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx2Rng8_uid321_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx2Pad8_uid322_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx2_uid323_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx3Rng12_uid324_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx3Pad12_uid325_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1Idx3_uid326_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>BITJOIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStage1_uid328_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>60</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Mult_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>prodXInvY_uid206_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>15</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rightShiftStageSel0Dto0_uid316_prodPostRightShift_uid207_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_bit_select_merged</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>rVStage_uid227_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_bit_select_merged</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>leftShiftStageSel0Dto1_uid297_normY_uid191_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_bit_select_merged</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Y_x_lutmem_r_18</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>18</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist1_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist3_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_11</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist4_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_X_x_lutmem_r_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist5_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Convert1_rnd_x_sel_b_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist6_r_uid235_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_q_6</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>6</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_vStage_uid222_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_b_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_vCount_uid220_zCount_uid190_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist9_prodPostRightShiftPost_uid208_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_b_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist10_prodPostRightShiftPost_uid208_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Divide1_x_b_2</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist11_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Sub_PostCast_primWireOut_sel_x_b_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist12_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_SFN_SubFN_valid_gen_And_x_q_21</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>10</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>20</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist13_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_DelayValid_Delayed_valid_gen_CmpEQ4_x_q_19</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>9</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>18</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist14_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_Or_x_q_18</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>8</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>17</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist15_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_4G_Config_Index_And2_x_q_17</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>8</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>16</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist16_ChannelIn_cunroll_x_in_2_vin0_tpl_22</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>11</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>22</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist20_ChannelIn_cunroll_x_in_9_c_m_plane_sel_tpl_3</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>3</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist21_ChannelIn_cunroll_x_in_9_c_m_plane_sel_tpl_22</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>10</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>19</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist22_ChannelIn_cunroll_x_in_10_prach_tech_tpl_21</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>11</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>21</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist23_ChannelIn_cunroll_x_in_11_prcah_sym_start_tpl_3</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>3</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist24_ChannelIn_cunroll_x_in_12_prcah_sym_end_tpl_3</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>19</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>3</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist27_ChannelIn_cunroll_x_in_5_SubFrame_tpl_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist28_ChannelIn_cunroll_x_in_5_SubFrame_tpl_3</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>8</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist30_ChannelIn_cunroll_x_in_4_SFN_tpl_4</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>24</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>4</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist31_ChannelIn_cunroll_x_in_4_SFN_tpl_5</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist33_ChannelIn_cunroll_x_in_4_SFN_tpl_23</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>18</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>3</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist34_ChannelIn_cunroll_x_in_15_start_sym_tpl_2</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist35_ChannelIn_cunroll_x_in_15_start_sym_tpl_3</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist38_CmpNE_q_21</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>11</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>21</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist39_CmpNE_q_22</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_5G_Config_Index_unpaired_X_x_lutmem_r_10_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist17_ChannelIn_cunroll_x_in_3_chin0_tpl_23_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist17_ChannelIn_cunroll_x_in_3_chin0_tpl_23_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist17_ChannelIn_cunroll_x_in_3_chin0_tpl_23_offset</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist17_ChannelIn_cunroll_x_in_3_chin0_tpl_23_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist18_ChannelIn_cunroll_x_in_1_real_din0_tpl_23_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist18_ChannelIn_cunroll_x_in_1_real_din0_tpl_23_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist18_ChannelIn_cunroll_x_in_1_real_din0_tpl_23_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist19_ChannelIn_cunroll_x_in_1_imag_din0_tpl_23_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist19_ChannelIn_cunroll_x_in_1_imag_din0_tpl_23_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist19_ChannelIn_cunroll_x_in_1_imag_din0_tpl_23_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist25_ChannelIn_cunroll_x_in_13_prach_out_start_tpl_23_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist25_ChannelIn_cunroll_x_in_13_prach_out_start_tpl_23_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist25_ChannelIn_cunroll_x_in_13_prach_out_start_tpl_23_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist26_ChannelIn_cunroll_x_in_14_prach_out_end_tpl_23_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist26_ChannelIn_cunroll_x_in_14_prach_out_end_tpl_23_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist26_ChannelIn_cunroll_x_in_14_prach_out_end_tpl_23_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>25</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>7</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist29_ChannelIn_cunroll_x_in_5_SubFrame_tpl_23_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_outputreg0</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>24</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_rdcnt</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_wraddr</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_mem_last</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_cmp</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>2</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_cmpReg</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_notEnable</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_nor</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_sticky_ena</FUNAME>
 <FUTYPE>REG</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist32_ChannelIn_cunroll_x_in_4_SFN_tpl_20_enaAnd</FUNAME>
 <FUTYPE>LOGICAL</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist36_Mux2_q_20_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>45</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist36_Mux2_q_20_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist36_Mux2_q_20_offset</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist36_Mux2_q_20_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist37_Mux_q_20_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>45</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist37_Mux_q_20_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>5</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist37_Mux_q_20_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>6</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<TOTAL>
 <LUT4>1392</LUT4>
 <MULT>2</MULT>
 <BITS>25856</BITS>
 <BLOCKS>19</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
