WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500109 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000109 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6251881 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6251881 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14519586 heartbeat IPC: 1.05 cumulative IPC: 0.6048 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 31260146 heartbeat IPC: 0.5974 cumulative IPC: 0.5998 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 47901888 heartbeat IPC: 0.6009 cumulative IPC: 0.6002 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 64578469 heartbeat IPC: 0.5996 cumulative IPC: 0.6001 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 81284019 heartbeat IPC: 0.5986 cumulative IPC: 0.5997 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 98068731 heartbeat IPC: 0.5958 cumulative IPC: 0.599 (Simulation time: 00 hr 07 min 04 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv700.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000001 cycles: 114481443 heartbeat IPC: 0.6093 cumulative IPC: 0.6006 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 130724904 heartbeat IPC: 0.6156 cumulative IPC: 0.6025 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 147084986 heartbeat IPC: 0.6112 cumulative IPC: 0.6036 (Simulation time: 00 hr 10 min 21 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 163376385 heartbeat IPC: 0.6138 cumulative IPC: 0.6046 (Simulation time: 00 hr 11 min 26 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 165342825 cumulative IPC: 0.6048 (Simulation time: 00 hr 11 min 59 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 165342825 cumulative IPC: 0.6048 (Simulation time: 00 hr 11 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv700.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6048 instructions: 100000003 cycles: 165342825
CPU 0 Branch Prediction Accuracy: 71.94% MPKI: 50.41 Average ROB Occupancy at Mispredict: 3.971
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.466
BRANCH_INDIRECT: 35.1
BRANCH_CONDITIONAL: 9.85
BRANCH_DIRECT_CALL: 1.58
BRANCH_INDIRECT_CALL: 2.16
BRANCH_RETURN: 1.22

L1D TOTAL        ACCESS:   33853401 HIT:   29779504 MISS:    4073897
L1D LOAD         ACCESS:   20477446 HIT:   18060793 MISS:    2416653
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13336558 HIT:   11717773 MISS:    1618785
L1D TRANSLATION  ACCESS:      39397 HIT:        938 MISS:      38459
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.24 cycles
L1I TOTAL        ACCESS:   12771457 HIT:    5065981 MISS:    7705476
L1I LOAD         ACCESS:   12771457 HIT:    5065981 MISS:    7705476
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.446 cycles
L2C TOTAL        ACCESS:    9767671 HIT:    9253421 MISS:     514250
L2C LOAD         ACCESS:    8076645 HIT:    7632180 MISS:     444465
L2C RFO          ACCESS:     583354 HIT:     553337 MISS:      30017
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1069253 HIT:    1055058 MISS:      14195
L2C TRANSLATION  ACCESS:      38419 HIT:      12846 MISS:      25573
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 44.69 cycles
LLC TOTAL        ACCESS:     541712 HIT:     464234 MISS:      77478
LLC LOAD         ACCESS:     444465 HIT:     387967 MISS:      56498
LLC RFO          ACCESS:      30017 HIT:      22800 MISS:       7217
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      41657 HIT:      39753 MISS:       1904
LLC TRANSLATION  ACCESS:      25573 HIT:      13714 MISS:      11859
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 166.6 cycles
cpu0_DTLB TOTAL        ACCESS:   27023641 HIT:   25774173 MISS:    1249468
cpu0_DTLB LOAD         ACCESS:   27023641 HIT:   25774173 MISS:    1249468
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.948 cycles
cpu0_ITLB TOTAL        ACCESS:   11315299 HIT:    9145228 MISS:    2170071
cpu0_ITLB LOAD         ACCESS:   11315299 HIT:    9145228 MISS:    2170071
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.034 cycles
cpu0_STLB TOTAL        ACCESS:    2076295 HIT:    2049677 MISS:      26618
cpu0_STLB LOAD         ACCESS:    2076295 HIT:    2049677 MISS:      26618
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 139.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29718
  ROW_BUFFER_MISS:      45853
 AVG DBUS CONGESTED CYCLE: 3.916
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        433
  FULL:       1442
