--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -1.103(R)|    2.670(R)|clk               |   0.000|
coin2       |   -1.069(R)|    2.644(R)|clk               |   0.000|
coin5       |   -0.908(R)|    2.515(R)|clk               |   0.000|
price<0>    |   -1.262(R)|    2.799(R)|clk               |   0.000|
price<1>    |   -0.166(R)|    1.923(R)|clk               |   0.000|
price<2>    |   -0.991(R)|    2.581(R)|clk               |   0.000|
price<3>    |   -0.291(R)|    2.022(R)|clk               |   0.000|
price<4>    |   -0.970(R)|    2.564(R)|clk               |   0.000|
reset       |   -1.213(R)|    2.759(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sel_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -1.538(R)|    3.214(R)|clk               |   0.000|
coin2       |   -1.504(R)|    3.188(R)|clk               |   0.000|
coin5       |   -1.343(R)|    3.059(R)|clk               |   0.000|
price<0>    |   -1.697(R)|    3.343(R)|clk               |   0.000|
price<1>    |   -0.601(R)|    2.467(R)|clk               |   0.000|
price<2>    |   -1.426(R)|    3.125(R)|clk               |   0.000|
price<3>    |   -0.726(R)|    2.566(R)|clk               |   0.000|
price<4>    |   -1.405(R)|    3.108(R)|clk               |   0.000|
reset       |   -1.648(R)|    3.303(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |    9.971(R)|clk               |   0.000|
clk_2           |   10.637(R)|clk               |   0.000|
digit_select<0> |   12.220(R)|clk               |   0.000|
digit_select<1> |   11.924(R)|clk               |   0.000|
digit_select<2> |   12.088(R)|clk               |   0.000|
digit_select<3> |   11.868(R)|clk               |   0.000|
release_can     |    9.086(R)|clk               |   0.000|
seven_segment<0>|   14.756(R)|clk               |   0.000|
seven_segment<1>|   15.629(R)|clk               |   0.000|
seven_segment<2>|   15.121(R)|clk               |   0.000|
seven_segment<3>|   14.689(R)|clk               |   0.000|
seven_segment<4>|   14.791(R)|clk               |   0.000|
seven_segment<5>|   14.725(R)|clk               |   0.000|
seven_segment<6>|   14.847(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock sel_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |   10.515(R)|clk               |   0.000|
clk_2           |   11.181(R)|clk               |   0.000|
digit_select<0> |   12.764(R)|clk               |   0.000|
digit_select<1> |   12.468(R)|clk               |   0.000|
digit_select<2> |   12.632(R)|clk               |   0.000|
digit_select<3> |   12.412(R)|clk               |   0.000|
release_can     |    9.630(R)|clk               |   0.000|
seven_segment<0>|   15.300(R)|clk               |   0.000|
seven_segment<1>|   16.173(R)|clk               |   0.000|
seven_segment<2>|   15.665(R)|clk               |   0.000|
seven_segment<3>|   15.233(R)|clk               |   0.000|
seven_segment<4>|   15.335(R)|clk               |   0.000|
seven_segment<5>|   15.269(R)|clk               |   0.000|
seven_segment<6>|   15.391(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.332|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    5.987|         |         |         |
sel_man        |    5.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    5.987|         |         |         |
sel_man        |    5.987|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 11 18:37:20 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



