Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Feb 16 14:02:28 2026
| Host         : DESKTOP-DI504CJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_alarm_timing_summary_routed.rpt -pb top_alarm_timing_summary_routed.pb -rpx top_alarm_timing_summary_routed.rpx -warn_on_violation
| Design       : top_alarm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.315        0.000                      0                  129        0.152        0.000                      0                  129        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.315        0.000                      0                  129        0.152        0.000                      0                  129        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.021     9.351    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    u_tick/CLK
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[24]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    u_tick/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.021     9.351    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    u_tick/CLK
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[25]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    u_tick/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.021     9.351    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516    14.857    u_tick/CLK
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[26]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    14.666    u_tick/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.781%)  route 3.358ns (80.219%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     9.342    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[0]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    u_tick/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.781%)  route 3.358ns (80.219%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     9.342    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    u_tick/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.781%)  route 3.358ns (80.219%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     9.342    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[2]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    u_tick/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.781%)  route 3.358ns (80.219%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     9.342    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[3]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    u_tick/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          0.879     9.209    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.858    u_tick/CLK
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[16]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_R)       -0.429    14.667    u_tick/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          0.879     9.209    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.858    u_tick/CLK
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[17]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_R)       -0.429    14.667    u_tick/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.431%)  route 3.225ns (79.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_tick/CLK
    SLICE_X5Y3           FDRE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u_tick/cnt_reg[5]/Q
                         net (fo=2, routed)           1.064     6.677    u_tick/cnt_reg[5]
    SLICE_X4Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u_tick/tick_i_6/O
                         net (fo=1, routed)           0.439     7.239    u_tick/tick_i_6_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124     7.363 f  u_tick/tick_i_3/O
                         net (fo=2, routed)           0.843     8.206    u_tick/tick_i_3_n_0
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.330 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          0.879     9.209    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517    14.858    u_tick/CLK
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[18]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_R)       -0.429    14.667    u_tick/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[0]/Q
                         net (fo=8, routed)           0.099     1.715    min_reg_n_0_[0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  min[5]_i_2/O
                         net (fo=1, routed)           0.000     1.760    min[5]
    SLICE_X6Y7           FDRE                                         r  min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  min_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     1.608    min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  hour_reg[1]/Q
                         net (fo=8, routed)           0.144     1.762    hour_reg_n_0_[1]
    SLICE_X2Y7           LUT5 (Prop_lut5_I1_O)        0.048     1.810 r  hour[4]_i_2/O
                         net (fo=1, routed)           0.000     1.810    hour[4]_i_2_n_0
    SLICE_X2Y7           FDRE                                         r  hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  hour_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.621    hour_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  hour_reg[1]/Q
                         net (fo=8, routed)           0.144     1.762    hour_reg_n_0_[1]
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  hour[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    hour[3]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  hour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  hour_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120     1.610    hour_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.120%)  route 0.164ns (46.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[0]/Q
                         net (fo=8, routed)           0.164     1.780    min_reg_n_0_[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    min[4]
    SLICE_X6Y8           FDRE                                         r  min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  min_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.120     1.611    min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  sec_reg[5]/Q
                         net (fo=6, routed)           0.135     1.756    sec_reg_n_0_[5]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    sec[4]
    SLICE_X3Y2           FDRE                                         r  sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sec_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092     1.571    sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.340%)  route 0.138ns (42.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sec_reg[5]/Q
                         net (fo=6, routed)           0.138     1.759    sec_reg_n_0_[5]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  sec[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    sec[5]
    SLICE_X3Y2           FDRE                                         r  sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sec_reg[5]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092     1.571    sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 buzz_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.274ns (71.695%)  route 0.108ns (28.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  buzz_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  buzz_div_reg[2]/Q
                         net (fo=1, routed)           0.108     1.751    buzz_div_reg_n_0_[2]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  buzz_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    buzz_div_reg[0]_i_1_n_5
    SLICE_X2Y0           FDRE                                         r  buzz_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  buzz_div_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.134     1.613    buzz_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alarm/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.352%)  route 0.169ns (47.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  sec_reg[2]/Q
                         net (fo=7, routed)           0.169     1.788    u_alarm/Q[2]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045     1.833 r  u_alarm/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.000     1.833    u_alarm/led_OBUF[0]
    SLICE_X3Y3           FDRE                                         r  u_alarm/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    u_alarm/CLK
    SLICE_X3Y3           FDRE                                         r  u_alarm/state_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091     1.585    u_alarm/state_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buzz_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  buzz_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  buzz_div_reg[1]/Q
                         net (fo=1, routed)           0.108     1.751    buzz_div_reg_n_0_[1]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.862 r  buzz_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.862    buzz_div_reg[0]_i_1_n_6
    SLICE_X2Y0           FDRE                                         r  buzz_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  buzz_div_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.134     1.613    buzz_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 buzz_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  buzz_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  buzz_div_reg[14]/Q
                         net (fo=1, routed)           0.114     1.757    buzz_div_reg_n_0_[14]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  buzz_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    buzz_div_reg[12]_i_1_n_5
    SLICE_X2Y3           FDRE                                         r  buzz_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  buzz_div_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.134     1.612    buzz_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y0     buzz_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     buzz_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     buzz_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buzz_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buzz_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buzz_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buzz_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     buzz_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     buzz_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buzz_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buzz_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buzz_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buzz_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buzz_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buzz_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.702ns  (logic 5.083ns (40.015%)  route 7.619ns (59.985%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.575     3.029    u_alarm/btnU_IBUF
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     3.153 r  u_alarm/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.044     9.197    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.702 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.702    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 5.083ns (61.934%)  route 3.124ns (38.066%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.461     2.915    u_alarm/btnU_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.124     3.039 r  u_alarm/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.663     4.702    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.206 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.206    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.473ns (61.968%)  route 0.904ns (38.032%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.577     0.799    u_alarm/btnU_IBUF
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.844 r  u_alarm/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.327     1.171    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.377 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.377    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.543ns  (logic 1.473ns (32.420%)  route 3.070ns (67.580%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=2, routed)           0.633     0.855    u_alarm/btnU_IBUF
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_alarm/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.437     3.337    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.543 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.543    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.021ns  (logic 4.209ns (35.013%)  route 7.812ns (64.987%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  sec_reg[5]/Q
                         net (fo=6, routed)           0.818     6.434    u_alarm/Q[5]
    SLICE_X3Y3           LUT4 (Prop_lut4_I2_O)        0.124     6.558 f  u_alarm/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.950     7.508    u_alarm/led_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.632 r  u_alarm/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.044    13.677    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    17.181 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.181    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 4.725ns (41.609%)  route 6.631ns (58.391%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  hour_reg[2]/Q
                         net (fo=8, routed)           0.891     6.468    u_disp/seg_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.299     6.767 r  u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.962     7.729    u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.853 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.026     8.879    u_disp/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.152     9.031 r  u_disp/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.752    12.783    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.514 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.514    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 4.713ns (41.642%)  route 6.605ns (58.358%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  hour_reg[2]/Q
                         net (fo=8, routed)           0.891     6.468    u_disp/seg_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.299     6.767 r  u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.962     7.729    u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.853 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.878     8.731    u_disp/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I0_O)        0.153     8.884 r  u_disp/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.874    12.758    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    16.475 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.475    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.154ns  (logic 4.486ns (40.217%)  route 6.668ns (59.783%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  hour_reg[2]/Q
                         net (fo=8, routed)           0.891     6.468    u_disp/seg_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.299     6.767 r  u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.962     7.729    u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.853 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.026     8.879    u_disp/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.003 r  u_disp/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.790    12.793    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.313 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.313    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.079ns  (logic 4.502ns (40.631%)  route 6.578ns (59.369%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  hour_reg[2]/Q
                         net (fo=8, routed)           0.891     6.468    u_disp/seg_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.299     6.767 r  u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.962     7.729    u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.853 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.878     8.731    u_disp/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     8.855 r  u_disp/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.847    12.702    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.238 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.238    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.957ns  (logic 4.754ns (43.392%)  route 6.202ns (56.608%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  hour_reg[2]/Q
                         net (fo=8, routed)           0.891     6.468    u_disp/seg_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.299     6.767 r  u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.962     7.729    u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.853 r  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.887     8.740    u_disp/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.150     8.890 r  u_disp/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.463    12.353    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.762    16.115 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.115    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.764ns  (logic 4.661ns (43.305%)  route 6.102ns (56.695%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  min_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  min_reg[4]/Q
                         net (fo=11, routed)          0.853     6.527    u_disp/Q[4]
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.152     6.679 r  u_disp/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.588     7.267    u_disp/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.332     7.599 r  u_disp/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.963     8.561    u_disp/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.124     8.685 r  u_disp/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.698    12.384    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.919 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.919    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.356ns  (logic 4.470ns (43.166%)  route 5.886ns (56.834%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  hour_reg[2]/Q
                         net (fo=8, routed)           0.891     6.468    u_disp/seg_OBUF[6]_inst_i_2_0[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.299     6.767 f  u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.962     7.729    u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.124     7.853 f  u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.887     8.740    u_disp/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124     8.864 r  u_disp/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.146    12.010    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.514 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.514    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 4.315ns (44.664%)  route 5.346ns (55.336%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_disp/CLK
    SLICE_X4Y6           FDRE                                         r  u_disp/refresh_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  u_disp/refresh_cnt_reg[16]/Q
                         net (fo=12, routed)          1.231     6.844    u_disp/scan[0]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.153     6.997 r  u_disp/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.115    11.111    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.706    14.818 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.818    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.314ns (47.699%)  route 4.730ns (52.301%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    u_disp/CLK
    SLICE_X4Y6           FDRE                                         r  u_disp/refresh_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  u_disp/refresh_cnt_reg[16]/Q
                         net (fo=12, routed)          1.231     6.844    u_disp/scan[0]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.153     6.997 r  u_disp/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.498    10.495    an_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.705    14.200 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    14.200    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_alarm/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.392ns (73.775%)  route 0.495ns (26.225%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.478    u_alarm/CLK
    SLICE_X3Y3           FDRE                                         r  u_alarm/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_alarm/state_reg/Q
                         net (fo=2, routed)           0.168     1.787    u_alarm/state
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  u_alarm/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.327     2.159    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.365 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.365    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.482ns (48.978%)  route 1.543ns (51.022%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[2]/Q
                         net (fo=10, routed)          0.197     1.813    u_disp/Q[2]
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.858 f  u_disp/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.058     1.916    u_disp/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  u_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.194     2.155    u_disp/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  u_disp/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.094     3.294    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.500 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.500    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.468ns (47.755%)  route 1.606ns (52.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    u_disp/CLK
    SLICE_X4Y6           FDRE                                         r  u_disp/refresh_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  u_disp/refresh_cnt_reg[16]/Q
                         net (fo=12, routed)          0.252     1.869    u_disp/scan[0]
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.049     1.918 r  u_disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.355     3.273    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.551 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.551    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.410ns (45.230%)  route 1.707ns (54.770%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    u_disp/CLK
    SLICE_X4Y6           FDRE                                         r  u_disp/refresh_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  u_disp/refresh_cnt_reg[17]/Q
                         net (fo=12, routed)          0.219     1.837    u_disp/scan[1]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  u_disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.488     3.369    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.593 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.593    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.466ns (46.893%)  route 1.660ns (53.107%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    u_disp/CLK
    SLICE_X4Y6           FDRE                                         r  u_disp/refresh_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_disp/refresh_cnt_reg[17]/Q
                         net (fo=12, routed)          0.219     1.837    u_disp/scan[1]
    SLICE_X6Y8           LUT2 (Prop_lut2_I0_O)        0.048     1.885 r  u_disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.441     3.325    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     4.602 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.602    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/refresh_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.451ns (45.389%)  route 1.746ns (54.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    u_disp/CLK
    SLICE_X4Y6           FDRE                                         r  u_disp/refresh_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_disp/refresh_cnt_reg[17]/Q
                         net (fo=12, routed)          0.450     2.067    u_disp/scan[1]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.043     2.110 r  u_disp/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.295     3.406    an_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         1.267     4.672 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     4.672    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.265ns  (logic 1.512ns (46.314%)  route 1.753ns (53.686%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[2]/Q
                         net (fo=10, routed)          0.197     1.813    u_disp/Q[2]
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.858 f  u_disp/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.058     1.916    u_disp/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  u_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.122     2.083    u_disp/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I2_O)        0.045     2.128 r  u_disp/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.375     3.504    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.740 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.740    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.585ns (47.861%)  route 1.727ns (52.139%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[2]/Q
                         net (fo=10, routed)          0.197     1.813    u_disp/Q[2]
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.858 f  u_disp/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.058     1.916    u_disp/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  u_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.194     2.155    u_disp/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I2_O)        0.048     2.203 r  u_disp/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.278     3.481    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.306     4.787 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.787    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.497ns (44.413%)  route 1.873ns (55.587%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[2]/Q
                         net (fo=10, routed)          0.197     1.813    u_disp/Q[2]
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.858 r  u_disp/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.058     1.916    u_disp/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.961 f  u_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.215     2.176    u_disp/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I2_O)        0.045     2.221 r  u_disp/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.404     3.625    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.846 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.846    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.424ns  (logic 1.512ns (44.175%)  route 1.911ns (55.825%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  min_reg[2]/Q
                         net (fo=10, routed)          0.197     1.813    u_disp/Q[2]
    SLICE_X4Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.858 f  u_disp/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.058     1.916    u_disp/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  u_disp/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.210     2.171    u_disp/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I2_O)        0.045     2.216 r  u_disp/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.446     3.662    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.899 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.899    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.565ns (31.706%)  route 3.372ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.021     4.937    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516     4.857    u_tick/CLK
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.565ns (31.706%)  route 3.372ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.021     4.937    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516     4.857    u_tick/CLK
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.565ns (31.706%)  route 3.372ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.021     4.937    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.516     4.857    u_tick/CLK
    SLICE_X5Y8           FDRE                                         r  u_tick/cnt_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.565ns (31.763%)  route 3.363ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     4.928    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518     4.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.565ns (31.763%)  route 3.363ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     4.928    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518     4.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.565ns (31.763%)  route 3.363ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     4.928    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518     4.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.565ns (31.763%)  route 3.363ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          1.012     4.928    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518     4.859    u_tick/CLK
    SLICE_X5Y2           FDRE                                         r  u_tick/cnt_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.565ns (32.645%)  route 3.230ns (67.355%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          0.879     4.795    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517     4.858    u_tick/CLK
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.565ns (32.645%)  route 3.230ns (67.355%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          0.879     4.795    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517     4.858    u_tick/CLK
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_tick/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.565ns (32.645%)  route 3.230ns (67.355%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          2.351     3.792    u_tick/SR[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.916 r  u_tick/cnt[0]_i_1/O
                         net (fo=27, routed)          0.879     4.795    u_tick/cnt[0]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.517     4.858    u_tick/CLK
    SLICE_X5Y6           FDRE                                         r  u_tick/cnt_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            hour_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.502     0.712    btnC_IBUF
    SLICE_X3Y7           FDRE                                         r  hour_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            hour_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.502     0.712    btnC_IBUF
    SLICE_X3Y7           FDRE                                         r  hour_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            hour_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.502     0.712    btnC_IBUF
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  hour_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            hour_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.502     0.712    btnC_IBUF
    SLICE_X2Y7           FDRE                                         r  hour_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  hour_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            hour_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.502     0.712    btnC_IBUF
    SLICE_X2Y7           FDRE                                         r  hour_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  hour_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            min_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.210ns (29.375%)  route 0.504ns (70.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.504     0.713    btnC_IBUF
    SLICE_X4Y8           FDRE                                         r  min_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  min_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            min_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.210ns (26.964%)  route 0.568ns (73.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.568     0.777    btnC_IBUF
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  min_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            min_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.210ns (25.570%)  route 0.610ns (74.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.610     0.819    btnC_IBUF
    SLICE_X7Y7           FDRE                                         r  min_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  min_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            min_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.210ns (25.570%)  route 0.610ns (74.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.610     0.819    btnC_IBUF
    SLICE_X7Y7           FDRE                                         r  min_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  min_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            min_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.210ns (25.570%)  route 0.610ns (74.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=41, routed)          0.610     0.819    btnC_IBUF
    SLICE_X6Y7           FDRE                                         r  min_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  min_reg[5]/C





