// Seed: 1350073218
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    output tri id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11
);
  id_13(
      id_6, 1, 1, 1, 1
  );
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    output uwire id_5,
    output wand id_6,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    output wand id_10,
    output tri1 id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    output tri id_15,
    output wire id_16
);
  logic [7:0][1] id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_12,
      id_5,
      id_0,
      id_6,
      id_12,
      id_9,
      id_2,
      id_3,
      id_14,
      id_9
  );
  assign modCall_1.type_6 = 0;
endmodule
