ARM GAS  /tmp/cclUFvTi.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cclUFvTi.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/cclUFvTi.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/cclUFvTi.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 111              		.loc 1 92 3 view .LVU21
 112              		.loc 1 92 15 is_stmt 0 view .LVU22
 113 0000 0268     		ldr	r2, [r0]
 114              		.loc 1 92 5 view .LVU23
 115 0002 094B     		ldr	r3, .L12
 116 0004 9A42     		cmp	r2, r3
 117 0006 00D0     		beq	.L11
 118 0008 7047     		bx	lr
 119              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 120              		.loc 1 91 1 view .LVU24
 121 000a 82B0     		sub	sp, sp, #8
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 8
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 124              		.loc 1 98 5 is_stmt 1 view .LVU25
 125              	.LBB5:
 126              		.loc 1 98 5 view .LVU26
 127              		.loc 1 98 5 view .LVU27
 128 000c 03F50233 		add	r3, r3, #133120
 129 0010 DA69     		ldr	r2, [r3, #28]
 130 0012 42F00402 		orr	r2, r2, #4
 131 0016 DA61     		str	r2, [r3, #28]
 132              		.loc 1 98 5 view .LVU28
ARM GAS  /tmp/cclUFvTi.s 			page 5


 133 0018 DB69     		ldr	r3, [r3, #28]
 134 001a 03F00403 		and	r3, r3, #4
 135 001e 0193     		str	r3, [sp, #4]
 136              		.loc 1 98 5 view .LVU29
 137 0020 019B     		ldr	r3, [sp, #4]
 138              	.LBE5:
 139              		.loc 1 98 5 discriminator 1 view .LVU30
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****   }
 104:Core/Src/stm32f1xx_hal_msp.c **** 
 105:Core/Src/stm32f1xx_hal_msp.c **** }
 140              		.loc 1 105 1 is_stmt 0 view .LVU31
 141 0022 02B0     		add	sp, sp, #8
 142              	.LCFI3:
 143              		.cfi_def_cfa_offset 0
 144              		@ sp needed
 145 0024 7047     		bx	lr
 146              	.L13:
 147 0026 00BF     		.align	2
 148              	.L12:
 149 0028 00080040 		.word	1073743872
 150              		.cfi_endproc
 151              	.LFE66:
 153              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 154              		.align	1
 155              		.global	HAL_TIM_Base_MspDeInit
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	HAL_TIM_Base_MspDeInit:
 161              	.LVL4:
 162              	.LFB67:
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c **** /**
 108:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 109:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 110:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 111:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 112:Core/Src/stm32f1xx_hal_msp.c ****   */
 113:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 114:Core/Src/stm32f1xx_hal_msp.c **** {
 163              		.loc 1 114 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 115:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM4)
 168              		.loc 1 115 3 view .LVU33
 169              		.loc 1 115 15 is_stmt 0 view .LVU34
 170 0000 0268     		ldr	r2, [r0]
 171              		.loc 1 115 5 view .LVU35
 172 0002 054B     		ldr	r3, .L17
 173 0004 9A42     		cmp	r2, r3
 174 0006 00D0     		beq	.L16
ARM GAS  /tmp/cclUFvTi.s 			page 6


 175              	.L14:
 116:Core/Src/stm32f1xx_hal_msp.c ****   {
 117:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 0 */
 120:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 121:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 122:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 1 */
 125:Core/Src/stm32f1xx_hal_msp.c ****   }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c **** }
 176              		.loc 1 127 1 view .LVU36
 177 0008 7047     		bx	lr
 178              	.L16:
 121:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 179              		.loc 1 121 5 is_stmt 1 view .LVU37
 180 000a 044A     		ldr	r2, .L17+4
 181 000c D369     		ldr	r3, [r2, #28]
 182 000e 23F00403 		bic	r3, r3, #4
 183 0012 D361     		str	r3, [r2, #28]
 184              		.loc 1 127 1 is_stmt 0 view .LVU38
 185 0014 F8E7     		b	.L14
 186              	.L18:
 187 0016 00BF     		.align	2
 188              	.L17:
 189 0018 00080040 		.word	1073743872
 190 001c 00100240 		.word	1073876992
 191              		.cfi_endproc
 192              	.LFE67:
 194              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_UART_MspInit
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	HAL_UART_MspInit:
 202              	.LVL5:
 203              	.LFB68:
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c **** /**
 130:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP Initialization
 131:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 132:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 133:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 134:Core/Src/stm32f1xx_hal_msp.c ****   */
 135:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 136:Core/Src/stm32f1xx_hal_msp.c **** {
 204              		.loc 1 136 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 32
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		.loc 1 136 1 is_stmt 0 view .LVU40
 209 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 210              	.LCFI4:
 211              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/cclUFvTi.s 			page 7


 212              		.cfi_offset 4, -20
 213              		.cfi_offset 5, -16
 214              		.cfi_offset 6, -12
 215              		.cfi_offset 7, -8
 216              		.cfi_offset 14, -4
 217 0002 89B0     		sub	sp, sp, #36
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 56
 137:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 220              		.loc 1 137 3 is_stmt 1 view .LVU41
 221              		.loc 1 137 20 is_stmt 0 view .LVU42
 222 0004 0023     		movs	r3, #0
 223 0006 0493     		str	r3, [sp, #16]
 224 0008 0593     		str	r3, [sp, #20]
 225 000a 0693     		str	r3, [sp, #24]
 226 000c 0793     		str	r3, [sp, #28]
 138:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 227              		.loc 1 138 3 is_stmt 1 view .LVU43
 228              		.loc 1 138 11 is_stmt 0 view .LVU44
 229 000e 0368     		ldr	r3, [r0]
 230              		.loc 1 138 5 view .LVU45
 231 0010 314A     		ldr	r2, .L25
 232 0012 9342     		cmp	r3, r2
 233 0014 04D0     		beq	.L23
 139:Core/Src/stm32f1xx_hal_msp.c ****   {
 140:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 143:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 144:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 148:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 149:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 150:Core/Src/stm32f1xx_hal_msp.c ****     */
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 154:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 156:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 158:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 163:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c ****   }
 168:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 234              		.loc 1 168 8 is_stmt 1 view .LVU46
 235              		.loc 1 168 10 is_stmt 0 view .LVU47
 236 0016 314A     		ldr	r2, .L25+4
ARM GAS  /tmp/cclUFvTi.s 			page 8


 237 0018 9342     		cmp	r3, r2
 238 001a 34D0     		beq	.L24
 239              	.LVL6:
 240              	.L19:
 169:Core/Src/stm32f1xx_hal_msp.c ****   {
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 174:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 177:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 178:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 179:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 180:Core/Src/stm32f1xx_hal_msp.c ****     */
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 182:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 184:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 187:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 188:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 194:Core/Src/stm32f1xx_hal_msp.c ****   }
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c **** }
 241              		.loc 1 196 1 view .LVU48
 242 001c 09B0     		add	sp, sp, #36
 243              	.LCFI6:
 244              		.cfi_remember_state
 245              		.cfi_def_cfa_offset 20
 246              		@ sp needed
 247 001e F0BD     		pop	{r4, r5, r6, r7, pc}
 248              	.LVL7:
 249              	.L23:
 250              	.LCFI7:
 251              		.cfi_restore_state
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 252              		.loc 1 144 5 is_stmt 1 view .LVU49
 253              	.LBB6:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 254              		.loc 1 144 5 view .LVU50
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 144 5 view .LVU51
 256 0020 2F4B     		ldr	r3, .L25+8
 257 0022 9A69     		ldr	r2, [r3, #24]
 258 0024 42F48042 		orr	r2, r2, #16384
 259 0028 9A61     		str	r2, [r3, #24]
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 260              		.loc 1 144 5 view .LVU52
 261 002a 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/cclUFvTi.s 			page 9


 262 002c 02F48042 		and	r2, r2, #16384
 263 0030 0092     		str	r2, [sp]
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 264              		.loc 1 144 5 view .LVU53
 265 0032 009A     		ldr	r2, [sp]
 266              	.LBE6:
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 267              		.loc 1 144 5 view .LVU54
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 268              		.loc 1 146 5 view .LVU55
 269              	.LBB7:
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 270              		.loc 1 146 5 view .LVU56
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 271              		.loc 1 146 5 view .LVU57
 272 0034 9A69     		ldr	r2, [r3, #24]
 273 0036 42F00402 		orr	r2, r2, #4
 274 003a 9A61     		str	r2, [r3, #24]
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 275              		.loc 1 146 5 view .LVU58
 276 003c 9B69     		ldr	r3, [r3, #24]
 277 003e 03F00403 		and	r3, r3, #4
 278 0042 0193     		str	r3, [sp, #4]
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 279              		.loc 1 146 5 view .LVU59
 280 0044 019B     		ldr	r3, [sp, #4]
 281              	.LBE7:
 146:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 282              		.loc 1 146 5 view .LVU60
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283              		.loc 1 151 5 view .LVU61
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284              		.loc 1 151 25 is_stmt 0 view .LVU62
 285 0046 4FF40073 		mov	r3, #512
 286 004a 0493     		str	r3, [sp, #16]
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 287              		.loc 1 152 5 is_stmt 1 view .LVU63
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 288              		.loc 1 152 26 is_stmt 0 view .LVU64
 289 004c 0225     		movs	r5, #2
 290 004e 0595     		str	r5, [sp, #20]
 153:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 291              		.loc 1 153 5 is_stmt 1 view .LVU65
 153:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 292              		.loc 1 153 27 is_stmt 0 view .LVU66
 293 0050 0323     		movs	r3, #3
 294 0052 0793     		str	r3, [sp, #28]
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 295              		.loc 1 154 5 is_stmt 1 view .LVU67
 296 0054 04AF     		add	r7, sp, #16
 297 0056 234E     		ldr	r6, .L25+12
 298 0058 3946     		mov	r1, r7
 299 005a 3046     		mov	r0, r6
 300              	.LVL8:
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 301              		.loc 1 154 5 is_stmt 0 view .LVU68
 302 005c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/cclUFvTi.s 			page 10


 303              	.LVL9:
 156:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 304              		.loc 1 156 5 is_stmt 1 view .LVU69
 156:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 305              		.loc 1 156 25 is_stmt 0 view .LVU70
 306 0060 4FF48063 		mov	r3, #1024
 307 0064 0493     		str	r3, [sp, #16]
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 157 5 is_stmt 1 view .LVU71
 157:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309              		.loc 1 157 26 is_stmt 0 view .LVU72
 310 0066 0024     		movs	r4, #0
 311 0068 0594     		str	r4, [sp, #20]
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 312              		.loc 1 158 5 is_stmt 1 view .LVU73
 158:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 313              		.loc 1 158 26 is_stmt 0 view .LVU74
 314 006a 0694     		str	r4, [sp, #24]
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 315              		.loc 1 159 5 is_stmt 1 view .LVU75
 316 006c 3946     		mov	r1, r7
 317 006e 3046     		mov	r0, r6
 318 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL10:
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 320              		.loc 1 162 5 view .LVU76
 321 0074 2246     		mov	r2, r4
 322 0076 2946     		mov	r1, r5
 323 0078 2520     		movs	r0, #37
 324 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 325              	.LVL11:
 163:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 326              		.loc 1 163 5 view .LVU77
 327 007e 2520     		movs	r0, #37
 328 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 329              	.LVL12:
 330 0084 CAE7     		b	.L19
 331              	.LVL13:
 332              	.L24:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 333              		.loc 1 174 5 view .LVU78
 334              	.LBB8:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 335              		.loc 1 174 5 view .LVU79
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 336              		.loc 1 174 5 view .LVU80
 337 0086 164B     		ldr	r3, .L25+8
 338 0088 DA69     		ldr	r2, [r3, #28]
 339 008a 42F40032 		orr	r2, r2, #131072
 340 008e DA61     		str	r2, [r3, #28]
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 341              		.loc 1 174 5 view .LVU81
 342 0090 DA69     		ldr	r2, [r3, #28]
 343 0092 02F40032 		and	r2, r2, #131072
 344 0096 0292     		str	r2, [sp, #8]
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 345              		.loc 1 174 5 view .LVU82
ARM GAS  /tmp/cclUFvTi.s 			page 11


 346 0098 029A     		ldr	r2, [sp, #8]
 347              	.LBE8:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 348              		.loc 1 174 5 view .LVU83
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 349              		.loc 1 176 5 view .LVU84
 350              	.LBB9:
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 351              		.loc 1 176 5 view .LVU85
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 352              		.loc 1 176 5 view .LVU86
 353 009a 9A69     		ldr	r2, [r3, #24]
 354 009c 42F00402 		orr	r2, r2, #4
 355 00a0 9A61     		str	r2, [r3, #24]
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 356              		.loc 1 176 5 view .LVU87
 357 00a2 9B69     		ldr	r3, [r3, #24]
 358 00a4 03F00403 		and	r3, r3, #4
 359 00a8 0393     		str	r3, [sp, #12]
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 360              		.loc 1 176 5 view .LVU88
 361 00aa 039B     		ldr	r3, [sp, #12]
 362              	.LBE9:
 176:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 363              		.loc 1 176 5 view .LVU89
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364              		.loc 1 181 5 view .LVU90
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365              		.loc 1 181 25 is_stmt 0 view .LVU91
 366 00ac 0423     		movs	r3, #4
 367 00ae 0493     		str	r3, [sp, #16]
 182:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 368              		.loc 1 182 5 is_stmt 1 view .LVU92
 182:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 369              		.loc 1 182 26 is_stmt 0 view .LVU93
 370 00b0 0223     		movs	r3, #2
 371 00b2 0593     		str	r3, [sp, #20]
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 372              		.loc 1 183 5 is_stmt 1 view .LVU94
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 373              		.loc 1 183 27 is_stmt 0 view .LVU95
 374 00b4 0323     		movs	r3, #3
 375 00b6 0793     		str	r3, [sp, #28]
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 376              		.loc 1 184 5 is_stmt 1 view .LVU96
 377 00b8 04AD     		add	r5, sp, #16
 378 00ba 0A4C     		ldr	r4, .L25+12
 379 00bc 2946     		mov	r1, r5
 380 00be 2046     		mov	r0, r4
 381              	.LVL14:
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 382              		.loc 1 184 5 is_stmt 0 view .LVU97
 383 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 384              	.LVL15:
 186:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 385              		.loc 1 186 5 is_stmt 1 view .LVU98
 186:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  /tmp/cclUFvTi.s 			page 12


 386              		.loc 1 186 25 is_stmt 0 view .LVU99
 387 00c4 0823     		movs	r3, #8
 388 00c6 0493     		str	r3, [sp, #16]
 187:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 187 5 is_stmt 1 view .LVU100
 187:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390              		.loc 1 187 26 is_stmt 0 view .LVU101
 391 00c8 0023     		movs	r3, #0
 392 00ca 0593     		str	r3, [sp, #20]
 188:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 393              		.loc 1 188 5 is_stmt 1 view .LVU102
 188:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 394              		.loc 1 188 26 is_stmt 0 view .LVU103
 395 00cc 0693     		str	r3, [sp, #24]
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 396              		.loc 1 189 5 is_stmt 1 view .LVU104
 397 00ce 2946     		mov	r1, r5
 398 00d0 2046     		mov	r0, r4
 399 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 400              	.LVL16:
 401              		.loc 1 196 1 is_stmt 0 view .LVU105
 402 00d6 A1E7     		b	.L19
 403              	.L26:
 404              		.align	2
 405              	.L25:
 406 00d8 00380140 		.word	1073821696
 407 00dc 00440040 		.word	1073759232
 408 00e0 00100240 		.word	1073876992
 409 00e4 00080140 		.word	1073809408
 410              		.cfi_endproc
 411              	.LFE68:
 413              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 414              		.align	1
 415              		.global	HAL_UART_MspDeInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	HAL_UART_MspDeInit:
 421              	.LVL17:
 422              	.LFB69:
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c **** /**
 199:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 200:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 201:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 202:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 203:Core/Src/stm32f1xx_hal_msp.c ****   */
 204:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 205:Core/Src/stm32f1xx_hal_msp.c **** {
 423              		.loc 1 205 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		.loc 1 205 1 is_stmt 0 view .LVU107
 428 0000 08B5     		push	{r3, lr}
 429              	.LCFI8:
 430              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cclUFvTi.s 			page 13


 431              		.cfi_offset 3, -8
 432              		.cfi_offset 14, -4
 206:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 433              		.loc 1 206 3 is_stmt 1 view .LVU108
 434              		.loc 1 206 11 is_stmt 0 view .LVU109
 435 0002 0368     		ldr	r3, [r0]
 436              		.loc 1 206 5 view .LVU110
 437 0004 104A     		ldr	r2, .L33
 438 0006 9342     		cmp	r3, r2
 439 0008 03D0     		beq	.L31
 207:Core/Src/stm32f1xx_hal_msp.c ****   {
 208:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 211:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 212:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 215:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 216:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 217:Core/Src/stm32f1xx_hal_msp.c ****     */
 218:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 221:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 225:Core/Src/stm32f1xx_hal_msp.c ****   }
 226:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 440              		.loc 1 226 8 is_stmt 1 view .LVU111
 441              		.loc 1 226 10 is_stmt 0 view .LVU112
 442 000a 104A     		ldr	r2, .L33+4
 443 000c 9342     		cmp	r3, r2
 444 000e 0FD0     		beq	.L32
 445              	.LVL18:
 446              	.L27:
 227:Core/Src/stm32f1xx_hal_msp.c ****   {
 228:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 232:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 235:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 236:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 237:Core/Src/stm32f1xx_hal_msp.c ****     */
 238:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 243:Core/Src/stm32f1xx_hal_msp.c ****   }
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c **** }
 447              		.loc 1 245 1 view .LVU113
ARM GAS  /tmp/cclUFvTi.s 			page 14


 448 0010 08BD     		pop	{r3, pc}
 449              	.LVL19:
 450              	.L31:
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 451              		.loc 1 212 5 is_stmt 1 view .LVU114
 452 0012 02F55842 		add	r2, r2, #55296
 453 0016 9369     		ldr	r3, [r2, #24]
 454 0018 23F48043 		bic	r3, r3, #16384
 455 001c 9361     		str	r3, [r2, #24]
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 456              		.loc 1 218 5 view .LVU115
 457 001e 4FF4C061 		mov	r1, #1536
 458 0022 0B48     		ldr	r0, .L33+8
 459              	.LVL20:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 460              		.loc 1 218 5 is_stmt 0 view .LVU116
 461 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 462              	.LVL21:
 221:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 463              		.loc 1 221 5 is_stmt 1 view .LVU117
 464 0028 2520     		movs	r0, #37
 465 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 466              	.LVL22:
 467 002e EFE7     		b	.L27
 468              	.LVL23:
 469              	.L32:
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 470              		.loc 1 232 5 view .LVU118
 471 0030 02F5E632 		add	r2, r2, #117760
 472 0034 D369     		ldr	r3, [r2, #28]
 473 0036 23F40033 		bic	r3, r3, #131072
 474 003a D361     		str	r3, [r2, #28]
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 475              		.loc 1 238 5 view .LVU119
 476 003c 0C21     		movs	r1, #12
 477 003e 0448     		ldr	r0, .L33+8
 478              	.LVL24:
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 479              		.loc 1 238 5 is_stmt 0 view .LVU120
 480 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 481              	.LVL25:
 482              		.loc 1 245 1 view .LVU121
 483 0044 E4E7     		b	.L27
 484              	.L34:
 485 0046 00BF     		.align	2
 486              	.L33:
 487 0048 00380140 		.word	1073821696
 488 004c 00440040 		.word	1073759232
 489 0050 00080140 		.word	1073809408
 490              		.cfi_endproc
 491              	.LFE69:
 493              		.text
 494              	.Letext0:
 495              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 496              		.file 3 "/home/sano/project/gateway/tool/arm-gnu-toolchain-14.2.rel1-x86_64-arm-none-eabi/arm-none
 497              		.file 4 "/home/sano/project/gateway/tool/arm-gnu-toolchain-14.2.rel1-x86_64-arm-none-eabi/arm-none
 498              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  /tmp/cclUFvTi.s 			page 15


 499              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 500              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 501              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 502              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 503              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cclUFvTi.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/cclUFvTi.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/cclUFvTi.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cclUFvTi.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/cclUFvTi.s:97     .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cclUFvTi.s:103    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cclUFvTi.s:149    .text.HAL_TIM_Base_MspInit:00000028 $d
     /tmp/cclUFvTi.s:154    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cclUFvTi.s:160    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cclUFvTi.s:189    .text.HAL_TIM_Base_MspDeInit:00000018 $d
     /tmp/cclUFvTi.s:195    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cclUFvTi.s:201    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cclUFvTi.s:406    .text.HAL_UART_MspInit:000000d8 $d
     /tmp/cclUFvTi.s:414    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cclUFvTi.s:420    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cclUFvTi.s:487    .text.HAL_UART_MspDeInit:00000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
