verilog work "pc.v"
verilog work "ipcore_dir/pmem.v"
verilog work "branch_control.v"
verilog work "stage_if.v"
verilog work "stage_if_test3.v"
verilog work "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v"
