\hypertarget{group__PINMCAL}{\section{Pin}
\label{group__PINMCAL}\index{Pin@{Pin}}
}


The abstraction of the registers addresses of the I\+O Pins.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PINMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(a)~($\ast$((volatile char$\ast$)a))
\begin{DoxyCompactList}\small\item\em Using a register as a pointer that carries its address. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{\#define \hyperlink{group__PINMCAL_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+T\+B}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x38)}\label{group__PINMCAL_ga09a0c85cd3da09d9cdf63a5ac4c39f77}

\begin{DoxyCompactList}\small\item\em Output Register of Port B. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga924a54df722121bc98383bdec5ae1898}{\#define \hyperlink{group__PINMCAL_ga924a54df722121bc98383bdec5ae1898}{D\+D\+R\+B}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x37)}\label{group__PINMCAL_ga924a54df722121bc98383bdec5ae1898}

\begin{DoxyCompactList}\small\item\em Data Direction Register of Port B. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga49f0e8289e962c02128f24b94d7aea7c}{\#define \hyperlink{group__PINMCAL_ga49f0e8289e962c02128f24b94d7aea7c}{P\+I\+N\+B}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x36)}\label{group__PINMCAL_ga49f0e8289e962c02128f24b94d7aea7c}

\begin{DoxyCompactList}\small\item\em Input Register of Port B. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga68fea88642279a70246e026e7221b0a5}{\#define \hyperlink{group__PINMCAL_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+T\+C}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x35)}\label{group__PINMCAL_ga68fea88642279a70246e026e7221b0a5}

\begin{DoxyCompactList}\small\item\em Output Register of Port C. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga13004c90aa4b54f1bc3fbd25ad3fd645}{\#define \hyperlink{group__PINMCAL_ga13004c90aa4b54f1bc3fbd25ad3fd645}{D\+D\+R\+C}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x34)}\label{group__PINMCAL_ga13004c90aa4b54f1bc3fbd25ad3fd645}

\begin{DoxyCompactList}\small\item\em Data Direction Register of Port C. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga0545e73dc7ae14b1f62293c1feba3983}{\#define \hyperlink{group__PINMCAL_ga0545e73dc7ae14b1f62293c1feba3983}{P\+I\+N\+C}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x33)}\label{group__PINMCAL_ga0545e73dc7ae14b1f62293c1feba3983}

\begin{DoxyCompactList}\small\item\em Input Register of Port C. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga3e6a2517db4f9cb7c9037adf0aefe79b}{\#define \hyperlink{group__PINMCAL_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+T\+D}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x32)}\label{group__PINMCAL_ga3e6a2517db4f9cb7c9037adf0aefe79b}

\begin{DoxyCompactList}\small\item\em Output Register of Port D. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_gae24189eeb3ce4bccd97d46e88f494e0a}{\#define \hyperlink{group__PINMCAL_gae24189eeb3ce4bccd97d46e88f494e0a}{D\+D\+R\+D}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x31)}\label{group__PINMCAL_gae24189eeb3ce4bccd97d46e88f494e0a}

\begin{DoxyCompactList}\small\item\em Data Direction Register of Port D. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga50997bc44119b844ceaab463c564bfb7}{\#define \hyperlink{group__PINMCAL_ga50997bc44119b844ceaab463c564bfb7}{P\+I\+N\+D}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x30)}\label{group__PINMCAL_ga50997bc44119b844ceaab463c564bfb7}

\begin{DoxyCompactList}\small\item\em Input Register of Port D. \end{DoxyCompactList}\item 
\hypertarget{group__PINMCAL_ga67f09007e073c20a26849fa5fcaf3398}{\#define \hyperlink{group__PINMCAL_ga67f09007e073c20a26849fa5fcaf3398}{S\+F\+I\+O\+R}~\hyperlink{group__WATCHDOGMCAL_ga72e45020e46f285689db51c46f273403}{R\+E\+G}(0x50)}\label{group__PINMCAL_ga67f09007e073c20a26849fa5fcaf3398}

\begin{DoxyCompactList}\small\item\em Special Functions I\+O Register (For configuring some pins as S\+P\+I, A\+D\+C, ... etc) \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
The abstraction of the registers addresses of the I\+O Pins. 



\subsection{Macro Definition Documentation}
\hypertarget{group__PINMCAL_ga72e45020e46f285689db51c46f273403}{\index{Pin@{Pin}!R\+E\+G@{R\+E\+G}}
\index{R\+E\+G@{R\+E\+G}!Pin@{Pin}}
\subsubsection[{R\+E\+G}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+E\+G(
\begin{DoxyParamCaption}
\item[{}]{a}
\end{DoxyParamCaption}
)~($\ast$((volatile char$\ast$)a))}}\label{group__PINMCAL_ga72e45020e46f285689db51c46f273403}


Using a register as a pointer that carries its address. 


\begin{DoxyParams}{Parameters}
{\em a} & The address of the register \\
\hline
\end{DoxyParams}
