// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright 2017 NXP
 * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de>
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/pwm/pwm.h>
#include "imx8mq.dtsi"

/ {
	model = "ok8mq evk power by forlinx";
	compatible = "fsl,imx8mq-evk", "fsl,imx8mq";
	
	busfreq {
		status = "disabled";
	};

	clocks {
		mcp2518fd_clock: mcp2518fd_clock{
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <40000000>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_led>;

		status {
			gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "heartbeat";
		};


		led-1 {
			gpios = <&gpio3 18 GPIO_ACTIVE_LOW>;
		};

		led-2 {
			gpios = <&gpio3 17 GPIO_ACTIVE_LOW>;
		};

		led-3 {
			gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
		};

		led-4 {
			gpios = <&gpio4 29 GPIO_ACTIVE_LOW>;
		};

		uart34-power {
			gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};

		4G-EN {
			gpios = <&gpio3 23 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};

		4G-RST {
			gpios = <&gpio3 24 GPIO_ACTIVE_HIGH>;
		};

	};

	gpio-keys {
		compatible = "gpio-keys";
		autorepeat;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		volume-up {
			label = "volume up";
			linux,code = <115>;
			gpios = <&gpio3 14 GPIO_ACTIVE_LOW>;
		};

		volume-down {
			label = "volume down";
			linux,code = <114>;
			gpios = <&gpio3 10 GPIO_ACTIVE_LOW>;
		};

	};
	
	gpio-inputs {
		compatible = "gpio-input";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_inputs>;
		status = "okay";
               
		di0 {
			label = "di0";
			gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
			debounce_interval = <20>;
		};
 		      
		di1 {
			label = "di1";
			gpios = <&gpio3 16 GPIO_ACTIVE_LOW>;
			debounce_interval = <20>;
		};
       
	};

	chosen {
		stdout-path = &uart1;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x00000000 0x40000000 0 0x80000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		rpmsg_reserved: rpmsg@0xb8000000 {
			no-map;
			reg = <0 0xb8000000 0 0x400000>;
		};
	};

	pcie0rst: pcie0-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio3 4 GPIO_ACTIVE_HIGH>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <2>;
		#reset-cells = <0>;
	};

	pcie1rst: pcie1-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio3 5 GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <2>;
		#reset-cells = <0>;
	};

	resmem: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x28000000>;
			alloc-ranges = <0 0x40000000 0 0x40000000>;
			linux,cma-default;
		};
	};

	pcie0_refclk: pcie0-refclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	pcie1_refclk: pcie0-refclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	reg_usdhc2_vmmc: regulator-vsd-3v3 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usdhc2>;
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <20000>;
		enable-active-high;
	};

	buck2_reg: regulator-buck2 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_buck2>;
		compatible = "regulator-gpio";
		regulator-name = "vdd_arm";
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <1000000>;
		gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
		states = <1000000 0x0
				900000 0x1>;
	};

	reg_audio: regulator-audio {
		compatible = "regulator-fixed";
		regulator-name = "AUD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio4 22 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <20000>;
		enable-active-high;
	};

	reg_vbus0: regulator-vbus0 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usb_vbus0>;
		compatible = "regulator-fixed";
		regulator-name = "VBUS_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
	};

	sound-hdmi {
		compatible = "fsl,imx8mq-evk-cdnhdmi",
				"fsl,imx-audio-cdnhdmi";
		model = "imx-audio-hdmi";
		audio-cpu = <&sai4>;
		protocol = <1>;
		hdmi-out;
		constraint-rate = <44100>,
				<88200>,
				<176400>,
				<32000>,
				<48000>,
				<96000>,
				<192000>;
		status = "okay";
	};
	
	sound-wm8960 {
		compatible = "fsl,imx7d-evk-wm8960", 
		"fsl,imx-audio-wm8960";
		model = "wm8960-audio";
		cpu-dai = <&sai2>;
		audio-codec = <&wm8960>;
		codec-master;
		hp-det-gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
		audio-routing =
					"Headphone Jack", "HP_L",
					"Headphone Jack", "HP_R",
					"Ext Spk", "SPK_LP",
					"Ext Spk", "SPK_LN",
					"Ext Spk", "SPK_RP",
					"Ext Spk", "SPK_RN",
					"LINPUT1", "Mic Jack",
					"RINPUT1", "Mic Jack",
					"Mic Jack", "MICB";
		status = "okay";

	};

	backlight0: backlight@0 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 50000 0>;
		status = "okay";

		brightness-levels = < 0 23 23 23 23 23 23 23 23 23
							23 23 23 23 23 23 23 23 23 23
							23 23 23 23 24 25 26 27 28 29
							30 31 32 33 34 35 36 37 38 39
							40 41 42 43 44 45 46 47 48 49
							50 51 52 53 54 55 56 57 58 59
							60 61 62 63 64 65 66 67 68 69
							70 71 72 73 74 75 76 77 78 79
							80 81 82 83 84 85 86 87 88 89
							90 91 92 93 94 95 96 97 98 99
							100>;
		default-brightness-level = <80>;
	};

	usb1_id: usb1-id {
		compatible = "linux,extcon-usb-gpio";
		id-gpio = <&gpio3 21 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usb1_vbus_det_gpio>;
	};


};

&sai4 {
        assigned-clocks = <&clk IMX8MQ_CLK_SAI4>;
        assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
        assigned-clock-rates = <24576000>;
        clocks = <&clk IMX8MQ_CLK_SAI4_IPG>, <&clk IMX8MQ_CLK_DUMMY>,
                <&clk IMX8MQ_CLK_SAI4_ROOT>, <&clk IMX8MQ_CLK_DUMMY>,
                <&clk IMX8MQ_CLK_DUMMY>, <&clk IMX8MQ_AUDIO_PLL1_OUT>,
                <&clk IMX8MQ_AUDIO_PLL2_OUT>;
        clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
        status = "okay";
};

&A53_0 {
	cpu-supply = <&buck2_reg>;
};

&A53_1 {
	cpu-supply = <&buck2_reg>;
};

&A53_2 {
	cpu-supply = <&buck2_reg>;
};

&A53_3 {
	cpu-supply = <&buck2_reg>;
};

&gpu3d {
	status = "okay";
};

&pgc_gpu {
	power-supply = <&sw1a_reg>;
};

&pgc_vpu {
	power-supply = <&sw1c_reg>;
};

&vpu {
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			at803x,eee-disabled;
		};
	};
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	assigned-clocks = <&clk IMX8MQ_CLK_SAI2>;
	assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <22579200>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
	status = "okay";
};

&uart3 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART3>;
	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
	status = "okay";
};

&uart4 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART4>;
	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
	status = "okay";
};


&csi1_bridge {
	fsl,mipi-mode;
	fsl,two-8bit-sensor-mode;
	status = "okay";

	port {
		csi1_ep: endpoint {
			remote-endpoint = <&csi1_mipi_ep>;
		};
	};
};

&mipi_csi_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port {
		mipi1_sensor_ep: endpoint@0 {
			remote-endpoint = <&ov5640_mipi1_ep>;
			data-lanes = <1 2>;
			bus-type = <4>;
		};

		csi1_mipi_ep: endpoint@1 {
			remote-endpoint = <&csi1_ep>;
		};
	};
};

&csi2_bridge {
	fsl,mipi-mode;
	fsl,two-8bit-sensor-mode;
	status = "okay";

	port {
		csi2_ep: endpoint {
			remote-endpoint = <&csi2_mipi_ep>;
		};
	};
};

&mipi_csi_2 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port {
		mipi2_sensor_ep: endpoint@0 {
			remote-endpoint = <&ov5640_mipi2_ep>;
			data-lanes = <1 2>;
			bus-type = <4>;
		};

		csi2_mipi_ep: endpoint@1 {
			remote-endpoint = <&csi2_ep>;
		};
	};
};

&ecspi1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi1>;
	cs-gpios = <&gpio5 9 0>;

	mcp2518fd@0 {
		compatible = "microchip,mcp2518fd";
		reg = <0>;
		spi-max-frequency = <20000000>;
		clocks = <&mcp2518fd_clock>;
		interrupts-extended = <&gpio3 15 IRQ_TYPE_LEVEL_LOW>;
	};

};

&ecspi2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi2>;
	cs-gpios = <&gpio5 13 0>;
	
	spidev@0 {
		compatible = "rohm,dh2228fv";
		reg = <0>;
		spi-max-frequency = <25000000>;
	};
};

&qspi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "okay";

	flash0: w25q128@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "w25q128";
		spi-max-frequency = <50000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		spi-nor,ddr-quad-read-dummy = <6>;
	};
};


&gpio1 {
	mpii-dsi-power {
		gpio-hog;
		gpios = <0 GPIO_ACTIVE_HIGH>;
		output-high;
	};
};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic@8 {
		compatible = "fsl,pfuze100";
		fsl,pfuze-support-disable-sw;
		reg = <0x8>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <825000>;
				regulator-max-microvolt = <1100000>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <825000>;
				regulator-max-microvolt = <1100000>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
				regulator-always-on;
			};

			sw3a_reg: sw3ab {
				regulator-min-microvolt = <825000>;
				regulator-max-microvolt = <1100000>;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <850000>;
				regulator-max-microvolt = <975000>;
				regulator-always-on;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1675000>;
				regulator-max-microvolt = <1975000>;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1625000>;
				regulator-max-microvolt = <1875000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <3075000>;
				regulator-max-microvolt = <3625000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi1_pwn>, <&pinctrl_csi2_rst>;
		clocks = <&clk IMX8MQ_CLK_CLKO2>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>;
		assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
		assigned-clock-rates = <20000000>;
		csi_id = <0>;
		pwn-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio3 11 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <0>;
		port {
			ov5640_mipi1_ep: endpoint {
				remote-endpoint = <&mipi1_sensor_ep>;
			};
		};
	};

	rtc@32 {
		compatible = "rx8010";
		reg = <0x32>;
		status = "okay";
	};
	
	rtc_pcf8563@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
		status = "okay";
	};

	wm8960: wm8960@1a {
		compatible = "wlf,wm8960";
		reg = <0x1a>;
		wlf,shared-lrclk;
		clocks = <&clk IMX8MQ_CLK_SAI2_ROOT>;
		clock-names = "mclk";
		VDD-supply = <&reg_audio>;
		status = "okay";
	};
};

&i2c3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	
	gt9xx@14 {
		compatible = "goodix,gt9xx";
		reg = <0x14>;
		interrupt-parent = <&gpio5>;
		interrupts = <3 2>;
		goodix,rst-gpio = <&gpio5 4 0>;
		goodix,irq-gpio = <&gpio5 3 0>;
		status = "okay";
	};

	ft5x06_ts@38 {
                compatible = "edt,edt-ft5x06";
                reg = <0x38>;
                interrupt-parent = <&gpio5>;
                interrupts = <3 2>;
                status = "okay";
        };

	ov5640_mipi2: ov5640_mipi2@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi2_pwn>, <&pinctrl_csi_rst>;
		clocks = <&clk IMX8MQ_CLK_CLKO2>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>;
		assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
		assigned-clock-rates = <20000000>;
		csi_id = <1>;
		pwn-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
		mclk = <24000000>;
		mclk_source = <0>;
		port {
				ov5640_mipi2_ep: endpoint {
						remote-endpoint = <&mipi2_sensor_ep>;
				};
		};
	};

	lt8912_bridge_CUSTOM: lt8912_custom@48 {
		compatible = "lontium,lt8912-CUSTOM";
		reg = <0x48>;
		status = "disabled";
                
		display-timings {
			timing {
				clock-frequency = <72500000>;
				hactive = <1280>;
				vactive = <800>;
				hfront-porch = <21>;
				hsync-len = <32>;
				hback-porch = <119>;
				vfront-porch = <4>;
				vsync-len = <20>;
				vback-porch = <8>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};
	};

};

&pcie0 {
	pinctrl-names = "default";
	clocks = <&clk IMX8MQ_CLK_PCIE1_ROOT>,
		 <&clk IMX8MQ_CLK_PCIE1_AUX>,
		 <&clk IMX8MQ_CLK_PCIE1_PHY>,
		 <&pcie0_refclk>;
	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
	status = "okay";
};

&pcie1 {
	pinctrl-names = "default";
	clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>,
		<&clk IMX8MQ_CLK_PCIE2_AUX>,
		<&clk IMX8MQ_CLK_PCIE2_PHY>,
		<&pcie1_refclk>;
	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
	hard-wired = <1>;
	status = "okay";
};

&snvs_pwrkey {
	status = "okay";
};

&usb3_phy0 {
	Vbus-supply = <&reg_vbus0>;
	status = "okay";
};

&usb_dwc3_0 {
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	extcon = <&usb1_id>;
	maximum-speed = "high-speed";
	status = "okay";
};

&usb3_phy1 {
	status = "okay";
};

&usb_dwc3_1 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	vqmmc-supply = <&sw4_reg>;
	bus-width = <8>;
	non-removable;
	no-sd;
	no-sdio;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&wdog1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX8MQ_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
			MX8MQ_IOMUXC_SAI2_RXFS_GPIO4_IO21	0x19
			MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3         0x19
			MX8MQ_IOMUXC_SPDIF_RX_GPIO5_IO4         0x19
			MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0       0x19
			
			MX8MQ_IOMUXC_SAI1_RXFS_GPIO4_IO0        0x19
			MX8MQ_IOMUXC_SAI1_RXC_GPIO4_IO1         0x19
			MX8MQ_IOMUXC_SAI1_RXD0_GPIO4_IO2        0x19
			MX8MQ_IOMUXC_SAI1_RXD1_GPIO4_IO3        0x19
			MX8MQ_IOMUXC_SAI1_RXD2_GPIO4_IO4        0x19
			MX8MQ_IOMUXC_SAI1_RXD3_GPIO4_IO5        0x19
			MX8MQ_IOMUXC_SAI1_RXD4_GPIO4_IO6        0x19
			MX8MQ_IOMUXC_SAI1_RXD5_GPIO4_IO7        0x19
			MX8MQ_IOMUXC_SAI1_RXD6_GPIO4_IO8        0x19
			MX8MQ_IOMUXC_SAI1_RXD7_GPIO4_IO9        0x19
			MX8MQ_IOMUXC_SAI1_TXFS_GPIO4_IO10       0x19
			MX8MQ_IOMUXC_SAI1_TXC_GPIO4_IO11        0x19
			MX8MQ_IOMUXC_SAI1_TXD0_GPIO4_IO12       0x19
			MX8MQ_IOMUXC_SAI1_TXD1_GPIO4_IO13       0x19
			MX8MQ_IOMUXC_SAI1_TXD2_GPIO4_IO14       0x19
			MX8MQ_IOMUXC_SAI1_TXD3_GPIO4_IO15       0x19
			MX8MQ_IOMUXC_SAI1_TXD4_GPIO4_IO16       0x19
			MX8MQ_IOMUXC_SAI1_TXD5_GPIO4_IO17       0x19
			MX8MQ_IOMUXC_SAI1_TXD6_GPIO4_IO18       0x19
			MX8MQ_IOMUXC_SAI1_TXD7_GPIO4_IO19       0x19
			MX8MQ_IOMUXC_SAI1_MCLK_GPIO4_IO20       0x19

			MX8MQ_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5    0x19
			MX8MQ_IOMUXC_SAI3_MCLK_GPIO5_IO2        0x19
			MX8MQ_IOMUXC_SAI3_TXFS_GPIO4_IO31       0x19
			MX8MQ_IOMUXC_SAI3_TXC_GPIO5_IO0         0x19
			MX8MQ_IOMUXC_SAI3_TXD_GPIO5_IO1         0x19
			MX8MQ_IOMUXC_SAI3_RXD_GPIO4_IO30        0x19
			MX8MQ_IOMUXC_SAI5_RXFS_GPIO3_IO19       0x19
			MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20        0x19

			MX8MQ_IOMUXC_NAND_DATA06_GPIO3_IO12     0x19
			MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13     0x19
			MX8MQ_IOMUXC_SD2_WP_GPIO2_IO20          0x19
		>;
	};

	pinctrl_gpio_led: gpioledgrp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8       0x19
			MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18	0x19
			MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17	0x19
			MX8MQ_IOMUXC_SAI3_RXFS_GPIO4_IO28	0x19
			MX8MQ_IOMUXC_SAI3_RXC_GPIO4_IO29	0x19
			MX8MQ_IOMUXC_SAI5_RXD1_GPIO3_IO22	0x19
			MX8MQ_IOMUXC_SAI5_RXD2_GPIO3_IO23	0x19
			MX8MQ_IOMUXC_SAI5_RXD3_GPIO3_IO24	0x19
		>;
	};

	pinctrl_spi1: spi1 {
	 	fsl,pins = <
	 		MX8MQ_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK    0x82
	 		MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI    0x82
	 		MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO    0x82
	 		MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9       0x19
	 		MX8MQ_IOMUXC_NAND_RE_B_GPIO3_IO15       0x19
	 	>;
	};

	pinctrl_spi2: spi2 {
	 	fsl,pins = <
			MX8MQ_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK    0x82
			MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI    0x82
			MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO    0x82
			MX8MQ_IOMUXC_ECSPI2_SS0_GPIO5_IO13      0x19
			MX8MQ_IOMUXC_SAI5_MCLK_GPIO3_IO25       0x19
	 	>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX		0x49
			MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX		0x49
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MQ_IOMUXC_UART3_TXD_UART3_DCE_TX		0x49
			MX8MQ_IOMUXC_UART3_RXD_UART3_DCE_RX		0x49
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX8MQ_IOMUXC_UART4_TXD_UART4_DCE_TX 	0x49
			MX8MQ_IOMUXC_UART4_RXD_UART4_DCE_RX		0x49
		>;
	};
	pinctrl_buck2: vddarmgrp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO13_GPIO1_IO13		0x19
		>;
	};

	pinctrl_csi1_pwn: csi1_pwn_grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x19
		>;
	};
	pinctrl_csi2_pwn: csi2_pwn_grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5		0x19
		>;
	};

	pinctrl_csi_rst: csi_rst_grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6		0x19
			MX8MQ_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2	0x59
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC			0x3
			MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO		0x23
			MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
			MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
			MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
			MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
			MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
			MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
			MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
			MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
			MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
			MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
			MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
			MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
			MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x19
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL			0x4000007f
			MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA			0x4000007f
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL			0x40000067
			MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA			0x40000067
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL			0x40000067
			MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA			0x40000067
		>;
	};

	pinctrl_qspi: qspigrp {
		fsl,pins = <
			MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK		0x82
			MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B	0x82
			MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0	0x82
			MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1	0x82
			MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2	0x82
			MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3	0x82

		>;
	};

	pinctrl_reg_usdhc2: regusdhc2grpgpio {
		fsl,pins = <
			MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x41
		>;
	};

	pinctrl_sai2: sai2grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC     0xd6
			MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK      0xd6
			MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK        0xd6
			MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0    0xd6
			MX8MQ_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0	0xd6
		>;
	};

	pinctrl_sai1_pcm: sai1grp_pcm {
		fsl,pins = <
			MX8MQ_IOMUXC_SAI1_MCLK_SAI1_MCLK		0xd6
			MX8MQ_IOMUXC_SAI1_TXFS_SAI1_TX_SYNC		0xd6
			MX8MQ_IOMUXC_SAI1_RXD7_SAI1_TX_SYNC		0xd6
			MX8MQ_IOMUXC_SAI1_TXC_SAI1_TX_BCLK		0xd6
			MX8MQ_IOMUXC_SAI1_TXD0_SAI1_TX_DATA0	0xd6
			MX8MQ_IOMUXC_SAI1_TXD1_SAI1_TX_DATA1	0xd6
			MX8MQ_IOMUXC_SAI1_TXD2_SAI1_TX_DATA2	0xd6
			MX8MQ_IOMUXC_SAI1_TXD3_SAI1_TX_DATA3	0xd6
			MX8MQ_IOMUXC_SAI1_TXD4_SAI1_TX_DATA4	0xd6
			MX8MQ_IOMUXC_SAI1_TXD5_SAI1_TX_DATA5	0xd6
			MX8MQ_IOMUXC_SAI1_TXD6_SAI1_TX_DATA6	0xd6
			MX8MQ_IOMUXC_SAI1_TXD7_SAI1_TX_DATA7	0xd6
		>;
	};

	pinctrl_sai1_pcm_b2m: sai1grp_pcm_b2m {
		fsl,pins = <
			MX8MQ_IOMUXC_SAI1_MCLK_SAI1_TX_BCLK		0xd6
			MX8MQ_IOMUXC_SAI1_TXFS_SAI1_TX_SYNC		0xd6
			MX8MQ_IOMUXC_SAI1_RXD7_SAI1_TX_SYNC		0xd6
			MX8MQ_IOMUXC_SAI1_TXC_SAI1_TX_BCLK		0xd6
			MX8MQ_IOMUXC_SAI1_TXD0_SAI1_TX_DATA0	0xd6
			MX8MQ_IOMUXC_SAI1_TXD1_SAI1_TX_DATA1	0xd6
			MX8MQ_IOMUXC_SAI1_TXD2_SAI1_TX_DATA2	0xd6
			MX8MQ_IOMUXC_SAI1_TXD3_SAI1_TX_DATA3	0xd6
			MX8MQ_IOMUXC_SAI1_TXD4_SAI1_TX_DATA4	0xd6
			MX8MQ_IOMUXC_SAI1_TXD5_SAI1_TX_DATA5	0xd6
			MX8MQ_IOMUXC_SAI1_TXD6_SAI1_TX_DATA6	0xd6
			MX8MQ_IOMUXC_SAI1_TXD7_SAI1_TX_DATA7	0xd6
		>;
	};

	pinctrl_sai1_dsd: sai1grp_dsd {
		fsl,pins = <
			MX8MQ_IOMUXC_SAI1_MCLK_SAI1_MCLK		0xd6
			MX8MQ_IOMUXC_SAI1_TXFS_SAI1_TX_SYNC		0xd6
			MX8MQ_IOMUXC_SAI1_RXD7_SAI1_TX_DATA4	0xd6
			MX8MQ_IOMUXC_SAI1_TXC_SAI1_TX_BCLK		0xd6
			MX8MQ_IOMUXC_SAI1_TXD0_SAI1_TX_DATA0	0xd6
			MX8MQ_IOMUXC_SAI1_TXD1_SAI1_TX_DATA1	0xd6
			MX8MQ_IOMUXC_SAI1_TXD2_SAI1_TX_DATA2	0xd6
			MX8MQ_IOMUXC_SAI1_TXD3_SAI1_TX_DATA3	0xd6
			MX8MQ_IOMUXC_SAI1_TXD4_SAI1_TX_DATA4	0xd6
			MX8MQ_IOMUXC_SAI1_TXD5_SAI1_TX_DATA5	0xd6
			MX8MQ_IOMUXC_SAI1_TXD6_SAI1_TX_DATA6	0xd6
			MX8MQ_IOMUXC_SAI1_TXD7_SAI1_TX_DATA7	0xd6
		>;
	};


	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x83
			MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc3
			MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc3
			MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc3
			MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc3
			MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc3
			MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc3
			MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc3
			MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc3
			MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc3
			MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE	0x83
			MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B	0xc1
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1-100grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x8d
			MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xcd
			MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xcd
			MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xcd
			MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xcd
			MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xcd
			MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xcd
			MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xcd
			MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xcd
			MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xcd
			MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE	0x8d
			MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B	0xc1
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1-200grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x9f
			MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xdf
			MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xdf
			MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xdf
			MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xdf
			MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xdf
			MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xdf
			MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xdf
			MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xdf
			MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xdf
			MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x9f
			MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x83
			MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc3
			MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc3
			MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc3
			MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc3
			MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc3
			MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0xc1
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2-100grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x85
			MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc5
			MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc5
			MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc5
			MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc5
			MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc5
			MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0xc1
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2-200grp {
		fsl,pins = <
			MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x87
			MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc7
			MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc7
			MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc7
			MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc7
			MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc7
			MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0xc1
		>;
	};

	pinctrl_wdog: wdog1grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B	0xc6
		>;
	};

	pinctrl_pwm1: pwm01 {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO01_PWM1_OUT	 0x19
		>;
	};

	pinctrl_gpio_keys: gpio_keys {
		fsl,pins = <
			MX8MQ_IOMUXC_NAND_DQS_GPIO3_IO14		0x19
			MX8MQ_IOMUXC_NAND_DATA04_GPIO3_IO10		0x19
		>;
	};

	pinctrl_gpio_inputs: gpio_inputs {
		fsl,pins = <
			MX8MQ_IOMUXC_NAND_CE1_B_GPIO3_IO2		0x19
			MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16            0x19
		>;
	};
	
	pinctrl_csi2_rst: csi2_rst_grp {
		fsl,pins = <
			MX8MQ_IOMUXC_NAND_DATA05_GPIO3_IO11		0x19
		>;
	};

	pinctrl_usb_vbus0: usb_vus0 {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12		0x19
		>;
	};

	pinctrl_usb1_vbus_det_gpio: usb1_vbus_det_gpio {
		fsl,pins = <
			MX8MQ_IOMUXC_SAI5_RXD0_GPIO3_IO21		0x41
		>;
	};


};

&dcss {
	status = "okay";

	port@0 {
		dcss_out: endpoint {
			  remote-endpoint = <&hdmi_in>;
		};
	};
};

&dphy {
	status = "disabled";
};

&hdmi {
	status = "okay";
	compatible = "cdn,imx8mq-hdmi";
	lane-mapping = <0xe4>;
	
	port@1 {
		hdmi_in: endpoint {
			remote-endpoint = <&dcss_out>;
		};
	};
};

&pwm1 {
	status = "disabled";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
};

&snvs_rtc {
	status = "disabled";
};

