{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668545908223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668545908223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 17:58:28 2022 " "Processing started: Tue Nov 15 17:58:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668545908223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545908223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula16 -c Aula16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula16 -c Aula16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545908223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668545908719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922393 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922399 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/somadorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922403 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/somaConstante.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922409 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftSinal-comportamento " "Found design unit 1: shiftSinal-comportamento" {  } { { "shiftSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/shiftSinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922413 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftSinal " "Found entity 1: shiftSinal" {  } { { "shiftSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/shiftSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922417 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922424 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922431 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-assincrona " "Found design unit 1: memoriaRAM-assincrona" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922434 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922440 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-comportamento " "Found design unit 1: estendeSinal-comportamento" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/estendeSinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922446 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/estendeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleULA-arch_name " "Found design unit 1: ControleULA-arch_name" {  } { { "ControleULA.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ControleULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleULA " "Found entity 1: ControleULA" {  } { { "ControleULA.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ControleULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/bancoReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922461 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula16-arquitetura " "Found design unit 1: Aula16-arquitetura" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula16 " "Found entity 1: Aula16" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA32bit-comportamento " "Found design unit 1: ULA32bit-comportamento" {  } { { "ULA32bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA32bit " "Found entity 1: ULA32bit" {  } { { "ULA32bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1a31bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1a31bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1a31bit-comportamento " "Found design unit 1: ULA1a31bit-comportamento" {  } { { "ULA1a31bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA1a31bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1a31bit " "Found entity 1: ULA1a31bit" {  } { { "ULA1a31bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA1a31bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico1bit-comportamento " "Found design unit 1: somadorGenerico1bit-comportamento" {  } { { "somadorGenerico1bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/somadorGenerico1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922477 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico1bit " "Found entity 1: somadorGenerico1bit" {  } { { "somadorGenerico1bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/somadorGenerico1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668545922477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545922477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula16 " "Elaborating entity \"Aula16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668545922635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador1 " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador1\"" {  } { { "Aula16.vhd" "Somador1" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC_REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC_REG\"" {  } { { "Aula16.vhd" "PC_REG" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_NEXT_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_NEXT_PC\"" {  } { { "Aula16.vhd" "MUX_NEXT_PC" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula16.vhd" "ROM1" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleULA ControleULA:controleULA " "Elaborating entity \"ControleULA\" for hierarchy \"ControleULA:controleULA\"" {  } { { "Aula16.vhd" "controleULA" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoderInstru1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoderInstru1\"" {  } { { "Aula16.vhd" "decoderInstru1" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "Aula16.vhd" "BANCO_REG" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinal estendeSinal:EstendeSinal " "Elaborating entity \"estendeSinal\" for hierarchy \"estendeSinal:EstendeSinal\"" {  } { { "Aula16.vhd" "EstendeSinal" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftSinal shiftSinal:ShiftSinal " "Elaborating entity \"shiftSinal\" for hierarchy \"shiftSinal:ShiftSinal\"" {  } { { "Aula16.vhd" "ShiftSinal" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:Somador2 " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:Somador2\"" {  } { { "Aula16.vhd" "Somador2" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RD_RT " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RD_RT\"" {  } { { "Aula16.vhd" "MUX_RD_RT" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "Aula16.vhd" "ULA1" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1a31bit ULASomaSub:ULA1\|ULA1a31bit:ULA1 " "Elaborating entity \"ULA1a31bit\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\"" {  } { { "ULASomaSub.vhd" "ULA1" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULASomaSub.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico2x1:InverterOuNao " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico2x1:InverterOuNao\"" {  } { { "ULA1a31bit.vhd" "InverterOuNao" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA1a31bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico1bit ULASomaSub:ULA1\|ULA1a31bit:ULA1\|somadorGenerico1bit:Somador " "Elaborating entity \"somadorGenerico1bit\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\|somadorGenerico1bit:Somador\"" {  } { { "ULA1a31bit.vhd" "Somador" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA1a31bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico4x1:MuxOperacao " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico4x1:MuxOperacao\"" {  } { { "ULA1a31bit.vhd" "MuxOperacao" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULA1a31bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32bit ULASomaSub:ULA1\|ULA32bit:ULA32 " "Elaborating entity \"ULA32bit\" for hierarchy \"ULASomaSub:ULA1\|ULA32bit:ULA32\"" {  } { { "ULASomaSub.vhd" "ULA32" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/ULASomaSub.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Aula16.vhd" "RAM1" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545922864 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|memRAM " "RAM logic \"memoriaRAM:RAM1\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "memRAM" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668545923517 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/bancoReg.vhd" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668545923517 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM1\|memROM " "RAM logic \"memoriaROM:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaROM.vhd" 80 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668545923517 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668545923517 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[0\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[0\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[0\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[1\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[1\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[1\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[2\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[2\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[2\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[3\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[3\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[3\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[4\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[4\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[4\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[5\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[5\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[5\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[6\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[6\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[6\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[7\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[7\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[7\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[8\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[8\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[8\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[8\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[9\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[9\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[9\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[9\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[10\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[10\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[10\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[10\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[11\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[11\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[11\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[11\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[12\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[12\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[12\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[12\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[13\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[13\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[13\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[13\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[14\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[14\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[14\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[14\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[15\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[15\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[15\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[15\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[16\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[16\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[16\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[16\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[17\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[17\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[17\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[17\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[18\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[18\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[18\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[18\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[19\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[19\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[19\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[19\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[20\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[20\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[20\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[20\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[21\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[21\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[21\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[21\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[22\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[22\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[22\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[22\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[23\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[23\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[23\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[23\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[24\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[24\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[24\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[24\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[25\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[25\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[25\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[25\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[26\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[26\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[26\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[26\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[27\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[27\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[27\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[27\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[28\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[28\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[28\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[28\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[29\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[29\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[29\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[29\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[30\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[30\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[30\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[30\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|Dado_out\[31\] muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[31\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[31\]\" to the node \"muxGenerico2x1:MUX_ULA_MEM\|saida_MUX\[31\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/memoriaRAM.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668545926929 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668545926929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[4\] GND " "Pin \"Instru_opcode\[4\]\" is stuck at GND" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668545930336 "|Aula16|Instru_opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[4\] GND " "Pin \"Rs_End\[4\]\" is stuck at GND" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668545930336 "|Aula16|Rs_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[4\] GND " "Pin \"Rt_End\[4\]\" is stuck at GND" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668545930336 "|Aula16|Rt_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUTT\[0\] GND " "Pin \"PC_OUTT\[0\]\" is stuck at GND" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668545930336 "|Aula16|PC_OUTT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUTT\[1\] GND " "Pin \"PC_OUTT\[1\]\" is stuck at GND" {  } { { "Aula16.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Aula_ULA/Aula16.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668545930336 "|Aula16|PC_OUTT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668545930336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668545930630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668545936001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668545936458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668545936458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4286 " "Implemented 4286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668545936854 ""} { "Info" "ICUT_CUT_TM_OPINS" "217 " "Implemented 217 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668545936854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4068 " "Implemented 4068 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668545936854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668545936854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668545936900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 17:58:56 2022 " "Processing ended: Tue Nov 15 17:58:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668545936900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668545936900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668545936900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668545936900 ""}
