$date
	Sat Nov 19 17:32:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module scsi_sm_tb $end
$var wire 1 ! RDFIFO_o $end
$var wire 1 " RIFIFO_o $end
$var wire 1 # WE_o $end
$var wire 1 $ SET_DSACK $end
$var wire 1 % SCSI_CS_o $end
$var wire 1 & S2F_o $end
$var wire 1 ' S2CPU_o $end
$var wire 1 ( RIFIFO_d $end
$var wire 1 ) RE_o $end
$var wire 1 * RDFIFO_d $end
$var wire 1 + INCNO_o $end
$var wire 1 , INCNI_o $end
$var wire 1 - INCBO_o $end
$var wire 1 . F2S_o $end
$var wire 1 / DACK_o $end
$var wire 1 0 CPU2S_o $end
$var reg 1 1 BOEQ3 $end
$var reg 1 2 CPUCLK $end
$var reg 1 3 CPUREQ $end
$var reg 1 4 DMADIR $end
$var reg 1 5 DREQ_ $end
$var reg 1 6 DSACK_ $end
$var reg 1 7 FIFOEMPTY $end
$var reg 1 8 FIFOFULL $end
$var reg 1 9 RDFIFO $end
$var reg 1 : RESET_ $end
$var reg 1 ; RIFIFO $end
$var reg 1 < RW $end
$scope module u_SCSI_SM $end
$var wire 1 = BBCLK $end
$var wire 1 > BCLK $end
$var wire 1 1 BOEQ3 $end
$var wire 1 2 CPUCLK $end
$var wire 1 3 CPUREQ $end
$var wire 1 4 DMADIR $end
$var wire 1 5 DREQ_ $end
$var wire 1 6 DSACK_ $end
$var wire 1 7 FIFOEMPTY $end
$var wire 1 8 FIFOFULL $end
$var wire 1 ! RDFIFO_o $end
$var wire 1 : RESET_ $end
$var wire 1 " RIFIFO_o $end
$var wire 1 < RW $end
$var wire 1 ? nCCPUREQ $end
$var wire 1 @ nCDREQ_ $end
$var wire 1 A nCDSACK_ $end
$var wire 1 B nCLK $end
$var wire 1 C nDMADIR $end
$var wire 1 D nFIFOFULL $end
$var wire 1 E nRW $end
$var wire 1 F WE $end
$var wire 1 $ SET_DSACK $end
$var wire 1 G SCSI_CS $end
$var wire 1 H S2F $end
$var wire 1 I S2CPU $end
$var wire 1 J RE $end
$var wire 5 K NEXT_STATE [4:0] $end
$var wire 1 L INCNO $end
$var wire 1 M INCNI $end
$var wire 1 N INCBO $end
$var wire 1 O F2S $end
$var wire 28 P E_ [27:0] $end
$var wire 1 Q DACK $end
$var wire 1 R CPU2S $end
$var reg 1 S CCPUREQ $end
$var reg 1 T CDREQ_ $end
$var reg 1 U CDSACK_ $end
$var reg 1 0 CPU2S_o $end
$var reg 1 V CRESET_ $end
$var reg 1 / DACK_o $end
$var reg 1 . F2S_o $end
$var reg 1 - INCBO_o $end
$var reg 1 , INCNI_o $end
$var reg 1 + INCNO_o $end
$var reg 1 * RDFIFO_d $end
$var reg 1 ) RE_o $end
$var reg 1 ( RIFIFO_d $end
$var reg 1 ' S2CPU_o $end
$var reg 1 & S2F_o $end
$var reg 1 % SCSI_CS_o $end
$var reg 5 W STATE [4:0] $end
$var reg 1 # WE_o $end
$scope module u_scsi_sm_inputs $end
$var wire 1 1 BOEQ3 $end
$var wire 1 S CCPUREQ $end
$var wire 1 T CDREQ_ $end
$var wire 1 U CDSACK_ $end
$var wire 1 4 DMADIR $end
$var wire 1 X E0_ $end
$var wire 1 Y E10_ $end
$var wire 1 Z E11_ $end
$var wire 1 [ E12_ $end
$var wire 1 \ E13_ $end
$var wire 1 ] E14_ $end
$var wire 1 ^ E15_ $end
$var wire 1 _ E16_ $end
$var wire 1 ` E17_ $end
$var wire 1 a E18_ $end
$var wire 1 b E19_ $end
$var wire 1 c E1_ $end
$var wire 1 d E20_ $end
$var wire 1 e E21_ $end
$var wire 1 f E22_ $end
$var wire 1 g E23_ $end
$var wire 1 h E24_ $end
$var wire 1 i E25_ $end
$var wire 1 j E26_ $end
$var wire 1 k E27_ $end
$var wire 1 l E2_ $end
$var wire 1 m E3_ $end
$var wire 1 n E4_ $end
$var wire 1 o E5_ $end
$var wire 1 p E6_ $end
$var wire 1 q E7_ $end
$var wire 1 r E8_ $end
$var wire 1 s E9_ $end
$var wire 1 7 FIFOEMPTY $end
$var wire 1 8 FIFOFULL $end
$var wire 1 ! RDFIFO_o $end
$var wire 1 " RIFIFO_o $end
$var wire 1 < RW $end
$var wire 5 t STATE [4:0] $end
$var wire 1 u nCDSACK_ $end
$var wire 1 v nDMADIR $end
$var wire 1 w nscsidff1_q $end
$var wire 1 x nscsidff2_q $end
$var wire 1 y nscsidff3_q $end
$var wire 1 z nscsidff4_q $end
$var wire 1 { nscsidff5_q $end
$var wire 1 | scsidff5_q $end
$var wire 1 } scsidff4_q $end
$var wire 1 ~ scsidff3_q $end
$var wire 1 !" scsidff2_q $end
$var wire 1 "" scsidff1_q $end
$var wire 28 #" E_ [27:0] $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 R CPU2S $end
$var wire 1 Q DACK $end
$var wire 28 $" E_ [27:0] $end
$var wire 1 O F2S $end
$var wire 1 N INCBO $end
$var wire 1 M INCNI $end
$var wire 1 L INCNO $end
$var wire 1 J RE $end
$var wire 1 I S2CPU $end
$var wire 1 H S2F $end
$var wire 1 G SCSI_CS $end
$var wire 1 $ SET_DSACK $end
$var wire 1 F WE $end
$var wire 1 %" scsidff1_d $end
$var wire 1 &" scsidff2_d $end
$var wire 1 '" scsidff3_d $end
$var wire 1 (" scsidff4_d $end
$var wire 1 )" scsidff5_d $end
$var wire 5 *" NEXT_STATE [4:0] $end
$var wire 1 +" E9_ $end
$var wire 1 ," E8_ $end
$var wire 1 -" E7_ $end
$var wire 1 ." E6_ $end
$var wire 1 /" E5_ $end
$var wire 1 0" E4_ $end
$var wire 1 1" E3_ $end
$var wire 1 2" E2_ $end
$var wire 1 3" E27_ $end
$var wire 1 4" E26_ $end
$var wire 1 5" E25_ $end
$var wire 1 6" E24_ $end
$var wire 1 7" E23_ $end
$var wire 1 8" E22_ $end
$var wire 1 9" E21_ $end
$var wire 1 :" E20_ $end
$var wire 1 ;" E1_ $end
$var wire 1 <" E19_ $end
$var wire 1 =" E18_ $end
$var wire 1 >" E17_ $end
$var wire 1 ?" E16_ $end
$var wire 1 @" E15_ $end
$var wire 1 A" E14_ $end
$var wire 1 B" E13_ $end
$var wire 1 C" E12_ $end
$var wire 1 D" E11_ $end
$var wire 1 E" E10_ $end
$var wire 1 F" E0_ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1F"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
1;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
12"
11"
10"
1/"
x."
x-"
1,"
1+"
bx *"
x)"
x("
x'"
x&"
x%"
bx1xx111111 $"
bx1xx111111 #"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
1v
1u
bx t
xs
1r
xq
xp
1o
1n
1m
1l
xk
xj
xi
xh
xg
xf
xe
xd
1c
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
1X
bx W
xV
0U
1T
1S
xR
xQ
bx1xx111111 P
xO
xN
0M
0L
bx K
xJ
xI
xH
xG
xF
0E
1D
1C
0B
1A
0@
0?
1>
1=
1<
0;
1:
09
08
17
06
15
04
13
12
01
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
z"
z!
$end
#100
1V
1B
0>
0=
02
#200
0(
0*
0,
0+
0B
0:
1>
1=
12
#300
0Q
1J
1'"
1("
0F
1I
1%"
1)"
0G
0R
0O
b11101 K
b11101 *"
0&"
0H
1?"
1-"
0N
0$
1="
1_
0>"
1q
1@"
1:"
16"
1<"
15"
1a
0`
1."
1s
1^
1d
1h
1E"
1D"
1C"
1B"
1A"
19"
18"
17"
14"
13"
1b
1i
1p
1Y
1Z
1[
1\
1]
1e
1f
1g
1j
b1111111111011111111111111111 P
b1111111111011111111111111111 #"
b1111111111011111111111111111 $"
1k
1w
0x
0y
0z
0{
0""
1!"
1~
1}
1|
b11110 W
b11110 t
0V
1B
0>
0=
02
#400
00
1'
0.
0&
0-
0/
1%
0#
1)
0B
1>
1=
12
#500
1B
0>
0=
02
#600
0B
1:
1>
1=
12
#700
1V
1B
0>
0=
02
#800
0J
1Q
0("
1F
0)"
1G
b101 K
b101 *"
0&"
1O
0?"
1>"
0_
0<"
1`
b1111111101101111111111111111 P
b1111111101101111111111111111 #"
b1111111101101111111111111111 $"
0b
0w
1x
1""
0!"
b11101 W
b11101 t
0B
1>
1=
12
#900
1B
0>
0=
02
#1000
1("
1J
0'"
0)"
0%"
0I
0F
1H
b1010 K
b1010 *"
1&"
1N
1O
0D"
09"
0Z
0e
1<"
1?"
1b
b1111110111111111011111111111 P
b1111110111111111011111111111 #"
b1111110111111111011111111111 $"
1_
1z
1{
0}
0|
b101 W
b101 t
1.
1/
0%
1#
0)
0B
1>
1=
12
#1100
1B
0>
0=
02
#1200
0%"
0G
0("
b0 K
b0 *"
0&"
0H
0O
0Q
0C"
1I
0N
0[
03"
0A"
1D"
19"
0k
0]
1E"
1Z
1e
1<"
1Y
b111111111111010111111111111 P
b111111111111010111111111111 #"
b111111111111010111111111111 $"
1b
1w
0x
1y
0z
0""
1!"
0~
1}
b1010 W
b1010 t
0'
1&
1-
0#
1)
0B
1>
1=
12
#1300
1B
0>
0=
02
#1400
1&"
0Q
0J
0I
0F
1'"
1G
0O
b10110 K
b10110 *"
1)"
0."
0p
1B"
13"
1A"
1C"
1\
1k
1]
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1[
1x
1z
0!"
0}
b0 W
b0 t
1'
0.
0&
0-
0/
1%
0B
1>
1=
12
#1500
1B
0>
0=
02
#1600
0J
0'"
0&"
0Q
0H
b10000 K
b10000 *"
0("
1:"
0@"
1."
1d
0^
b1111111111110111111111111111 P
b1111111111110111111111111111 #"
b1111111111110111111111111111 $"
1p
0x
0y
0{
1!"
1~
1|
b10110 W
b10110 t
0'
0%
0)
0B
1>
1=
12
#1700
1B
0>
0=
02
#1800
1'"
b10110 K
b10110 *"
1&"
0."
0p
1@"
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1^
1x
1y
0!"
0~
b10000 W
b10000 t
0B
1>
1=
12
#1900
1B
0>
0=
02
#2000
0J
0'"
0&"
0Q
0H
b10000 K
b10000 *"
0("
1:"
0@"
1."
1d
0^
b1111111111110111111111111111 P
b1111111111110111111111111111 #"
b1111111111110111111111111111 $"
1p
0x
0y
1!"
1~
b10110 W
b10110 t
0B
1>
1=
12
#2100
1B
0>
0=
02
#2200
1'"
b10110 K
b10110 *"
1&"
0."
0p
1@"
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1^
1x
1y
0!"
0~
b10000 W
b10000 t
0B
1>
1=
12
#2300
1B
0>
0=
02
#2400
0J
0'"
0&"
0Q
0H
b10000 K
b10000 *"
0("
1:"
0@"
1."
1d
0^
b1111111111110111111111111111 P
b1111111111110111111111111111 #"
b1111111111110111111111111111 $"
1p
0x
0y
1!"
1~
b10110 W
b10110 t
0B
1>
1=
12
#2500
1B
0>
0=
02
#2600
1'"
b10110 K
b10110 *"
1&"
0."
0p
1@"
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1^
1x
1y
0!"
0~
b10000 W
b10000 t
0B
1>
1=
12
#2700
1B
0>
0=
02
#2800
0J
0'"
0&"
0Q
0H
b10000 K
b10000 *"
0("
1:"
0@"
1."
1d
0^
b1111111111110111111111111111 P
b1111111111110111111111111111 #"
b1111111111110111111111111111 $"
1p
0x
0y
1!"
1~
b10110 W
b10110 t
0B
1>
1=
12
#2900
1B
0>
0=
02
#3000
1'"
b10110 K
b10110 *"
1&"
0."
0p
1@"
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1^
1x
1y
0!"
0~
b10000 W
b10000 t
0B
1>
1=
12
#3100
1B
0>
0=
02
#3200
0J
0'"
0&"
0Q
0H
b10000 K
b10000 *"
0("
1:"
0@"
1."
1d
0^
b1111111111110111111111111111 P
b1111111111110111111111111111 #"
b1111111111110111111111111111 $"
1p
0x
0y
1!"
1~
b10110 W
b10110 t
0B
1>
1=
12
#3300
1B
0>
0=
02
#3400
1'"
b10110 K
b10110 *"
1&"
0."
0p
1@"
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1^
1x
1y
0!"
0~
b10000 W
b10000 t
0B
1>
1=
12
#3500
1B
0>
0=
02
#3600
0J
0'"
0&"
0Q
0H
b10000 K
b10000 *"
0("
1:"
0@"
1."
1d
0^
b1111111111110111111111111111 P
b1111111111110111111111111111 #"
b1111111111110111111111111111 $"
1p
0x
0y
1!"
1~
b10110 W
b10110 t
0B
1>
1=
12
#3700
1B
0>
0=
02
#3800
1'"
b10110 K
b10110 *"
1&"
0."
0p
1@"
b1111111111111111111110111111 P
b1111111111111111111110111111 #"
b1111111111111111111110111111 $"
1^
1x
1y
0!"
0~
b10000 W
b10000 t
0B
1>
1=
12
