#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  1 16:45:04 2023
# Process ID: 19500
# Current directory: E:/1111/DCCDL/final project/vivado/at_home
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17188 E:\1111\DCCDL\final project\vivado\at_home\at_home.xpr
# Log file: E:/1111/DCCDL/final project/vivado/at_home/vivado.log
# Journal file: E:/1111/DCCDL/final project/vivado/at_home\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/1111/DCCDL/final project/vivado/at_home/at_home.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.504 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {{E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.504 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.504 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.648 ; gain = 0.000
run 250 ns
run 250 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.230 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1131.230 ; gain = 0.000
save_wave_config {E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
run 500 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/B_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sources_1/new/stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1111/DCCDL/final project/vivado/at_home/at_home.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1111/DCCDL/final project/vivado/at_home/at_home.sim/sim_1/behav/xsim'
"xelab -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f2203e68f3a4520ae197e1b16057e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B_r4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage1
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.746 ; gain = 0.000
run 500 ns
relaunch_sim
