
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/PWM_Writer_8CH_50HZ_2.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/AXI_PWM_Writer_8CH_50HZ_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/AXI_PWM_Reader_8CH_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/tjlw/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tjlw/ip_repo/ParallaxPingSensor/ParallaxPingSensor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16170 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1810.949 ; gain = 151.684 ; free physical = 10012 ; free virtual = 14512
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal gpio_0_tri_o cannot have actual OPEN [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/new/Top.vhd:134]
WARNING: [Synth 8-2519] partially associated formal gpio_0_tri_o cannot have actual OPEN [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/new/Top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Top' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/new/Top.vhd:47]
INFO: [Synth 8-3491] module 'ControllerBD_wrapper' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/hdl/ControllerBD_wrapper.vhd:14' bound to instance 'Controller' of component 'ControllerBD_wrapper' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/new/Top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_wrapper' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/hdl/ControllerBD_wrapper.vhd:66]
INFO: [Synth 8-3491] module 'ControllerBD' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2270' bound to instance 'ControllerBD_i' of component 'ControllerBD' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/hdl/ControllerBD_wrapper.vhd:119]
INFO: [Synth 8-638] synthesizing module 'ControllerBD' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2326]
INFO: [Synth 8-3491] module 'ControllerBD_PWM_Reader_8CH_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_PWM_Reader_8CH_0_0_stub.vhdl:5' bound to instance 'PWM_Reader_8CH_0' of component 'ControllerBD_PWM_Reader_8CH_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2909]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_PWM_Reader_8CH_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_PWM_Reader_8CH_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'ControllerBD_PWM_Writer_8CH_50HZ_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_PWM_Writer_8CH_50HZ_0_0_stub.vhdl:5' bound to instance 'PWM_Writer_8CH_50HZ_0' of component 'ControllerBD_PWM_Writer_8CH_50HZ_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2942]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_PWM_Writer_8CH_50HZ_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_PWM_Writer_8CH_50HZ_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'ControllerBD_axi_gpio_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'ControllerBD_axi_gpio_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2975]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_axi_gpio_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ControllerBD_axi_gpio_1_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'ControllerBD_axi_gpio_1_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2998]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_axi_gpio_1_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ControllerBD_axi_uartlite_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'ControllerBD_axi_uartlite_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3021]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_axi_uartlite_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'ControllerBD_axi_uartlite_1_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_uartlite_1_0_stub.vhdl:5' bound to instance 'axi_uartlite_1' of component 'ControllerBD_axi_uartlite_1_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3046]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_axi_uartlite_1_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_uartlite_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'ControllerBD_axi_uartlite_2_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_uartlite_2_0_stub.vhdl:5' bound to instance 'axi_uartlite_2' of component 'ControllerBD_axi_uartlite_2_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3071]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_axi_uartlite_2_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_axi_uartlite_2_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'ControllerBD_clk_wiz_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'ControllerBD_clk_wiz_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3096]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_clk_wiz_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ControllerBD_processing_system7_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'ControllerBD_processing_system7_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3103]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_processing_system7_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_processing_system7_0_0_stub.vhdl:77]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_ps7_0_axi_periph_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1O75OJO' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1O75OJO' (1#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1LOB490' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1LOB490' (2#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1WFO4CK' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1WFO4CK' (3#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:279]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1QKZ4XW' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1QKZ4XW' (4#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_10PT0N8' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:481]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_10PT0N8' (5#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:481]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_14X6LVO' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:582]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_14X6LVO' (6#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:582]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1B69LOK' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:683]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1B69LOK' (7#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:683]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1IULR9Z' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:807]
INFO: [Synth 8-3491] module 'ControllerBD_auto_pc_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ControllerBD_auto_pc_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:990]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_auto_pc_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1IULR9Z' (8#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:807]
INFO: [Synth 8-3491] module 'ControllerBD_xbar_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ControllerBD_xbar_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2116]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_xbar_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ControllerBD_ps7_0_axi_periph_0' (9#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:1241]
INFO: [Synth 8-3491] module 'ControllerBD_rst_ps7_0_50M_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'ControllerBD_rst_ps7_0_50M_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3354]
INFO: [Synth 8-638] synthesizing module 'ControllerBD_rst_ps7_0_50M_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/.Xil/Vivado-16137-Ubu/realtime/ControllerBD_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ControllerBD_xlconcat_0_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_xlconcat_0_0/synth/ControllerBD_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'ControllerBD_xlconcat_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:3367]
INFO: [Synth 8-6157] synthesizing module 'ControllerBD_xlconcat_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_xlconcat_0_0/synth/ControllerBD_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (10#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ControllerBD_xlconcat_0_0' (11#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_xlconcat_0_0/synth/ControllerBD_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'ControllerBD' (12#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/synth/ControllerBD.vhd:2326]
INFO: [Synth 8-256] done synthesizing module 'ControllerBD_wrapper' (13#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/hdl/ControllerBD_wrapper.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Top' (14#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/new/Top.vhd:47]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1IULR9Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1IULR9Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1B69LOK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1B69LOK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1B69LOK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1B69LOK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_14X6LVO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_14X6LVO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_14X6LVO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_14X6LVO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_10PT0N8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_10PT0N8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_10PT0N8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_10PT0N8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1QKZ4XW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1QKZ4XW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1QKZ4XW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1QKZ4XW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1WFO4CK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1WFO4CK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1WFO4CK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1WFO4CK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1LOB490 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1LOB490 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1LOB490 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1LOB490 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1O75OJO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1O75OJO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1O75OJO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1O75OJO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Top has unconnected port reset_rtl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.668 ; gain = 206.402 ; free physical = 10032 ; free virtual = 14533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.574 ; gain = 216.309 ; free physical = 10032 ; free virtual = 14532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1875.574 ; gain = 216.309 ; free physical = 10032 ; free virtual = 14532
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_processing_system7_0_0/ControllerBD_processing_system7_0_0/ControllerBD_processing_system7_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/processing_system7_0'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_processing_system7_0_0/ControllerBD_processing_system7_0_0/ControllerBD_processing_system7_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/processing_system7_0'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_rst_ps7_0_50M_0/ControllerBD_rst_ps7_0_50M_0/ControllerBD_rst_ps7_0_50M_0_in_context.xdc] for cell 'Controller/ControllerBD_i/rst_ps7_0_50M'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_rst_ps7_0_50M_0/ControllerBD_rst_ps7_0_50M_0/ControllerBD_rst_ps7_0_50M_0_in_context.xdc] for cell 'Controller/ControllerBD_i/rst_ps7_0_50M'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/clk_wiz_0'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/clk_wiz_0'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Writer_8CH_50HZ_0_0/ControllerBD_PWM_Writer_8CH_50HZ_0_0/ControllerBD_PWM_Writer_8CH_50HZ_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Writer_8CH_50HZ_0_0/ControllerBD_PWM_Writer_8CH_50HZ_0_0/ControllerBD_PWM_Writer_8CH_50HZ_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Reader_8CH_0_0/ControllerBD_PWM_Reader_8CH_0_0/ControllerBD_PWM_Reader_8CH_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/PWM_Reader_8CH_0'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Reader_8CH_0_0/ControllerBD_PWM_Reader_8CH_0_0/ControllerBD_PWM_Reader_8CH_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/PWM_Reader_8CH_0'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_gpio_0_0/ControllerBD_axi_gpio_0_0/ControllerBD_axi_gpio_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_gpio_0'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_gpio_0_0/ControllerBD_axi_gpio_0_0/ControllerBD_axi_gpio_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_gpio_0'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_uartlite_0_0/ControllerBD_axi_uartlite_0_0/ControllerBD_axi_uartlite_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_uartlite_0'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_uartlite_0_0/ControllerBD_axi_uartlite_0_0/ControllerBD_axi_uartlite_0_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_uartlite_0'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_uartlite_1_0/ControllerBD_axi_uartlite_1_0/ControllerBD_axi_uartlite_1_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_uartlite_1'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_uartlite_1_0/ControllerBD_axi_uartlite_1_0/ControllerBD_axi_uartlite_1_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_uartlite_1'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_uartlite_2_0/ControllerBD_axi_uartlite_2_0/ControllerBD_axi_uartlite_1_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_uartlite_2'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_uartlite_2_0/ControllerBD_axi_uartlite_2_0/ControllerBD_axi_uartlite_1_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_uartlite_2'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_gpio_1_0/ControllerBD_axi_gpio_1_0/ControllerBD_axi_gpio_1_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_gpio_1'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_axi_gpio_1_0/ControllerBD_axi_gpio_1_0/ControllerBD_axi_gpio_1_0_in_context.xdc] for cell 'Controller/ControllerBD_i/axi_gpio_1'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_xbar_0/ControllerBD_xbar_0/ControllerBD_xbar_0_in_context.xdc] for cell 'Controller/ControllerBD_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_xbar_0/ControllerBD_xbar_0/ControllerBD_xbar_0_in_context.xdc] for cell 'Controller/ControllerBD_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_auto_pc_0/ControllerBD_auto_pc_0/ControllerBD_auto_pc_0_in_context.xdc] for cell 'Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_auto_pc_0/ControllerBD_auto_pc_0/ControllerBD_auto_pc_0_in_context.xdc] for cell 'Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/constrs_1/new/ZyboZ7Pins.xdc]
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/constrs_1/new/ZyboZ7Pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/constrs_1/new/ZyboZ7Pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.152 ; gain = 0.000 ; free physical = 9930 ; free virtual = 14431
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1972.152 ; gain = 0.000 ; free physical = 9930 ; free virtual = 14430
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 10007 ; free virtual = 14508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 10007 ; free virtual = 14508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0/ControllerBD_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/PWM_Reader_8CH_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/axi_uartlite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 10007 ; free virtual = 14508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 10009 ; free virtual = 14509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ControllerBD_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Top has unconnected port reset_rtl
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 10006 ; free virtual = 14507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Controller/ControllerBD_i/processing_system7_0/FCLK_CLK0' to pin 'Controller/ControllerBD_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Controller/ControllerBD_i/clk_wiz_0/clk_out1' to pin 'Controller/ControllerBD_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1972.152 ; gain = 312.887 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |ControllerBD_xbar_0                  |         1|
|2     |ControllerBD_auto_pc_0               |         1|
|3     |ControllerBD_PWM_Reader_8CH_0_0      |         1|
|4     |ControllerBD_PWM_Writer_8CH_50HZ_0_0 |         1|
|5     |ControllerBD_axi_gpio_0_0            |         1|
|6     |ControllerBD_axi_gpio_1_0            |         1|
|7     |ControllerBD_axi_uartlite_0_0        |         1|
|8     |ControllerBD_axi_uartlite_1_0        |         1|
|9     |ControllerBD_axi_uartlite_2_0        |         1|
|10    |ControllerBD_clk_wiz_0_0             |         1|
|11    |ControllerBD_processing_system7_0_0  |         1|
|12    |ControllerBD_rst_ps7_0_50M_0         |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |ControllerBD_PWM_Reader_8CH_0_0_bbox_0      |     1|
|2     |ControllerBD_PWM_Writer_8CH_50HZ_0_0_bbox_1 |     1|
|3     |ControllerBD_auto_pc_0_bbox_9               |     1|
|4     |ControllerBD_axi_gpio_0_0_bbox_2            |     1|
|5     |ControllerBD_axi_gpio_1_0_bbox_3            |     1|
|6     |ControllerBD_axi_uartlite_0_0_bbox_4        |     1|
|7     |ControllerBD_axi_uartlite_1_0_bbox_5        |     1|
|8     |ControllerBD_axi_uartlite_2_0_bbox_6        |     1|
|9     |ControllerBD_clk_wiz_0_0_bbox_7             |     1|
|10    |ControllerBD_processing_system7_0_0_bbox_8  |     1|
|11    |ControllerBD_rst_ps7_0_50M_0_bbox_11        |     1|
|12    |ControllerBD_xbar_0_bbox_10                 |     1|
|13    |IBUF                                        |    11|
|14    |OBUF                                        |    17|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------------+------+
|      |Instance               |Module                          |Cells |
+------+-----------------------+--------------------------------+------+
|1     |top                    |                                |  1530|
|2     |  Controller           |ControllerBD_wrapper            |  1502|
|3     |    ControllerBD_i     |ControllerBD                    |  1502|
|4     |      ps7_0_axi_periph |ControllerBD_ps7_0_axi_periph_0 |   995|
|5     |        s00_couplers   |s00_couplers_imp_1IULR9Z        |   177|
|6     |      xlconcat_0       |ControllerBD_xlconcat_0_0       |     0|
+------+-----------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.121 ; gain = 316.855 ; free physical = 9885 ; free virtual = 14385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1976.121 ; gain = 220.277 ; free physical = 9941 ; free virtual = 14441
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1976.129 ; gain = 316.855 ; free physical = 9955 ; free virtual = 14455
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.027 ; gain = 0.000 ; free physical = 9886 ; free virtual = 14386
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1988.027 ; gain = 542.945 ; free physical = 9975 ; free virtual = 14476
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.027 ; gain = 0.000 ; free physical = 9976 ; free virtual = 14476
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 13:55:20 2019...
