Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 21 08:37:00 2021
| Host         : DESKTOP-2PVBHFM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |              28 |            8 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_m_IBUF_BUFG |                                  | envio_comp/init_i_2__0_n_0           |                1 |              1 |         1.00 |
|  clk_m_IBUF_BUFG |                                  | recepcion_comp/init_i_2_n_0          |                1 |              1 |         1.00 |
|  clk_m_IBUF_BUFG | envio_comp/nBit_tx               | envio_comp/nBit_tx[3]_i_1_n_0        |                2 |              4 |         2.00 |
|  clk_m_IBUF_BUFG | memoria_comp/selector[3]_i_1_n_0 |                                      |                1 |              4 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/nByte_rx0         | recepcion_comp/cont_rx1              |                2 |              4 |         2.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/nBit_rx           | recepcion_comp/nBit_rx[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/addr_reg[3]_0     | memoria_comp/registro[11][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[4]_4     | memoria_comp/registro[11][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[2]_2     | memoria_comp/registro[11][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[9]_9     | memoria_comp/registro[11][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[6]_6     | memoria_comp/registro[11][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[8]_8     | memoria_comp/registro[11][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[1]_1     | memoria_comp/registro[11][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[7]_7     | memoria_comp/registro[11][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[5]_5     | memoria_comp/registro[11][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[10]_10   | memoria_comp/registro[11][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[0]_0     | memoria_comp/registro[11][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_m_IBUF_BUFG | recepcion_comp/registro[3]_3     | memoria_comp/registro[11][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_m_IBUF_BUFG |                                  | display_comp/clear                   |                3 |             12 |         4.00 |
|  clk_m_IBUF_BUFG | recepcion_comp/addr0             |                                      |                3 |             12 |         4.00 |
|  clk_m_IBUF_BUFG |                                  | envio_comp/cont_tx[0]_i_1_n_0        |                4 |             14 |         3.50 |
|  clk_m_IBUF_BUFG |                                  | recepcion_comp/cont_rx[0]_i_1_n_0    |                4 |             14 |         3.50 |
|  clk_m_IBUF_BUFG |                                  |                                      |                8 |             18 |         2.25 |
+------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+


