

================================================================
== Vitis HLS Report for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'
================================================================
* Date:           Tue Dec  6 19:10:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|        ?|  0.560 us|         ?|   56|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_193_1  |       54|        ?|        28|         27|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 27, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 27, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idx109 = alloca i32 1"   --->   Operation 31 'alloca' 'idx109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dec12_i_in = alloca i32 1"   --->   Operation 32 'alloca' 'dec12_i_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_cast5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %r_cast5"   --->   Operation 33 'read' 'r_cast5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_cast5_cast = zext i5 %r_cast5_read"   --->   Operation 34 'zext' 'r_cast5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %r_cast5_cast, i32 %dec12_i_in"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i35 0, i35 %idx109"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i30"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.08>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%idx109_load = load i35 %idx109"   --->   Operation 38 'load' 'idx109_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i35 %idx109_load"   --->   Operation 39 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln194 = add i8 %empty, i8 8" [clefia.c:194]   --->   Operation 40 'add' 'add_ln194' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [9/9] (5.16ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 41 'call' 'call_ln194' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.75>
ST_3 : Operation 42 [8/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 42 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 43 [7/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 43 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 44 [6/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 44 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 45 [5/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 45 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 46 [4/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 46 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.75>
ST_8 : Operation 47 [3/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 47 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.75>
ST_9 : Operation 48 [2/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 48 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [1/9] (0.00ns)   --->   "%call_ln194 = call void @ClefiaF0Xor, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln194, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 49 'call' 'call_ln194' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.08>
ST_11 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln195 = add i8 %empty, i8 12" [clefia.c:195]   --->   Operation 50 'add' 'add_ln195' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [9/9] (5.16ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 51 'call' 'call_ln195' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.99>
ST_12 : Operation 52 [8/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 52 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.99>
ST_13 : Operation 53 [7/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 53 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.99>
ST_14 : Operation 54 [6/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 54 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.99>
ST_15 : Operation 55 [5/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 55 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 56 [4/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 56 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 57 [3/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 57 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.99>
ST_18 : Operation 58 [2/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 58 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 59 [1/9] (0.00ns)   --->   "%call_ln195 = call void @ClefiaF1Xor.3, i8 %fout, i8 %fin, i8 %rk, i8 %add_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 59 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.61>
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%dec12_i_in_load = load i32 %dec12_i_in" [clefia.c:188]   --->   Operation 60 'load' 'dec12_i_in_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%fout_addr_91 = getelementptr i8 %fout, i64 0, i64 5" [clefia.c:114]   --->   Operation 61 'getelementptr' 'fout_addr_91' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%fout_addr_92 = getelementptr i8 %fout, i64 0, i64 4" [clefia.c:114]   --->   Operation 62 'getelementptr' 'fout_addr_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln188_1 = add i32 %dec12_i_in_load, i32 4294967295" [clefia.c:188]   --->   Operation 63 'add' 'add_ln188_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 64 [1/1] (2.67ns)   --->   "%add_ln188 = add i35 %idx109_load, i35 8" [clefia.c:188]   --->   Operation 64 'add' 'add_ln188' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln197 = icmp_eq  i32 %add_ln188_1, i32 0" [clefia.c:197]   --->   Operation 65 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %while.body.i20.i.0, void %if.end.i" [clefia.c:197]   --->   Operation 66 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 67 [2/2] (2.32ns)   --->   "%fout_load = load i4 %fout_addr_92" [clefia.c:117]   --->   Operation 67 'load' 'fout_load' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 68 [2/2] (2.32ns)   --->   "%fout_load_78 = load i4 %fout_addr_91" [clefia.c:117]   --->   Operation 68 'load' 'fout_load_78' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln193 = icmp_sgt  i32 %add_ln188_1, i32 0" [clefia.c:193]   --->   Operation 69 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %while.end.i.loopexit.exitStub, void %if.end.i.while.body.i30_crit_edge" [clefia.c:193]   --->   Operation 70 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %add_ln188_1, i32 %dec12_i_in" [clefia.c:193]   --->   Operation 71 'store' 'store_ln193' <Predicate = (icmp_ln193)> <Delay = 1.58>
ST_20 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln193 = store i35 %add_ln188, i35 %idx109" [clefia.c:193]   --->   Operation 72 'store' 'store_ln193' <Predicate = (icmp_ln193)> <Delay = 1.58>
ST_20 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln193 = br void %while.body.i30" [clefia.c:193]   --->   Operation 73 'br' 'br_ln193' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.64>
ST_21 : Operation 74 [1/1] (0.00ns)   --->   "%fout_addr_89 = getelementptr i8 %fout, i64 0, i64 7" [clefia.c:114]   --->   Operation 74 'getelementptr' 'fout_addr_89' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%fout_addr_90 = getelementptr i8 %fout, i64 0, i64 6" [clefia.c:114]   --->   Operation 75 'getelementptr' 'fout_addr_90' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%fin_addr_91 = getelementptr i8 %fin, i64 0, i64 1" [clefia.c:114]   --->   Operation 76 'getelementptr' 'fin_addr_91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%fin_addr_92 = getelementptr i8 %fin, i64 0, i64 0" [clefia.c:114]   --->   Operation 77 'getelementptr' 'fin_addr_92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/2] (2.32ns)   --->   "%fout_load = load i4 %fout_addr_92" [clefia.c:117]   --->   Operation 78 'load' 'fout_load' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load, i4 %fin_addr_92" [clefia.c:117]   --->   Operation 79 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 80 [1/2] (2.32ns)   --->   "%fout_load_78 = load i4 %fout_addr_91" [clefia.c:117]   --->   Operation 80 'load' 'fout_load_78' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_78, i4 %fin_addr_91" [clefia.c:117]   --->   Operation 81 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 82 [2/2] (2.32ns)   --->   "%fout_load_79 = load i4 %fout_addr_90" [clefia.c:117]   --->   Operation 82 'load' 'fout_load_79' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 83 [2/2] (2.32ns)   --->   "%fout_load_80 = load i4 %fout_addr_89" [clefia.c:117]   --->   Operation 83 'load' 'fout_load_80' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 4.64>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%fout_addr_87 = getelementptr i8 %fout, i64 0, i64 9" [clefia.c:114]   --->   Operation 84 'getelementptr' 'fout_addr_87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%fout_addr_88 = getelementptr i8 %fout, i64 0, i64 8" [clefia.c:114]   --->   Operation 85 'getelementptr' 'fout_addr_88' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%fin_addr_89 = getelementptr i8 %fin, i64 0, i64 3" [clefia.c:114]   --->   Operation 86 'getelementptr' 'fin_addr_89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%fin_addr_90 = getelementptr i8 %fin, i64 0, i64 2" [clefia.c:114]   --->   Operation 87 'getelementptr' 'fin_addr_90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/2] (2.32ns)   --->   "%fout_load_79 = load i4 %fout_addr_90" [clefia.c:117]   --->   Operation 88 'load' 'fout_load_79' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_79, i4 %fin_addr_90" [clefia.c:117]   --->   Operation 89 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 90 [1/2] (2.32ns)   --->   "%fout_load_80 = load i4 %fout_addr_89" [clefia.c:117]   --->   Operation 90 'load' 'fout_load_80' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_80, i4 %fin_addr_89" [clefia.c:117]   --->   Operation 91 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 92 [2/2] (2.32ns)   --->   "%fout_load_81 = load i4 %fout_addr_88" [clefia.c:117]   --->   Operation 92 'load' 'fout_load_81' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 93 [2/2] (2.32ns)   --->   "%fout_load_82 = load i4 %fout_addr_87" [clefia.c:117]   --->   Operation 93 'load' 'fout_load_82' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 4.64>
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%fout_addr_85 = getelementptr i8 %fout, i64 0, i64 11" [clefia.c:114]   --->   Operation 94 'getelementptr' 'fout_addr_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%fout_addr_86 = getelementptr i8 %fout, i64 0, i64 10" [clefia.c:114]   --->   Operation 95 'getelementptr' 'fout_addr_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "%fin_addr_87 = getelementptr i8 %fin, i64 0, i64 5" [clefia.c:114]   --->   Operation 96 'getelementptr' 'fin_addr_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%fin_addr_88 = getelementptr i8 %fin, i64 0, i64 4" [clefia.c:114]   --->   Operation 97 'getelementptr' 'fin_addr_88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/2] (2.32ns)   --->   "%fout_load_81 = load i4 %fout_addr_88" [clefia.c:117]   --->   Operation 98 'load' 'fout_load_81' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_81, i4 %fin_addr_88" [clefia.c:117]   --->   Operation 99 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 100 [1/2] (2.32ns)   --->   "%fout_load_82 = load i4 %fout_addr_87" [clefia.c:117]   --->   Operation 100 'load' 'fout_load_82' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_82, i4 %fin_addr_87" [clefia.c:117]   --->   Operation 101 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 102 [2/2] (2.32ns)   --->   "%fout_load_83 = load i4 %fout_addr_86" [clefia.c:117]   --->   Operation 102 'load' 'fout_load_83' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 103 [2/2] (2.32ns)   --->   "%fout_load_84 = load i4 %fout_addr_85" [clefia.c:117]   --->   Operation 103 'load' 'fout_load_84' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 4.64>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%fout_addr_83 = getelementptr i8 %fout, i64 0, i64 13" [clefia.c:114]   --->   Operation 104 'getelementptr' 'fout_addr_83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%fout_addr_84 = getelementptr i8 %fout, i64 0, i64 12" [clefia.c:114]   --->   Operation 105 'getelementptr' 'fout_addr_84' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%fin_addr_85 = getelementptr i8 %fin, i64 0, i64 7" [clefia.c:114]   --->   Operation 106 'getelementptr' 'fin_addr_85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%fin_addr_86 = getelementptr i8 %fin, i64 0, i64 6" [clefia.c:114]   --->   Operation 107 'getelementptr' 'fin_addr_86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/2] (2.32ns)   --->   "%fout_load_83 = load i4 %fout_addr_86" [clefia.c:117]   --->   Operation 108 'load' 'fout_load_83' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_83, i4 %fin_addr_86" [clefia.c:117]   --->   Operation 109 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 110 [1/2] (2.32ns)   --->   "%fout_load_84 = load i4 %fout_addr_85" [clefia.c:117]   --->   Operation 110 'load' 'fout_load_84' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_84, i4 %fin_addr_85" [clefia.c:117]   --->   Operation 111 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 112 [2/2] (2.32ns)   --->   "%fout_load_85 = load i4 %fout_addr_84" [clefia.c:117]   --->   Operation 112 'load' 'fout_load_85' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 113 [2/2] (2.32ns)   --->   "%fout_load_86 = load i4 %fout_addr_83" [clefia.c:117]   --->   Operation 113 'load' 'fout_load_86' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 4.64>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%fout_addr_81 = getelementptr i8 %fout, i64 0, i64 15" [clefia.c:114]   --->   Operation 114 'getelementptr' 'fout_addr_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%fout_addr_82 = getelementptr i8 %fout, i64 0, i64 14" [clefia.c:114]   --->   Operation 115 'getelementptr' 'fout_addr_82' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%fin_addr_83 = getelementptr i8 %fin, i64 0, i64 9" [clefia.c:114]   --->   Operation 116 'getelementptr' 'fin_addr_83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%fin_addr_84 = getelementptr i8 %fin, i64 0, i64 8" [clefia.c:114]   --->   Operation 117 'getelementptr' 'fin_addr_84' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/2] (2.32ns)   --->   "%fout_load_85 = load i4 %fout_addr_84" [clefia.c:117]   --->   Operation 118 'load' 'fout_load_85' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_85, i4 %fin_addr_84" [clefia.c:117]   --->   Operation 119 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 120 [1/2] (2.32ns)   --->   "%fout_load_86 = load i4 %fout_addr_83" [clefia.c:117]   --->   Operation 120 'load' 'fout_load_86' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_86, i4 %fin_addr_83" [clefia.c:117]   --->   Operation 121 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 122 [2/2] (2.32ns)   --->   "%fout_load_87 = load i4 %fout_addr_82" [clefia.c:117]   --->   Operation 122 'load' 'fout_load_87' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 123 [2/2] (2.32ns)   --->   "%fout_load_88 = load i4 %fout_addr_81" [clefia.c:117]   --->   Operation 123 'load' 'fout_load_88' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 4.64>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%fout_addr_79 = getelementptr i8 %fout, i64 0, i64 1" [clefia.c:114]   --->   Operation 124 'getelementptr' 'fout_addr_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%fout_addr_80 = getelementptr i8 %fout, i64 0, i64 0" [clefia.c:114]   --->   Operation 125 'getelementptr' 'fout_addr_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%fin_addr_81 = getelementptr i8 %fin, i64 0, i64 11" [clefia.c:114]   --->   Operation 126 'getelementptr' 'fin_addr_81' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%fin_addr_82 = getelementptr i8 %fin, i64 0, i64 10" [clefia.c:114]   --->   Operation 127 'getelementptr' 'fin_addr_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/2] (2.32ns)   --->   "%fout_load_87 = load i4 %fout_addr_82" [clefia.c:117]   --->   Operation 128 'load' 'fout_load_87' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_87, i4 %fin_addr_82" [clefia.c:117]   --->   Operation 129 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 130 [1/2] (2.32ns)   --->   "%fout_load_88 = load i4 %fout_addr_81" [clefia.c:117]   --->   Operation 130 'load' 'fout_load_88' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_88, i4 %fin_addr_81" [clefia.c:117]   --->   Operation 131 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 132 [2/2] (2.32ns)   --->   "%fout_load_89 = load i4 %fout_addr_80" [clefia.c:117]   --->   Operation 132 'load' 'fout_load_89' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 133 [2/2] (2.32ns)   --->   "%fout_load_90 = load i4 %fout_addr_79" [clefia.c:117]   --->   Operation 133 'load' 'fout_load_90' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 4.64>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%fout_addr = getelementptr i8 %fout, i64 0, i64 3" [clefia.c:114]   --->   Operation 134 'getelementptr' 'fout_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%fout_addr_78 = getelementptr i8 %fout, i64 0, i64 2" [clefia.c:114]   --->   Operation 135 'getelementptr' 'fout_addr_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%fin_addr_79 = getelementptr i8 %fin, i64 0, i64 13" [clefia.c:114]   --->   Operation 136 'getelementptr' 'fin_addr_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%fin_addr_80 = getelementptr i8 %fin, i64 0, i64 12" [clefia.c:114]   --->   Operation 137 'getelementptr' 'fin_addr_80' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [1/2] (2.32ns)   --->   "%fout_load_89 = load i4 %fout_addr_80" [clefia.c:117]   --->   Operation 138 'load' 'fout_load_89' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_89, i4 %fin_addr_80" [clefia.c:117]   --->   Operation 139 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 140 [1/2] (2.32ns)   --->   "%fout_load_90 = load i4 %fout_addr_79" [clefia.c:117]   --->   Operation 140 'load' 'fout_load_90' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_90, i4 %fin_addr_79" [clefia.c:117]   --->   Operation 141 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 142 [2/2] (2.32ns)   --->   "%fout_load_91 = load i4 %fout_addr_78" [clefia.c:117]   --->   Operation 142 'load' 'fout_load_91' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 143 [2/2] (2.32ns)   --->   "%fout_load_92 = load i4 %fout_addr" [clefia.c:117]   --->   Operation 143 'load' 'fout_load_92' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 4.64>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%fin_addr = getelementptr i8 %fin, i64 0, i64 15" [clefia.c:114]   --->   Operation 144 'getelementptr' 'fin_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%fin_addr_78 = getelementptr i8 %fin, i64 0, i64 14" [clefia.c:114]   --->   Operation 145 'getelementptr' 'fin_addr_78' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [clefia.c:188]   --->   Operation 147 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 148 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 149 [1/2] (2.32ns)   --->   "%fout_load_91 = load i4 %fout_addr_78" [clefia.c:117]   --->   Operation 149 'load' 'fout_load_91' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_91, i4 %fin_addr_78" [clefia.c:117]   --->   Operation 150 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 151 [1/2] (2.32ns)   --->   "%fout_load_92 = load i4 %fout_addr" [clefia.c:117]   --->   Operation 151 'load' 'fout_load_92' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_92, i4 %fin_addr" [clefia.c:117]   --->   Operation 152 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (!icmp_ln193)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'r_cast5_cast' on local variable 'r' [11]  (1.59 ns)

 <State 2>: 7.08ns
The critical path consists of the following:
	'load' operation ('idx109_load') on local variable 'idx109' [15]  (0 ns)
	'add' operation ('add_ln194', clefia.c:194) [54]  (1.92 ns)
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.17 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 9>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor' [55]  (5.75 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln195', clefia.c:195) [56]  (1.92 ns)
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (5.17 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor.3' [57]  (7 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 6.61ns
The critical path consists of the following:
	'load' operation ('dec12_i_in_load', clefia.c:188) on local variable 'r' [16]  (0 ns)
	'add' operation ('r', clefia.c:188) [51]  (2.55 ns)
	'icmp' operation ('icmp_ln193', clefia.c:193) [96]  (2.47 ns)
	blocking operation 1.59 ns on control path)

 <State 21>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load', clefia.c:117) on array 'fout' [62]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin' [63]  (2.32 ns)

 <State 22>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_79', clefia.c:117) on array 'fout' [66]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_79', clefia.c:117 on array 'fin' [67]  (2.32 ns)

 <State 23>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_81', clefia.c:117) on array 'fout' [70]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_81', clefia.c:117 on array 'fin' [71]  (2.32 ns)

 <State 24>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_83', clefia.c:117) on array 'fout' [74]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_83', clefia.c:117 on array 'fin' [75]  (2.32 ns)

 <State 25>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_85', clefia.c:117) on array 'fout' [78]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_85', clefia.c:117 on array 'fin' [79]  (2.32 ns)

 <State 26>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_87', clefia.c:117) on array 'fout' [82]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_87', clefia.c:117 on array 'fin' [83]  (2.32 ns)

 <State 27>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_89', clefia.c:117) on array 'fout' [86]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_89', clefia.c:117 on array 'fin' [87]  (2.32 ns)

 <State 28>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_91', clefia.c:117) on array 'fout' [90]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_91', clefia.c:117 on array 'fin' [91]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
