vendor_name = ModelSim
source_file = 1, C:/Verilog_training/frequency_divider/D_FF/D_FF.v
source_file = 1, C:/Verilog_training/frequency_divider/D_FF/db/D_FF.cbx.xml
design_name = D_FF
instance = comp, \dout~output\, dout~output, D_FF, 1
instance = comp, \clk~input\, clk~input, D_FF, 1
instance = comp, \din~input\, din~input, D_FF, 1
instance = comp, \dout~reg0feeder\, dout~reg0feeder, D_FF, 1
instance = comp, \dout~reg0\, dout~reg0, D_FF, 1
