--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M3.twx CNC2_22A_M3.ncd -o CNC2_22A_M3.twr CNC2_22A_M3.pcf -ucf
CNC2_22A_M3.ucf

Design file:              CNC2_22A_M3.ncd
Physical constraint file: CNC2_22A_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Tx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
K3.I                         BUFGMUX_X2Y11.I0                 0.599  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Rx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFGMUX_X3Y15.I0                 0.603  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369290506 paths analyzed, 13004 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.862ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X23Y48.C6), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.741ns (Levels of Logic = 6)
  Clock Path Skew:      1.720ns (1.337 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y44.C3      net (fanout=16)       2.261   AddressDecoderCS0n
    SLICE_X23Y44.CMUX    Tilo                  0.313   CNC2_22A/rio2_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio_Select11
    SLICE_X40Y24.C3      net (fanout=21)       3.750   CNC2_22A/rio_Select
    SLICE_X40Y24.C       Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_23
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X40Y24.B4      net (fanout=1)        0.278   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT49
    SLICE_X40Y24.B       Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_23
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT413
    SLICE_X23Y48.D5      net (fanout=1)        2.964   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
    SLICE_X23Y48.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
    SLICE_X23Y48.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X23Y48.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT420
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     12.741ns (1.971ns logic, 10.770ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.099ns (Levels of Logic = 5)
  Clock Path Skew:      1.720ns (1.337 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y44.C3      net (fanout=16)       2.261   AddressDecoderCS0n
    SLICE_X23Y44.C       Tilo                  0.259   CNC2_22A/rio2_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio2_Select11
    SLICE_X40Y24.B3      net (fanout=22)       3.645   CNC2_22A/rio2_Select
    SLICE_X40Y24.B       Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_23
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT413
    SLICE_X23Y48.D5      net (fanout=1)        2.964   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
    SLICE_X23Y48.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
    SLICE_X23Y48.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X23Y48.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT420
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     12.099ns (1.712ns logic, 10.387ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.682ns (Levels of Logic = 6)
  Clock Path Skew:      1.720ns (1.337 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y37.C4      net (fanout=16)       0.307   AddressDecoderCS0n
    SLICE_X39Y37.CMUX    Tilo                  0.313   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_enc_Select11
    SLICE_X40Y24.C5      net (fanout=17)       2.645   CNC2_22A/enc_Select
    SLICE_X40Y24.C       Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_23
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X40Y24.B4      net (fanout=1)        0.278   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT49
    SLICE_X40Y24.B       Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_23
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT413
    SLICE_X23Y48.D5      net (fanout=1)        2.964   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
    SLICE_X23Y48.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
    SLICE_X23Y48.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X23Y48.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT420
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (1.971ns logic, 7.711ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X25Y47.A5), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.661ns (Levels of Logic = 6)
  Clock Path Skew:      1.716ns (1.333 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y44.C3      net (fanout=16)       2.261   AddressDecoderCS0n
    SLICE_X23Y44.CMUX    Tilo                  0.313   CNC2_22A/rio2_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio_Select11
    SLICE_X39Y24.B3      net (fanout=21)       3.549   CNC2_22A/rio_Select
    SLICE_X39Y24.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1610
    SLICE_X39Y24.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT169
    SLICE_X39Y24.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1613
    SLICE_X25Y47.B3      net (fanout=1)        2.999   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X25Y47.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
    SLICE_X25Y47.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X25Y47.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1620
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     12.661ns (2.079ns logic, 10.582ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.758ns (Levels of Logic = 5)
  Clock Path Skew:      1.716ns (1.333 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y44.C3      net (fanout=16)       2.261   AddressDecoderCS0n
    SLICE_X23Y44.C       Tilo                  0.259   CNC2_22A/rio2_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio2_Select11
    SLICE_X39Y24.A3      net (fanout=22)       3.146   CNC2_22A/rio2_Select
    SLICE_X39Y24.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1613
    SLICE_X25Y47.B3      net (fanout=1)        2.999   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X25Y47.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
    SLICE_X25Y47.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X25Y47.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1620
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     11.758ns (1.766ns logic, 9.992ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.198ns (Levels of Logic = 6)
  Clock Path Skew:      1.716ns (1.333 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y37.C4      net (fanout=16)       0.307   AddressDecoderCS0n
    SLICE_X39Y37.CMUX    Tilo                  0.313   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_enc_Select11
    SLICE_X39Y24.B1      net (fanout=17)       3.040   CNC2_22A/enc_Select
    SLICE_X39Y24.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1610
    SLICE_X39Y24.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT169
    SLICE_X39Y24.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1613
    SLICE_X25Y47.B3      net (fanout=1)        2.999   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X25Y47.B       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
    SLICE_X25Y47.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X25Y47.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1620
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     10.198ns (2.079ns logic, 8.119ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_5 (SLICE_X29Y44.B5), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.485ns (Levels of Logic = 7)
  Clock Path Skew:      1.689ns (1.306 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y44.C3      net (fanout=16)       2.261   AddressDecoderCS0n
    SLICE_X23Y44.CMUX    Tilo                  0.313   CNC2_22A/rio2_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio_Select11
    SLICE_X39Y24.D4      net (fanout=21)       3.652   CNC2_22A/rio_Select
    SLICE_X39Y24.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1214
    SLICE_X39Y24.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
    SLICE_X39Y24.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1217
    SLICE_X29Y45.B5      net (fanout=1)        2.178   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1218
    SLICE_X29Y45.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1223
    SLICE_X29Y45.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1223
    SLICE_X29Y45.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1224
    SLICE_X29Y44.B5      net (fanout=1)        0.352   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1224
    SLICE_X29Y44.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1230
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                     12.485ns (2.338ns logic, 10.147ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.676ns (Levels of Logic = 6)
  Clock Path Skew:      1.689ns (1.306 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y44.C3      net (fanout=16)       2.261   AddressDecoderCS0n
    SLICE_X23Y44.C       Tilo                  0.259   CNC2_22A/rio2_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio2_Select11
    SLICE_X39Y24.C1      net (fanout=22)       3.274   CNC2_22A/rio2_Select
    SLICE_X39Y24.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1217
    SLICE_X29Y45.B5      net (fanout=1)        2.178   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1218
    SLICE_X29Y45.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1223
    SLICE_X29Y45.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1223
    SLICE_X29Y45.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1224
    SLICE_X29Y44.B5      net (fanout=1)        0.352   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1224
    SLICE_X29Y44.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1230
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                     11.676ns (2.025ns logic, 9.651ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.235ns (Levels of Logic = 7)
  Clock Path Skew:      1.689ns (1.306 - -0.383)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B3      net (fanout=21)       1.399   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y37.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y37.C4      net (fanout=16)       0.307   AddressDecoderCS0n
    SLICE_X39Y37.CMUX    Tilo                  0.313   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_enc_Select11
    SLICE_X39Y24.D6      net (fanout=17)       2.356   CNC2_22A/enc_Select
    SLICE_X39Y24.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1214
    SLICE_X39Y24.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
    SLICE_X39Y24.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1215
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1217
    SLICE_X29Y45.B5      net (fanout=1)        2.178   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1218
    SLICE_X29Y45.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1223
    SLICE_X29Y45.A5      net (fanout=1)        0.187   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1223
    SLICE_X29Y45.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1224
    SLICE_X29Y44.B5      net (fanout=1)        0.352   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1224
    SLICE_X29Y44.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<6>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1230
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (2.338ns logic, 6.897ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (SLICE_X25Y44.B5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_26 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 3)
  Clock Path Skew:      1.416ns (1.173 - -0.243)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_26 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.CQ      Tcko                  0.234   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/reg_dout_26
    SLICE_X21Y37.C5      net (fanout=1)        0.412   ML3MST_inst/reg_dout<26>
    SLICE_X21Y37.C       Tilo                  0.156   ML3MST_inst/mux1021
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X25Y44.A4      net (fanout=1)        0.503   LB_MIII_DataOut<26>
    SLICE_X25Y44.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X25Y44.B5      net (fanout=49)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X25Y44.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[10]_ISTOP_DataIn[10]_MUX_613_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.701ns logic, 1.130ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_10 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.041ns (Levels of Logic = 3)
  Clock Path Skew:      1.431ns (1.173 - -0.258)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_10 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/reg_dout_10
    SLICE_X21Y35.A3      net (fanout=1)        0.395   ML3MST_inst/reg_dout<10>
    SLICE_X21Y35.A       Tilo                  0.156   ML3MST_inst/reg_rs_CMD_clr_ddd<19>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X25Y44.A5      net (fanout=1)        0.766   LB_MIII_DataOut<10>
    SLICE_X25Y44.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X25Y44.B5      net (fanout=49)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X25Y44.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[10]_ISTOP_DataIn[10]_MUX_613_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    -------------------------------------------------  ---------------------------
    Total                                      2.041ns (0.665ns logic, 1.376ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 3)
  Clock Path Skew:      1.347ns (1.173 - -0.174)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y41.D6      net (fanout=21)       0.751   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y41.D       Tilo                  0.156   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_status
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X25Y44.A3      net (fanout=16)       0.836   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X25Y44.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X25Y44.B5      net (fanout=49)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X25Y44.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[10]_ISTOP_DataIn[10]_MUX_613_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.667ns logic, 1.802ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC (SLICE_X22Y46.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_14 (FF)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 2)
  Clock Path Skew:      1.359ns (1.186 - -0.173)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_14 to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/reg_dout_14
    SLICE_X17Y37.B5      net (fanout=1)        0.163   ML3MST_inst/reg_dout<14>
    SLICE_X17Y37.B       Tilo                  0.156   LB_MIII_DataOut<31>
                                                       ML3MST_inst/Mmux_host_data_r61
    SLICE_X19Y45.A5      net (fanout=1)        0.794   LB_MIII_DataOut<14>
    SLICE_X19Y45.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<49>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst
    SLICE_X22Y46.CX      net (fanout=49)       0.410   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>
    SLICE_X22Y46.CLK     Tdh         (-Th)     0.098   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.412ns logic, 1.367ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_30 (FF)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.899ns (Levels of Logic = 2)
  Clock Path Skew:      1.432ns (1.186 - -0.246)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_30 to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.DQ      Tcko                  0.198   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/reg_dout_30
    SLICE_X17Y37.A1      net (fanout=1)        0.576   ML3MST_inst/reg_dout<30>
    SLICE_X17Y37.A       Tilo                  0.156   LB_MIII_DataOut<31>
                                                       ML3MST_inst/Mmux_host_data_r241
    SLICE_X19Y45.A6      net (fanout=1)        0.501   LB_MIII_DataOut<30>
    SLICE_X19Y45.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<49>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst
    SLICE_X22Y46.CX      net (fanout=49)       0.410   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>
    SLICE_X22Y46.CLK     Tdh         (-Th)     0.098   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.899ns (0.412ns logic, 1.487ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_14 (FF)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 2)
  Clock Path Skew:      1.445ns (1.186 - -0.259)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_14 to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y51.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_14
    SLICE_X29Y50.A2      net (fanout=1)        0.730   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<14>
    SLICE_X29Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst_SW0
    SLICE_X19Y45.A4      net (fanout=1)        0.497   N117
    SLICE_X19Y45.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<49>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst
    SLICE_X22Y46.CX      net (fanout=49)       0.410   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<62>
    SLICE_X22Y46.CLK     Tdh         (-Th)     0.098   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (0.412ns logic, 1.637ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3 (SLICE_X31Y37.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_3 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 3)
  Clock Path Skew:      1.387ns (1.124 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_3 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/reg_dout_3
    SLICE_X23Y30.B4      net (fanout=1)        0.350   ML3MST_inst/reg_dout<3>
    SLICE_X23Y30.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<23>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X31Y37.C3      net (fanout=1)        0.747   LB_MIII_DataOut<3>
    SLICE_X31Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst
    SLICE_X31Y37.D5      net (fanout=57)       0.083   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X31Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[3]_ISTOP_DataIn[3]_MUX_620_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.665ns logic, 1.180ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Skew:      1.349ns (1.124 - -0.225)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X30Y36.B1      net (fanout=5)        0.769   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X30Y36.BMUX    Tilo                  0.191   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv1
    SLICE_X31Y37.C5      net (fanout=16)       0.623   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv
    SLICE_X31Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst
    SLICE_X31Y37.D5      net (fanout=57)       0.083   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X31Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[3]_ISTOP_DataIn[3]_MUX_620_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (0.700ns logic, 1.475ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_19 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.282ns (Levels of Logic = 3)
  Clock Path Skew:      1.303ns (1.124 - -0.179)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_19 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<19>
                                                       ML3MST_inst/reg_dout_19
    SLICE_X15Y37.C6      net (fanout=1)        0.755   ML3MST_inst/reg_dout<19>
    SLICE_X15Y37.C       Tilo                  0.156   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X31Y37.C4      net (fanout=1)        0.779   LB_MIII_DataOut<19>
    SLICE_X31Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst
    SLICE_X31Y37.D5      net (fanout=57)       0.083   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X31Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[3]_ISTOP_DataIn[3]_MUX_620_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_3
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.665ns logic, 1.617ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.106ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X28Y34.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.344 - 0.341)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y25.BQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X21Y37.B5      net (fanout=13)       2.499   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X21Y37.B       Tilo                  0.259   ML3MST_inst/mux1021
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X28Y34.C3      net (fanout=1)        0.977   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X28Y34.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.047ns logic, 3.476ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.252 - 0.309)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X34Y12.B2      net (fanout=12)       4.000   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X34Y12.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X41Y19.B5      net (fanout=16)       1.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X41Y19.B       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y19.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y19.A       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X32Y20.A3      net (fanout=1)        0.953   ML3MST_inst/N1291
    SLICE_X32Y20.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X32Y20.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X32Y20.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X34Y22.A2      net (fanout=1)        0.799   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X34Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_r_STS_14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X21Y37.A2      net (fanout=28)       2.531   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X21Y37.A       Tilo                  0.259   ML3MST_inst/mux1021
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X21Y37.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X21Y37.B       Tilo                  0.259   ML3MST_inst/mux1021
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X28Y34.C3      net (fanout=1)        0.977   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X28Y34.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     14.061ns (2.642ns logic, 11.419ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.971ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.252 - 0.309)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X34Y12.C1      net (fanout=12)       4.016   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X34Y12.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X41Y19.B4      net (fanout=14)       1.630   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X41Y19.B       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y19.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y19.A       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X32Y20.A3      net (fanout=1)        0.953   ML3MST_inst/N1291
    SLICE_X32Y20.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X32Y20.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X32Y20.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X34Y22.A2      net (fanout=1)        0.799   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X34Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_r_STS_14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X21Y37.A2      net (fanout=28)       2.531   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X21Y37.A       Tilo                  0.259   ML3MST_inst/mux1021
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X21Y37.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X21Y37.B       Tilo                  0.259   ML3MST_inst/mux1021
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X28Y34.C3      net (fanout=1)        0.977   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X28Y34.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     13.971ns (2.642ns logic, 11.329ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (SLICE_X25Y29.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.277 - 0.280)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10
    SLICE_X25Y18.B3      net (fanout=2)        1.116   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<10>
    SLICE_X25Y18.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X25Y29.C3      net (fanout=1)        1.520   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X25Y29.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.972ns logic, 2.636ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.749ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.366 - 0.406)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X34Y12.B2      net (fanout=12)       4.000   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X34Y12.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X41Y19.B5      net (fanout=16)       1.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X41Y19.B       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y19.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y19.A       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X32Y20.A3      net (fanout=1)        0.953   ML3MST_inst/N1291
    SLICE_X32Y20.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X32Y20.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X32Y20.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X34Y22.A2      net (fanout=1)        0.799   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X34Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_r_STS_14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X25Y18.A3      net (fanout=28)       1.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X25Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X25Y18.B6      net (fanout=1)        0.118   ML3MST_inst/N304
    SLICE_X25Y18.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X25Y29.C3      net (fanout=1)        1.520   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X25Y29.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                     13.749ns (2.623ns logic, 11.126ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.659ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.366 - 0.406)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X34Y12.C1      net (fanout=12)       4.016   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X34Y12.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X41Y19.B4      net (fanout=14)       1.630   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X41Y19.B       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y19.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y19.A       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X32Y20.A3      net (fanout=1)        0.953   ML3MST_inst/N1291
    SLICE_X32Y20.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X32Y20.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X32Y20.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<59>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X34Y22.A2      net (fanout=1)        0.799   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X34Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_r_STS_14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X25Y18.A3      net (fanout=28)       1.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X25Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X25Y18.B6      net (fanout=1)        0.118   ML3MST_inst/N304
    SLICE_X25Y18.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X25Y29.C3      net (fanout=1)        1.520   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X25Y29.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                     13.659ns (2.623ns logic, 11.036ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X33Y25.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.331 - 0.363)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X33Y25.C4      net (fanout=11)       1.820   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X33Y25.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X33Y25.A1      net (fanout=1)        0.603   ML3MST_inst/N382
    SLICE_X33Y25.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.043ns logic, 2.423ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.324ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.242 - 0.249)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X33Y25.C1      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X33Y25.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X33Y25.A1      net (fanout=1)        0.603   ML3MST_inst/N382
    SLICE_X33Y25.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (1.082ns logic, 1.242ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (SLICE_X24Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    SLICE_X24Y20.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
    SLICE_X24Y20.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (SLICE_X28Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    SLICE_X28Y34.D6      net (fanout=13)       0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
    SLICE_X28Y34.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (SLICE_X28Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X28Y34.A6      net (fanout=11)       0.031   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X28Y34.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.317ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X16Y41.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.358 - 0.388)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    SLICE_X15Y41.D3      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
    SLICE_X15Y41.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X16Y41.A3      net (fanout=1)        1.407   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X16Y41.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.991ns logic, 2.261ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.358 - 0.385)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2
    SLICE_X15Y41.D2      net (fanout=2)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
    SLICE_X15Y41.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X16Y41.A3      net (fanout=1)        1.407   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X16Y41.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (1.061ns logic, 2.009ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.358 - 0.410)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    SLICE_X15Y41.D6      net (fanout=2)        0.554   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>
    SLICE_X15Y41.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X16Y41.A3      net (fanout=1)        1.407   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X16Y41.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.061ns logic, 1.961ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X14Y35.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.371 - 0.372)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y41.D2       net (fanout=2)        0.928   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y41.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X14Y35.CE      net (fanout=4)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X14Y35.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.971ns logic, 1.948ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.371 - 0.445)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X9Y41.D5       net (fanout=2)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X9Y41.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X14Y35.CE      net (fanout=4)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X14Y35.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.971ns logic, 1.827ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X14Y35.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.371 - 0.372)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y41.D2       net (fanout=2)        0.928   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y41.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X14Y35.CE      net (fanout=4)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X14Y35.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.971ns logic, 1.948ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.371 - 0.445)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X9Y41.D5       net (fanout=2)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X9Y41.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X14Y35.CE      net (fanout=4)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X14Y35.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.971ns logic, 1.827ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X12Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X12Y48.DX      net (fanout=2)        0.137   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X12Y48.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X11Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X11Y42.C5      net (fanout=3)        0.060   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X11Y42.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (SLICE_X15Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    SLICE_X15Y42.A6      net (fanout=6)        0.027   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
    SLICE_X15Y42.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X14Y35.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X14Y35.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X25Y36.C1), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.938ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      12.159ns (Levels of Logic = 8)
  Clock Path Skew:      0.206ns (0.879 - 0.673)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.BQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X32Y8.A1       net (fanout=41)       2.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X32Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X32Y8.B1       net (fanout=4)        0.771   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X32Y8.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X25Y14.B6      net (fanout=10)       1.599   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y14.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X25Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X29Y14.A2      net (fanout=1)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X29Y14.A       Tilo                  0.259   ML3MST_inst/N252
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X29Y14.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X29Y14.B       Tilo                  0.259   ML3MST_inst/N252
                                                       ML3MST_inst/mux2_122
    SLICE_X25Y36.D3      net (fanout=1)        2.837   ML3MST_inst/mux2_122
    SLICE_X25Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X25Y36.C1      net (fanout=1)        0.815   ML3MST_inst/mux2_7
    SLICE_X25Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     12.159ns (2.520ns logic, 9.639ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.435ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      11.656ns (Levels of Logic = 8)
  Clock Path Skew:      0.206ns (0.879 - 0.673)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.CQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X32Y8.A4       net (fanout=44)       1.725   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X32Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X32Y8.B1       net (fanout=4)        0.771   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X32Y8.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X25Y14.B6      net (fanout=10)       1.599   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y14.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X25Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X29Y14.A2      net (fanout=1)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X29Y14.A       Tilo                  0.259   ML3MST_inst/N252
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X29Y14.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X29Y14.B       Tilo                  0.259   ML3MST_inst/N252
                                                       ML3MST_inst/mux2_122
    SLICE_X25Y36.D3      net (fanout=1)        2.837   ML3MST_inst/mux2_122
    SLICE_X25Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X25Y36.C1      net (fanout=1)        0.815   ML3MST_inst/mux2_7
    SLICE_X25Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.656ns (2.520ns logic, 9.136ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.178ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      11.434ns (Levels of Logic = 8)
  Clock Path Skew:      0.241ns (0.879 - 0.638)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X32Y8.A6       net (fanout=46)       1.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X32Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X32Y8.B1       net (fanout=4)        0.771   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X32Y8.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wrbank_dd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X25Y14.B6      net (fanout=10)       1.599   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y14.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X25Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X29Y14.A2      net (fanout=1)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X29Y14.A       Tilo                  0.259   ML3MST_inst/N252
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X29Y14.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X29Y14.B       Tilo                  0.259   ML3MST_inst/N252
                                                       ML3MST_inst/mux2_122
    SLICE_X25Y36.D3      net (fanout=1)        2.837   ML3MST_inst/mux2_122
    SLICE_X25Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X25Y36.C1      net (fanout=1)        0.815   ML3MST_inst/mux2_7
    SLICE_X25Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.434ns (2.481ns logic, 8.953ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X19Y32.A6), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.334ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.448ns (Levels of Logic = 7)
  Clock Path Skew:      0.099ns (0.918 - 0.819)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X21Y11.A4      net (fanout=31)       3.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X21Y11.A       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y12.C5      net (fanout=1)        0.510   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X24Y14.C4      net (fanout=2)        0.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X24Y14.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y15.B6      net (fanout=1)        0.650   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y15.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y15.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y15.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y24.C1      net (fanout=1)        1.529   ML3MST_inst/mux30_122
    SLICE_X22Y24.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_4
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y32.A6      net (fanout=1)        1.039   ML3MST_inst/mux30_7
    SLICE_X19Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.448ns (2.340ns logic, 8.108ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.137ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.251ns (Levels of Logic = 7)
  Clock Path Skew:      0.099ns (0.918 - 0.819)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X21Y11.A5      net (fanout=15)       2.018   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X21Y11.A       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y12.C5      net (fanout=1)        0.510   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X24Y14.C4      net (fanout=2)        0.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X24Y14.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y15.B6      net (fanout=1)        0.650   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y15.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y15.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y15.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y24.C1      net (fanout=1)        1.529   ML3MST_inst/mux30_122
    SLICE_X22Y24.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_4
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y32.A6      net (fanout=1)        1.039   ML3MST_inst/mux30_7
    SLICE_X19Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.251ns (2.340ns logic, 6.911ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.105ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.219ns (Levels of Logic = 7)
  Clock Path Skew:      0.099ns (0.918 - 0.819)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X21Y11.A3      net (fanout=16)       1.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X21Y11.A       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y12.C5      net (fanout=1)        0.510   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X24Y14.C4      net (fanout=2)        0.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X24Y14.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y15.B6      net (fanout=1)        0.650   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y15.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y15.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y15.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y24.C1      net (fanout=1)        1.529   ML3MST_inst/mux30_122
    SLICE_X22Y24.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_4
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y32.A6      net (fanout=1)        1.039   ML3MST_inst/mux30_7
    SLICE_X19Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.219ns (2.340ns logic, 6.879ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_13 (SLICE_X13Y32.C6), 26 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.720ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38 (FF)
  Destination:          ML3MST_inst/reg_dout_13 (FF)
  Data Path Delay:      10.076ns (Levels of Logic = 5)
  Clock Path Skew:      0.341ns (0.994 - 0.653)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38 to ML3MST_inst/reg_dout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
    SLICE_X7Y31.B2       net (fanout=54)       3.826   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
    SLICE_X7Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In3131
    SLICE_X22Y17.C5      net (fanout=4)        2.241   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In313
    SLICE_X22Y17.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flmtx_cmd<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[13]
    SLICE_X22Y17.D5      net (fanout=1)        0.195   ML3MST_inst/debug_info_11<13>
    SLICE_X22Y17.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flmtx_cmd<7>
                                                       ML3MST_inst/mux4_122
    SLICE_X13Y32.D1      net (fanout=1)        2.041   ML3MST_inst/mux4_122
    SLICE_X13Y32.D       Tilo                  0.259   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/mux4_7
    SLICE_X13Y32.C6      net (fanout=1)        0.118   ML3MST_inst/mux4_7
    SLICE_X13Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>51
                                                       ML3MST_inst/reg_dout_13
    -------------------------------------------------  ---------------------------
    Total                                     10.076ns (1.655ns logic, 8.421ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.645ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30 (FF)
  Destination:          ML3MST_inst/reg_dout_13 (FF)
  Data Path Delay:      8.988ns (Levels of Logic = 5)
  Clock Path Skew:      0.328ns (0.994 - 0.666)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30 to ML3MST_inst/reg_dout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30
    SLICE_X7Y31.B4       net (fanout=42)       2.699   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd30
    SLICE_X7Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In3131
    SLICE_X22Y17.C5      net (fanout=4)        2.241   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In313
    SLICE_X22Y17.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flmtx_cmd<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[13]
    SLICE_X22Y17.D5      net (fanout=1)        0.195   ML3MST_inst/debug_info_11<13>
    SLICE_X22Y17.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flmtx_cmd<7>
                                                       ML3MST_inst/mux4_122
    SLICE_X13Y32.D1      net (fanout=1)        2.041   ML3MST_inst/mux4_122
    SLICE_X13Y32.D       Tilo                  0.259   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/mux4_7
    SLICE_X13Y32.C6      net (fanout=1)        0.118   ML3MST_inst/mux4_7
    SLICE_X13Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>51
                                                       ML3MST_inst/reg_dout_13
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (1.694ns logic, 7.294ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.400ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 (FF)
  Destination:          ML3MST_inst/reg_dout_13 (FF)
  Data Path Delay:      8.743ns (Levels of Logic = 5)
  Clock Path Skew:      0.328ns (0.994 - 0.666)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 to ML3MST_inst/reg_dout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X7Y31.B1       net (fanout=51)       2.454   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X7Y31.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In3131
    SLICE_X22Y17.C5      net (fanout=4)        2.241   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In313
    SLICE_X22Y17.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flmtx_cmd<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[13]
    SLICE_X22Y17.D5      net (fanout=1)        0.195   ML3MST_inst/debug_info_11<13>
    SLICE_X22Y17.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flmtx_cmd<7>
                                                       ML3MST_inst/mux4_122
    SLICE_X13Y32.D1      net (fanout=1)        2.041   ML3MST_inst/mux4_122
    SLICE_X13Y32.D       Tilo                  0.259   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/mux4_7
    SLICE_X13Y32.C6      net (fanout=1)        0.118   ML3MST_inst/mux4_7
    SLICE_X13Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>51
                                                       ML3MST_inst/reg_dout_13
    -------------------------------------------------  ---------------------------
    Total                                      8.743ns (1.694ns logic, 7.049ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_0 (SLICE_X29Y25.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.391ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_0 (FF)
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.800ns (1.057 - 0.257)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0 to ML3MST_inst/reg_rs_CMD_clr_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y25.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0
    SLICE_X29Y25.AX      net (fanout=2)        0.135   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_0
    SLICE_X29Y25.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_2 (SLICE_X29Y25.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.382ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_2 (FF)
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.800ns (1.057 - 0.257)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 to ML3MST_inst/reg_rs_CMD_clr_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y25.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X29Y25.CX      net (fanout=2)        0.144   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X29Y25.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_12 (SLICE_X19Y30.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.257ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_12 (FF)
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.809ns (1.123 - 0.314)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12 to ML3MST_inst/reg_rs_CMD_clr_d_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12
    SLICE_X19Y30.A5      net (fanout=2)        0.184   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12
    SLICE_X19Y30.CLK     Tah         (-Th)    -0.155   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12_rt
                                                       ML3MST_inst/reg_rs_CMD_clr_d_12
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.353ns logic, 0.184ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X9Y48.A2), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.181ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      14.112ns (Levels of Logic = 12)
  Clock Path Skew:      -0.084ns (0.790 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X13Y40.C3      net (fanout=9)        1.433   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X11Y40.B1      net (fanout=8)        1.427   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X11Y40.BMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y48.A2       net (fanout=1)        1.666   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y48.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     14.112ns (3.564ns logic, 10.548ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.122ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      14.053ns (Levels of Logic = 12)
  Clock Path Skew:      -0.084ns (0.790 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X13Y40.C1      net (fanout=11)       1.374   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X11Y40.B1      net (fanout=8)        1.427   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X11Y40.BMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y48.A2       net (fanout=1)        1.666   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y48.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     14.053ns (3.564ns logic, 10.489ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.972ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.903ns (Levels of Logic = 12)
  Clock Path Skew:      -0.084ns (0.790 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.CQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X13Y40.C2      net (fanout=13)       1.224   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X11Y40.B1      net (fanout=8)        1.427   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X11Y40.BMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y48.A2       net (fanout=1)        1.666   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X9Y48.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.903ns (3.564ns logic, 10.339ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X17Y46.A1), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.957ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.866ns (Levels of Logic = 12)
  Clock Path Skew:      -0.106ns (0.768 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X13Y40.C3      net (fanout=9)        1.433   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y47.D4      net (fanout=8)        0.983   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y47.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y46.A1      net (fanout=1)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.866ns (3.619ns logic, 9.247ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.950ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.859ns (Levels of Logic = 12)
  Clock Path Skew:      -0.106ns (0.768 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X13Y40.C3      net (fanout=9)        1.433   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y47.C4      net (fanout=8)        0.983   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y47.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y46.A1      net (fanout=1)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.859ns (3.612ns logic, 9.247ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.898ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.807ns (Levels of Logic = 12)
  Clock Path Skew:      -0.106ns (0.768 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X13Y40.C1      net (fanout=11)       1.374   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y47.D4      net (fanout=8)        0.983   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y47.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y46.A1      net (fanout=1)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.807ns (3.619ns logic, 9.188ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X12Y51.B4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.950ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.857ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (0.766 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X13Y40.C3      net (fanout=9)        1.433   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y51.A1      net (fanout=8)        1.548   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X12Y51.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X12Y51.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.857ns (3.475ns logic, 9.382ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.891ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.798ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (0.766 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X13Y40.C1      net (fanout=11)       1.374   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y51.A1      net (fanout=8)        1.548   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X12Y51.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X12Y51.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.798ns (3.475ns logic, 9.323ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.741ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      12.648ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (0.766 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.CQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X13Y40.C2      net (fanout=13)       1.224   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X13Y40.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X13Y41.B4      net (fanout=2)        0.660   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X13Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X13Y41.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X13Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X11Y46.B1      net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X11Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X11Y46.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X11Y46.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y51.B6       net (fanout=2)        0.712   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y51.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y51.A4       net (fanout=2)        0.414   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y51.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<12>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X15Y47.A5      net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X15Y47.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X15Y47.B4      net (fanout=2)        0.499   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X15Y47.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/intreq1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y46.C3       net (fanout=3)        1.165   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y46.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X12Y51.A1      net (fanout=8)        1.548   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X12Y51.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X12Y51.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X12Y51.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     12.648ns (3.475ns logic, 9.173ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15 (SLICE_X16Y31.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.887ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15 (FF)
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.354ns (0.960 - 0.606)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_15 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<16>
                                                       ML3MST_inst/reg_rs_CMD_15
    SLICE_X16Y31.DX      net (fanout=3)        0.206   ML3MST_inst/reg_rs_CMD<15>
    SLICE_X16Y31.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_15
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.246ns logic, 0.206ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (SLICE_X16Y31.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.881ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (FF)
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.354ns (0.960 - 0.606)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_14 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<16>
                                                       ML3MST_inst/reg_rs_CMD_14
    SLICE_X16Y31.CX      net (fanout=3)        0.212   ML3MST_inst/reg_rs_CMD<14>
    SLICE_X16Y31.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.246ns logic, 0.212ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_4 (SLICE_X18Y16.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.888ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_ESTS_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_4 (FF)
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.369ns (0.909 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_ESTS_4 to ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.DQ      Tcko                  0.198   ML3MST_inst/reg_rc_ESTS<4>
                                                       ML3MST_inst/reg_rc_ESTS_4
    SLICE_X18Y16.DX      net (fanout=3)        0.227   ML3MST_inst/reg_rc_ESTS<4>
    SLICE_X18Y16.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d<4>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_4
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.239ns logic, 0.227ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 484582 paths analyzed, 14966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.228ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y16.DIA5), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.433 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y26.B3      net (fanout=1)        2.925   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<5>
    SLICE_X12Y26.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_554
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X25Y32.C5      net (fanout=1)        1.159   ML3MST_inst/common_mem_douta<5>
    SLICE_X25Y32.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexCounter/m_IndexCounter<3>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X25Y41.C5      net (fanout=1)        1.224   LB_MIII_DataOut<5>
    SLICE_X25Y41.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X49Y35.C5      net (fanout=56)       2.751   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X49Y35.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<18>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>LogicTrst1
    RAMB16_X2Y16.DIA5    net (fanout=1)        0.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.953ns (3.345ns logic, 8.608ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.433 - 0.455)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.D3      net (fanout=1)        2.757   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<21>
    SLICE_X12Y30.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_613
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X15Y37.D6      net (fanout=1)        0.766   ML3MST_inst/common_mem_douta<21>
    SLICE_X15Y37.D       Tilo                  0.259   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X25Y41.C6      net (fanout=1)        1.675   LB_MIII_DataOut<21>
    SLICE_X25Y41.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X49Y35.C5      net (fanout=56)       2.751   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X49Y35.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<18>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>LogicTrst1
    RAMB16_X2Y16.DIA5    net (fanout=1)        0.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.845ns (3.347ns logic, 8.498ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (0.433 - 0.557)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.D5      net (fanout=1)        2.639   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<21>
    SLICE_X12Y30.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_613
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X15Y37.D6      net (fanout=1)        0.766   ML3MST_inst/common_mem_douta<21>
    SLICE_X15Y37.D       Tilo                  0.259   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X25Y41.C6      net (fanout=1)        1.675   LB_MIII_DataOut<21>
    SLICE_X25Y41.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X49Y35.C5      net (fanout=56)       2.751   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X49Y35.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<18>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>LogicTrst1
    RAMB16_X2Y16.DIA5    net (fanout=1)        0.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.727ns (3.347ns logic, 8.380ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y18.DIA8), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.828ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.425 - 0.559)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA8    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y29.C4      net (fanout=1)        2.469   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<8>
    SLICE_X14Y29.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_561
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_29
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X21Y38.A4      net (fanout=1)        1.239   ML3MST_inst/common_mem_douta<8>
    SLICE_X21Y38.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X25Y45.C6      net (fanout=1)        1.265   LB_MIII_DataOut<8>
    SLICE_X25Y45.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X48Y36.A4      net (fanout=52)       3.126   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X48Y36.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_BitData<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<8>LogicTrst1
    RAMB16_X2Y18.DIA8    net (fanout=1)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<8>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.828ns (3.259ns logic, 8.569ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.425 - 0.456)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA24    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.B5       net (fanout=1)        1.840   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<24>
    SLICE_X8Y32.BMUX     Topbb                 0.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X18Y36.A4      net (fanout=1)        1.055   ML3MST_inst/common_mem_douta<24>
    SLICE_X18Y36.A       Tilo                  0.203   LB_MIII_DataOut<23>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X25Y45.C3      net (fanout=1)        2.167   LB_MIII_DataOut<24>
    SLICE_X25Y45.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X48Y36.A4      net (fanout=52)       3.126   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X48Y36.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_BitData<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<8>LogicTrst1
    RAMB16_X2Y18.DIA8    net (fanout=1)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<8>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.839ns (3.181ns logic, 8.658ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.425 - 0.550)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.C2       net (fanout=1)        1.702   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<24>
    SLICE_X8Y32.BMUX     Topcb                 0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_533
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X18Y36.A4      net (fanout=1)        1.055   ML3MST_inst/common_mem_douta<24>
    SLICE_X18Y36.A       Tilo                  0.203   LB_MIII_DataOut<23>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X25Y45.C3      net (fanout=1)        2.167   LB_MIII_DataOut<24>
    SLICE_X25Y45.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X48Y36.A4      net (fanout=52)       3.126   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X48Y36.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_BitData<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<8>LogicTrst1
    RAMB16_X2Y18.DIA8    net (fanout=1)        0.470   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<8>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.708ns (3.188ns logic, 8.520ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y20.DIA10), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.429 - 0.550)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y35.C1      net (fanout=1)        2.448   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<10>
    SLICE_X12Y35.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_53
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y35.A6      net (fanout=1)        0.661   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y35.A       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<19>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X25Y44.A5      net (fanout=1)        1.305   LB_MIII_DataOut<10>
    SLICE_X25Y44.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X45Y46.C3      net (fanout=49)       2.817   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X45Y46.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X2Y20.DIA10   net (fanout=1)        1.309   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.838ns (3.298ns logic, 8.540ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.429 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y32.A1      net (fanout=1)        2.577   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<26>
    SLICE_X14Y32.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_418
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X21Y37.C6      net (fanout=1)        0.863   ML3MST_inst/common_mem_douta<26>
    SLICE_X21Y37.C       Tilo                  0.259   ML3MST_inst/mux1021
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X25Y44.A4      net (fanout=1)        0.932   LB_MIII_DataOut<26>
    SLICE_X25Y44.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X45Y46.C3      net (fanout=49)       2.817   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X45Y46.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X2Y20.DIA10   net (fanout=1)        1.309   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.795ns (3.297ns logic, 8.498ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.893ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.429 - 0.446)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y35.D6      net (fanout=1)        2.508   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10>
    SLICE_X12Y35.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y35.A6      net (fanout=1)        0.661   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y35.A       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<19>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X25Y44.A5      net (fanout=1)        1.305   LB_MIII_DataOut<10>
    SLICE_X25Y44.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X45Y46.C3      net (fanout=49)       2.817   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X45Y46.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X2Y20.DIA10   net (fanout=1)        1.309   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.893ns (3.293ns logic, 8.600ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (SLICE_X36Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60
    SLICE_X36Y46.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<60>
    SLICE_X36Y46.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1243212
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (SLICE_X40Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36
    SLICE_X40Y41.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<36>
    SLICE_X40Y41.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1243452
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN (SLICE_X46Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
    SLICE_X46Y73.AX      net (fanout=1)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_NextCRCEN
    SLICE_X46Y73.CLK     Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_CRCEN
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.417ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (SLICE_X44Y5.A1), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.393 - 0.451)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOB12   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y22.A4      net (fanout=1)        3.429   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<12>
    SLICE_X14Y22.BMUX    Topab                 0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_iomap_status<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_2
    SLICE_X7Y40.B3       net (fanout=56)       2.942   ML3MST_inst/common_mem_doutb<12>
    SLICE_X7Y40.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X11Y24.C3      net (fanout=1)        1.733   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X11Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X25Y16.B1      net (fanout=1)        1.607   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X25Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X25Y16.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X25Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X37Y4.C4       net (fanout=4)        2.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X37Y4.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X44Y5.A1       net (fanout=17)       1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X44Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (3.910ns logic, 13.114ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.325ns (Levels of Logic = 7)
  Clock Path Skew:      -0.165ns (0.393 - 0.558)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB12   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y22.A3      net (fanout=1)        2.730   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<12>
    SLICE_X14Y22.BMUX    Topab                 0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_iomap_status<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_2
    SLICE_X7Y40.B3       net (fanout=56)       2.942   ML3MST_inst/common_mem_doutb<12>
    SLICE_X7Y40.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X11Y24.C3      net (fanout=1)        1.733   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X11Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X25Y16.B1      net (fanout=1)        1.607   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X25Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X25Y16.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X25Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X37Y4.C4       net (fanout=4)        2.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X37Y4.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X44Y5.A1       net (fanout=17)       1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X44Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    -------------------------------------------------  ---------------------------
    Total                                     16.325ns (3.910ns logic, 12.415ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.323ns (Levels of Logic = 7)
  Clock Path Skew:      -0.161ns (0.393 - 0.554)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB12   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y22.D4      net (fanout=1)        2.705   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<12>
    SLICE_X14Y22.BMUX    Topdb                 0.393   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_iomap_status<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_2
    SLICE_X7Y40.B3       net (fanout=56)       2.942   ML3MST_inst/common_mem_doutb<12>
    SLICE_X7Y40.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X11Y24.C3      net (fanout=1)        1.733   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X11Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X25Y16.B1      net (fanout=1)        1.607   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X25Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X25Y16.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X25Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X37Y4.C4       net (fanout=4)        2.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X37Y4.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X44Y5.A1       net (fanout=17)       1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X44Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    -------------------------------------------------  ---------------------------
    Total                                     16.323ns (3.933ns logic, 12.390ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26 (SLICE_X44Y3.A1), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.053ns (0.398 - 0.451)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOB12   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y22.A4      net (fanout=1)        3.429   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<12>
    SLICE_X14Y22.BMUX    Topab                 0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_iomap_status<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_2
    SLICE_X7Y40.B3       net (fanout=56)       2.942   ML3MST_inst/common_mem_doutb<12>
    SLICE_X7Y40.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X11Y24.C3      net (fanout=1)        1.733   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X11Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X25Y16.B1      net (fanout=1)        1.607   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X25Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X25Y16.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X25Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X37Y4.C4       net (fanout=4)        2.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X37Y4.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X44Y3.A1       net (fanout=17)       1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X44Y3.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<29>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (3.910ns logic, 13.114ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.325ns (Levels of Logic = 7)
  Clock Path Skew:      -0.160ns (0.398 - 0.558)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB12   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y22.A3      net (fanout=1)        2.730   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<12>
    SLICE_X14Y22.BMUX    Topab                 0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_iomap_status<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_2
    SLICE_X7Y40.B3       net (fanout=56)       2.942   ML3MST_inst/common_mem_doutb<12>
    SLICE_X7Y40.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X11Y24.C3      net (fanout=1)        1.733   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X11Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X25Y16.B1      net (fanout=1)        1.607   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X25Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X25Y16.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X25Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X37Y4.C4       net (fanout=4)        2.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X37Y4.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X44Y3.A1       net (fanout=17)       1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X44Y3.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<29>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26
    -------------------------------------------------  ---------------------------
    Total                                     16.325ns (3.910ns logic, 12.415ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.323ns (Levels of Logic = 7)
  Clock Path Skew:      -0.156ns (0.398 - 0.554)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB12   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y22.D4      net (fanout=1)        2.705   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<12>
    SLICE_X14Y22.BMUX    Topdb                 0.393   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_iomap_status<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_2
    SLICE_X7Y40.B3       net (fanout=56)       2.942   ML3MST_inst/common_mem_doutb<12>
    SLICE_X7Y40.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X11Y24.C3      net (fanout=1)        1.733   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X11Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X25Y16.B1      net (fanout=1)        1.607   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X25Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X25Y16.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X25Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/state_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X37Y4.C4       net (fanout=4)        2.005   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X37Y4.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X44Y3.A1       net (fanout=17)       1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X44Y3.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<29>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_26
    -------------------------------------------------  ---------------------------
    Total                                     16.323ns (3.933ns logic, 12.390ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed (SLICE_X6Y52.AX), 3089 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.069ns (Levels of Logic = 12)
  Clock Path Skew:      0.039ns (0.589 - 0.550)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOB1     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y26.B5       net (fanout=1)        2.556   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1>
    SLICE_X8Y26.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X5Y33.C3       net (fanout=54)       3.537   ML3MST_inst/common_mem_doutb<1>
    SLICE_X5Y33.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_4_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y33.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y33.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_4_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X3Y37.B6       net (fanout=5)        0.782   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X3Y37.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X3Y37.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X3Y37.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X3Y37.D4       net (fanout=5)        0.415   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X3Y37.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X3Y37.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X3Y37.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y38.D1       net (fanout=4)        0.631   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y38.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y38.C5       net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y38.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X5Y38.A4       net (fanout=3)        0.649   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X5Y38.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X5Y38.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X5Y38.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X5Y38.D2       net (fanout=3)        0.439   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X5Y38.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<7>1
    SLICE_X6Y52.AX       net (fanout=1)        1.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<7>
    SLICE_X6Y52.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     17.069ns (5.247ns logic, 11.822ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.001ns (Levels of Logic = 12)
  Clock Path Skew:      0.042ns (0.589 - 0.547)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y26.C6       net (fanout=1)        2.481   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<1>
    SLICE_X8Y26.BMUX     Topcb                 0.371   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_515
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X5Y33.C3       net (fanout=54)       3.537   ML3MST_inst/common_mem_doutb<1>
    SLICE_X5Y33.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_4_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y33.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y33.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_4_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X3Y37.B6       net (fanout=5)        0.782   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X3Y37.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X3Y37.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X3Y37.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X3Y37.D4       net (fanout=5)        0.415   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X3Y37.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X3Y37.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X3Y37.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y38.D1       net (fanout=4)        0.631   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y38.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y38.C5       net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y38.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X5Y38.A4       net (fanout=3)        0.649   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X5Y38.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X5Y38.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X5Y38.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X5Y38.D2       net (fanout=3)        0.439   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X5Y38.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<7>1
    SLICE_X6Y52.AX       net (fanout=1)        1.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<7>
    SLICE_X6Y52.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     17.001ns (5.254ns logic, 11.747ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.735ns (Levels of Logic = 12)
  Clock Path Skew:      -0.057ns (0.589 - 0.646)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y26.D5       net (fanout=1)        2.220   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1>
    SLICE_X8Y26.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_67
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X5Y33.C3       net (fanout=54)       3.537   ML3MST_inst/common_mem_doutb<1>
    SLICE_X5Y33.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_4_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y33.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y33.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_4_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X3Y37.B6       net (fanout=5)        0.782   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X3Y37.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X3Y37.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X3Y37.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X3Y37.D4       net (fanout=5)        0.415   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X3Y37.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X3Y37.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X3Y37.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y38.D1       net (fanout=4)        0.631   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y38.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y38.C5       net (fanout=1)        0.331   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y38.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X5Y38.A4       net (fanout=3)        0.649   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X5Y38.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X5Y38.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X5Y38.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X5Y38.D2       net (fanout=3)        0.439   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X5Y38.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<7>1
    SLICE_X6Y52.AX       net (fanout=1)        1.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<7>
    SLICE_X6Y52.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m18_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     16.735ns (5.249ns logic, 11.486ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X14Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.208 - 0.191)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y3.D4       net (fanout=9)        0.233   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.070ns logic, 0.233ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA (SLICE_X10Y12.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.232 - 0.237)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3
    SLICE_X10Y12.D4      net (fanout=31)       0.271   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<3>
    SLICE_X10Y12.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.070ns logic, 0.271ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB (SLICE_X10Y12.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.232 - 0.237)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_3
    SLICE_X10Y12.D4      net (fanout=31)       0.271   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<3>
    SLICE_X10Y12.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.070ns logic, 0.271ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4620 paths analyzed, 4620 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.447ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_46 (SLICE_X7Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.553ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_46 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.066ns (Levels of Logic = 2)
  Clock Path Delay:     1.019ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        3.972   g_reset_n_IBUF
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset1
    SLICE_X7Y75.SR       net (fanout=1092)     7.212   CNC2_22A/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X7Y75.CLK      Trck                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_46
    -------------------------------------------------  ---------------------------
    Total                                     13.066ns (1.882ns logic, 11.184ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y75.CLK      net (fanout=885)      0.943   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (-2.870ns logic, 3.889ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_43 (SLICE_X7Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_43 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.042ns (Levels of Logic = 2)
  Clock Path Delay:     1.019ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        3.972   g_reset_n_IBUF
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset1
    SLICE_X7Y75.SR       net (fanout=1092)     7.212   CNC2_22A/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X7Y75.CLK      Trck                  0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_43
    -------------------------------------------------  ---------------------------
    Total                                     13.042ns (1.858ns logic, 11.184ns route)
                                                       (14.2% logic, 85.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y75.CLK      net (fanout=885)      0.943   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (-2.870ns logic, 3.889ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_41 (SLICE_X7Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.597ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_41 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.022ns (Levels of Logic = 2)
  Clock Path Delay:     1.019ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        3.972   g_reset_n_IBUF
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset1
    SLICE_X7Y75.SR       net (fanout=1092)     7.212   CNC2_22A/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X7Y75.CLK      Trck                  0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_41
    -------------------------------------------------  ---------------------------
    Total                                     13.022ns (1.838ns logic, 11.184ns route)
                                                       (14.1% logic, 85.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_TimeOutFlag_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y75.CLK      net (fanout=885)      0.943   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (-2.870ns logic, 3.889ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0 (SLICE_X11Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<0> (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 1)
  Clock Path Delay:     3.432ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<0> to CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 1.126   svo_alarm<0>
                                                       svo_alarm<0>
                                                       svo_alarm_0_IBUF
                                                       ProtoComp100.IMUX.11
    SLICE_X11Y20.AX      net (fanout=1)        2.487   svo_alarm_0_IBUF
    SLICE_X11Y20.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.174ns logic, 2.487ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y20.CLK     net (fanout=679)      1.202   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.519ns logic, 1.913ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (SLICE_X13Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<1> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 1)
  Clock Path Delay:     3.425ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<1> to CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 1.126   svo_enc_index<1>
                                                       svo_enc_index<1>
                                                       svo_enc_index_1_IBUF
                                                       ProtoComp100.IMUX.37
    SLICE_X13Y11.AX      net (fanout=1)        2.569   svo_enc_index_1_IBUF
    SLICE_X13Y11.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (1.174ns logic, 2.569ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y11.CLK     net (fanout=679)      1.195   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.519ns logic, 1.906ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X50Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.874ns (Levels of Logic = 1)
  Clock Path Delay:     1.153ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C16.I                Tiopi                 0.763   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp100.IMUX.4
    SLICE_X50Y54.AX      net (fanout=1)        1.070   SRI_RX_0_IBUF
    SLICE_X50Y54.CLK     Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.804ns logic, 1.070ns route)
                                                       (42.9% logic, 57.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.375   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.675   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X50Y54.CLK     net (fanout=885)      0.641   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (-1.595ns logic, 2.748ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.089ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.911ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 4)
  Clock Path Delay:     3.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y46.CLK     net (fanout=679)      1.101   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.519ns logic, 1.812ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X25Y46.D6      net (fanout=2)        0.878   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X25Y46.D       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X27Y49.A3      net (fanout=1)        0.736   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X27Y49.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y46.D3      net (fanout=126)      2.095   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y46.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.458   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (3.566ns logic, 6.167ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.159ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.485ns (Levels of Logic = 4)
  Clock Path Delay:     3.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y46.CLK     net (fanout=679)      1.101   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.519ns logic, 1.812ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.DQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X25Y46.D1      net (fanout=2)        0.630   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X25Y46.D       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X27Y49.A3      net (fanout=1)        0.736   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X27Y49.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y46.D3      net (fanout=126)      2.095   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y46.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.458   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.485ns (3.566ns logic, 5.919ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.306ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.338ns (Levels of Logic = 4)
  Clock Path Delay:     3.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y47.CLK     net (fanout=679)      1.101   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.519ns logic, 1.812ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X25Y46.D3      net (fanout=2)        0.483   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X25Y46.D       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X27Y49.A3      net (fanout=1)        0.736   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X27Y49.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y46.D3      net (fanout=126)      2.095   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y46.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt_m<23>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.458   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.338ns (3.566ns logic, 5.772ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_0 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.300ns (Levels of Logic = 3)
  Clock Path Delay:     3.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y59.CLK     net (fanout=679)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.519ns logic, 1.793ns route)
                                                       (45.9% logic, 54.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.BQ      Tcko                  0.391   CNC2_22A/m_Led_timer<4>
                                                       CNC2_22A/m_Led_timer_0
    SLICE_X39Y60.A2      net (fanout=2)        0.839   CNC2_22A/m_Led_timer<0>
    SLICE_X39Y60.A       Tilo                  0.259   CNC2_22A/n0090<22>1
                                                       CNC2_22A/n0090<22>1
    SLICE_X34Y61.B1      net (fanout=3)        0.927   CNC2_22A/n0090<22>
    SLICE_X34Y61.BMUX    Tilo                  0.261   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        3.242   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.300ns (3.292ns logic, 5.008ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.439ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.228ns (Levels of Logic = 3)
  Clock Path Delay:     3.308ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y62.CLK     net (fanout=679)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.519ns logic, 1.789ns route)
                                                       (45.9% logic, 54.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.CMUX    Tshcko                0.455   CNC2_22A/m_Led_timer<20>
                                                       CNC2_22A/m_Led_timer_1
    SLICE_X39Y60.A3      net (fanout=2)        0.703   CNC2_22A/m_Led_timer<1>
    SLICE_X39Y60.A       Tilo                  0.259   CNC2_22A/n0090<22>1
                                                       CNC2_22A/n0090<22>1
    SLICE_X34Y61.B1      net (fanout=3)        0.927   CNC2_22A/n0090<22>
    SLICE_X34Y61.BMUX    Tilo                  0.261   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        3.242   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.228ns (3.356ns logic, 4.872ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.531ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_5 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.132ns (Levels of Logic = 3)
  Clock Path Delay:     3.312ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y59.CLK     net (fanout=679)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.519ns logic, 1.793ns route)
                                                       (45.9% logic, 54.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_5 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.DMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<4>
                                                       CNC2_22A/m_Led_timer_5
    SLICE_X39Y60.A1      net (fanout=2)        0.601   CNC2_22A/m_Led_timer<5>
    SLICE_X39Y60.A       Tilo                  0.259   CNC2_22A/n0090<22>1
                                                       CNC2_22A/n0090<22>1
    SLICE_X34Y61.B1      net (fanout=3)        0.927   CNC2_22A/n0090<22>
    SLICE_X34Y61.BMUX    Tilo                  0.261   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        3.242   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      8.132ns (3.362ns logic, 4.770ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point lb_int (L14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.092ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 1)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y50.CLK     net (fanout=679)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.BQ      Tcko                  0.408   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    L14.O                net (fanout=9)        4.773   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
    L14.PAD              Tioop                 2.381   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (2.789ns logic, 4.773ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.952ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 1)
  Clock Path Delay:     0.573ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X50Y73.CLK     net (fanout=885)      0.584   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (-1.976ns logic, 2.549ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        1.149   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.630ns logic, 1.149ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.970ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Clock Path Delay:     0.581ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y51.CLK     net (fanout=885)      0.592   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (-1.976ns logic, 2.557ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.195   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (1.594ns logic, 1.195ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.549ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 2)
  Clock Path Delay:     0.526ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X43Y68.CLK     net (fanout=885)      0.537   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (-1.976ns logic, 2.502ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X50Y71.A1      net (fanout=75)       1.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X50Y71.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.422   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.750ns logic, 2.673ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.772ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)
  Clock Path Delay:     0.573ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp100.IMUX.17
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y73.CLK     net (fanout=885)      0.584   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (-1.976ns logic, 2.549ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X50Y71.A2      net (fanout=56)       0.427   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X50Y71.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.422   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.750ns logic, 1.849ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.541ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X38Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 3)
  Clock Path Delay:     0.673ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        3.972   g_reset_n_IBUF
    SLICE_X35Y32.CMUX    Tilo                  0.313   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset_i1
    SLICE_X43Y4.A6       net (fanout=41)       2.955   g_reset_i
    SLICE_X43Y4.A        Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y3.SR       net (fanout=2)        0.702   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y3.CLK      Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (2.110ns logic, 7.629ns route)
                                                       (21.7% logic, 78.3% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp100.IMUX.41
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X38Y3.CLK      net (fanout=793)      0.806   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (-3.208ns logic, 3.881ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X38Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.462ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.736ns (Levels of Logic = 3)
  Clock Path Delay:     0.673ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        3.972   g_reset_n_IBUF
    SLICE_X35Y32.CMUX    Tilo                  0.313   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset_i1
    SLICE_X43Y4.A6       net (fanout=41)       2.955   g_reset_i
    SLICE_X43Y4.A        Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y3.SR       net (fanout=2)        0.702   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y3.CLK      Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (2.107ns logic, 7.629ns route)
                                                       (21.6% logic, 78.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp100.IMUX.41
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X38Y3.CLK      net (fanout=793)      0.806   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (-3.208ns logic, 3.881ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X38Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.470ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.728ns (Levels of Logic = 3)
  Clock Path Delay:     0.673ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        3.972   g_reset_n_IBUF
    SLICE_X35Y32.CMUX    Tilo                  0.313   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset_i1
    SLICE_X43Y4.A6       net (fanout=41)       2.955   g_reset_i
    SLICE_X43Y4.A        Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y3.SR       net (fanout=2)        0.702   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y3.CLK      Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (2.099ns logic, 7.629ns route)
                                                       (21.6% logic, 78.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp100.IMUX.41
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X38Y3.CLK      net (fanout=793)      0.806   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (-3.208ns logic, 3.881ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X39Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.977ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 2)
  Clock Path Delay:     0.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        2.514   g_reset_n_IBUF
    SLICE_X35Y32.CMUX    Tilo                  0.203   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset_i1
    SLICE_X39Y2.CE       net (fanout=41)       1.666   g_reset_i
    SLICE_X39Y2.CLK      Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.147ns logic, 4.180ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp100.IMUX.41
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y2.CLK      net (fanout=793)      0.580   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (-1.963ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (SLICE_X38Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.337ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 3)
  Clock Path Delay:     0.872ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        2.514   g_reset_n_IBUF
    SLICE_X35Y32.CMUX    Tilo                  0.203   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset_i1
    SLICE_X43Y4.A6       net (fanout=41)       1.730   g_reset_i
    SLICE_X43Y4.A        Tilo                  0.156   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y4.SR       net (fanout=2)        0.233   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y4.CLK      Tremck      (-Th)    -0.085   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (1.207ns logic, 4.477ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp100.IMUX.41
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X38Y4.CLK      net (fanout=793)      0.577   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (-1.963ns logic, 2.835ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X38Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.346ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 3)
  Clock Path Delay:     0.872ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp100.IMUX.8
    SLICE_X35Y32.C1      net (fanout=7)        2.514   g_reset_n_IBUF
    SLICE_X35Y32.CMUX    Tilo                  0.203   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<15>
                                                       g_reset_i1
    SLICE_X43Y4.A6       net (fanout=41)       1.730   g_reset_i
    SLICE_X43Y4.A        Tilo                  0.156   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y4.SR       net (fanout=2)        0.233   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y4.CLK      Tremck      (-Th)    -0.094   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.216ns logic, 4.477ns route)
                                                       (21.4% logic, 78.6% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp100.IMUX.41
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X38Y4.CLK      net (fanout=793)      0.577   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (-1.963ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.334ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.852ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.3
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y19.CLK0    net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.519ns logic, 2.333ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N3.O                 net (fanout=1)        0.234   TXD1T2_OBUF
    N3.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (N1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.852ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.3
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y18.CLK0    net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.519ns logic, 2.333ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y18.OQ      Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    N1.O                 net (fanout=1)        0.234   TXD1T3_OBUF
    N1.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.667ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.851ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.3
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y4.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.519ns logic, 2.332ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    M3.O                 net (fanout=1)        0.234   TX_EN1_OBUF
    M3.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.689ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.3
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y21.CLK0    net (fanout=46)       0.843   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.822ns logic, 0.969ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M2.O                 net (fanout=1)        0.191   TXD1T0_OBUF
    M2.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.689ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.3
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y20.CLK0    net (fanout=46)       0.843   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.822ns logic, 0.969ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y20.OQ      Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    M1.O                 net (fanout=1)        0.191   TXD1T1_OBUF
    M1.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.694ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp100.IMUX.3
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y4.CLK0     net (fanout=46)       0.848   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.822ns logic, 0.974ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    M3.O                 net (fanout=1)        0.191   TX_EN1_OBUF
    M3.PAD               Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.512ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X7Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.488ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 1)
  Clock Path Delay:     2.508ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp100.IMUX.33
    SLICE_X7Y33.DX       net (fanout=1)        2.622   RXD1T3_IBUF
    SLICE_X7Y33.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (1.373ns logic, 2.622ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X7Y33.CLK      net (fanout=17)       0.958   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (1.323ns logic, 1.185ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X8Y40.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.575ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 2)
  Clock Path Delay:     2.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp100.IMUX.34
    SLICE_X8Y40.D3       net (fanout=1)        2.249   RX_ER1_IBUF
    SLICE_X8Y40.CLK      Tas                   0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       RX_ER1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.630ns logic, 2.249ns route)
                                                       (42.0% logic, 58.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X8Y40.CLK      net (fanout=17)       0.929   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.323ns logic, 1.156ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X4Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.651ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 1)
  Clock Path Delay:     2.511ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp100.IMUX.35
    SLICE_X4Y41.DX       net (fanout=1)        2.389   RX_DV1_IBUF
    SLICE_X4Y41.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (1.446ns logic, 2.389ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y41.CLK      net (fanout=17)       0.961   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (1.323ns logic, 1.188ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X7Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.824ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.212ns (Levels of Logic = 1)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp100.IMUX.30
    SLICE_X7Y33.AX       net (fanout=1)        2.038   RXD1T0_IBUF
    SLICE_X7Y33.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.174ns logic, 2.038ns route)
                                                       (36.6% logic, 63.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X7Y33.CLK      net (fanout=17)       1.241   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.519ns logic, 1.844ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X7Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.909ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 1)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp100.IMUX.31
    SLICE_X7Y33.BX       net (fanout=1)        2.123   RXD1T1_IBUF
    SLICE_X7Y33.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.174ns logic, 2.123ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X7Y33.CLK      net (fanout=17)       1.241   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.519ns logic, 1.844ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X7Y33.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.109ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 1)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp100.IMUX.32
    SLICE_X7Y33.CX       net (fanout=1)        2.323   RXD1T2_IBUF
    SLICE_X7Y33.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.174ns logic, 2.323ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp100.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X7Y33.CLK      net (fanout=17)       1.241   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.519ns logic, 1.844ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.862ns|     24.456ns|            0|            0|    369290506|       484582|
| TS_CLK_80MHz                  |     12.500ns|     12.228ns|          N/A|            0|            0|       484582|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     34.834ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     17.417ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |    9.541(R)|      SLOW  |   -3.977(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.038(R)|      SLOW  |    0.176(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.130(R)|      SLOW  |    0.091(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.342(R)|      SLOW  |   -0.109(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.512(R)|      SLOW  |   -0.270(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.349(R)|      SLOW  |   -0.113(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.425(R)|      SLOW  |   -0.185(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    2.548(R)|      SLOW  |   -0.321(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    2.789(R)|      SLOW  |   -0.531(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n       |   11.585(R)|      SLOW  |   -1.770(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
                |   12.447(R)|      SLOW  |   -2.287(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    5.088(R)|      SLOW  |   -2.717(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.764(R)|      SLOW  |   -1.108(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.371(R)|      SLOW  |   -0.880(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.282(R)|      SLOW  |   -1.510(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    2.284(R)|      SLOW  |   -0.798(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.480(R)|      SLOW  |   -0.870(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    1.460(R)|      SLOW  |   -0.204(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.958(R)|      SLOW  |   -0.668(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.745(R)|      SLOW  |   -0.471(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.813(R)|      SLOW  |   -0.551(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.356(R)|      SLOW  |   -0.918(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.647(R)|      SLOW  |   -0.345(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.557(R)|      SLOW  |   -0.293(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.328(R)|      SLOW  |         3.689(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.328(R)|      SLOW  |         3.689(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.334(R)|      SLOW  |         3.695(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.334(R)|      SLOW  |         3.695(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.333(R)|      SLOW  |         3.694(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |        10.248(R)|      SLOW  |         4.556(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |         8.343(R)|      SLOW  |         3.772(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         5.932(R)|      SLOW  |         2.970(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         5.872(R)|      SLOW  |         2.952(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.908(R)|      SLOW  |         6.193(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        11.637(R)|      SLOW  |         5.656(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         7.998(R)|      SLOW  |         4.369(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         9.927(R)|      SLOW  |         5.561(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         8.343(R)|      SLOW  |         4.647(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |         8.174(R)|      SLOW  |         4.542(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         8.203(R)|      SLOW  |         4.540(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |        10.166(R)|      SLOW  |         5.790(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |        10.561(R)|      SLOW  |         5.999(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        13.089(R)|      SLOW  |         5.779(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   17.417|         |         |         |
g_clk          |   15.181|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   16.637|    4.555|    3.533|    2.987|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.938|         |         |         |
g_clk          |   19.262|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.243; Ideal Clock Offset To Actual Clock -6.175; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.548(R)|      SLOW  |   -0.321(R)|      FAST  |   22.452|    0.321|       11.066|
SRI_RX<1>         |    2.789(R)|      SLOW  |   -0.531(R)|      FAST  |   22.211|    0.531|       10.840|
g_reset_n         |   11.585(R)|      SLOW  |   -1.770(R)|      FAST  |   13.415|    1.770|        5.823|
                  |   12.447(R)|      SLOW  |   -2.287(R)|      FAST  |   12.553|    2.287|        5.133|
iExtIRQInput      |    5.088(R)|      SLOW  |   -2.717(R)|      FAST  |   19.912|    2.717|        8.598|
lb_cs_n           |    3.764(R)|      SLOW  |   -1.108(R)|      FAST  |   21.236|    1.108|       10.064|
lb_rd_n           |    3.371(R)|      SLOW  |   -0.880(R)|      FAST  |   21.629|    0.880|       10.375|
lb_wr_n           |    4.282(R)|      SLOW  |   -1.510(R)|      FAST  |   20.718|    1.510|        9.604|
rio_RcvDataIn<0>  |    2.284(R)|      SLOW  |   -0.798(R)|      FAST  |   22.716|    0.798|       10.959|
rio_RcvDataIn<1>  |    2.480(R)|      SLOW  |   -0.870(R)|      FAST  |   22.520|    0.870|       10.825|
svo_alarm<0>      |    1.460(R)|      SLOW  |   -0.204(R)|      SLOW  |   23.540|    0.204|       11.668|
svo_enc_a<0>      |    1.958(R)|      SLOW  |   -0.668(R)|      FAST  |   23.042|    0.668|       11.187|
svo_enc_a<1>      |    1.745(R)|      SLOW  |   -0.471(R)|      SLOW  |   23.255|    0.471|       11.392|
svo_enc_b<0>      |    1.813(R)|      SLOW  |   -0.551(R)|      SLOW  |   23.187|    0.551|       11.318|
svo_enc_b<1>      |    2.356(R)|      SLOW  |   -0.918(R)|      FAST  |   22.644|    0.918|       10.863|
svo_enc_index<0>  |    1.647(R)|      SLOW  |   -0.345(R)|      FAST  |   23.353|    0.345|       11.504|
svo_enc_index<1>  |    1.557(R)|      SLOW  |   -0.293(R)|      SLOW  |   23.443|    0.293|       11.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.447|         -  |      -0.204|         -  |   12.553|    0.204|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 5.564; Ideal Clock Offset To Actual Clock -13.241; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |    9.541(R)|      SLOW  |   -3.977(R)|      FAST  |   30.459|    3.977|       13.241|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.541|         -  |      -3.977|         -  |   30.459|    3.977|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.688; Ideal Clock Offset To Actual Clock 14.668; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.038(R)|      SLOW  |    0.176(R)|      SLOW  |    4.962|   33.824|      -14.431|
RXD1T1            |    1.130(R)|      SLOW  |    0.091(R)|      SLOW  |    4.870|   33.909|      -14.520|
RXD1T2            |    1.342(R)|      SLOW  |   -0.109(R)|      SLOW  |    4.658|   34.109|      -14.726|
RXD1T3            |    1.512(R)|      SLOW  |   -0.270(R)|      SLOW  |    4.488|   34.270|      -14.891|
RX_DV1            |    1.349(R)|      SLOW  |   -0.113(R)|      SLOW  |    4.651|   34.113|      -14.731|
RX_ER1            |    1.425(R)|      SLOW  |   -0.185(R)|      SLOW  |    4.575|   34.185|      -14.805|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.512|         -  |       0.176|         -  |    4.488|   33.824|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.217 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.248|      SLOW  |        4.556|      FAST  |         4.376|
SRI_RTS<1>                                     |        8.343|      SLOW  |        3.772|      FAST  |         2.471|
SRI_TX<0>                                      |        5.932|      SLOW  |        2.970|      FAST  |         0.060|
SRI_TX<1>                                      |        5.872|      SLOW  |        2.952|      FAST  |         0.000|
lb_int                                         |       10.908|      SLOW  |        6.193|      FAST  |         5.036|
led_1                                          |       11.637|      SLOW  |        5.656|      FAST  |         5.765|
rio_XmtDataOut<0>                              |        7.998|      SLOW  |        4.369|      FAST  |         2.126|
rio_XmtDataOut<1>                              |        9.927|      SLOW  |        5.561|      FAST  |         4.055|
spi_clk                                        |        8.343|      SLOW  |        4.647|      FAST  |         2.471|
spi_cs_n                                       |        8.174|      SLOW  |        4.542|      FAST  |         2.302|
spi_mosi                                       |        8.203|      SLOW  |        4.540|      FAST  |         2.331|
svo_ccw<0>                                     |       10.166|      SLOW  |        5.790|      FAST  |         4.294|
svo_cw<0>                                      |       10.561|      SLOW  |        5.999|      FAST  |         4.689|
svo_on                                         |       13.089|      SLOW  |        5.779|      FAST  |         7.217|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.006 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.328|      SLOW  |        3.689|      FAST  |         0.000|
TXD1T1                                         |        7.328|      SLOW  |        3.689|      FAST  |         0.000|
TXD1T2                                         |        7.334|      SLOW  |        3.695|      FAST  |         0.006|
TXD1T3                                         |        7.334|      SLOW  |        3.695|      FAST  |         0.006|
TX_EN1                                         |        7.333|      SLOW  |        3.694|      FAST  |         0.005|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 371467207 paths, 2 nets, and 65488 connections

Design statistics:
   Minimum period:  22.862ns{1}   (Maximum frequency:  43.741MHz)
   Maximum net skew:   0.376ns
   Minimum input required time before clock:  12.447ns
   Minimum output required time after clock:  13.089ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 27 12:56:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 306 MB



