$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Wed Mar 15 14:00:16 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [8] $end
$var wire 1 1 PC_OUT [7] $end
$var wire 1 2 PC_OUT [6] $end
$var wire 1 3 PC_OUT [5] $end
$var wire 1 4 PC_OUT [4] $end
$var wire 1 5 PC_OUT [3] $end
$var wire 1 6 PC_OUT [2] $end
$var wire 1 7 PC_OUT [1] $end
$var wire 1 8 PC_OUT [0] $end
$var wire 1 9 SW [9] $end
$var wire 1 : SW [8] $end
$var wire 1 ; SW [7] $end
$var wire 1 < SW [6] $end
$var wire 1 = SW [5] $end
$var wire 1 > SW [4] $end
$var wire 1 ? SW [3] $end
$var wire 1 @ SW [2] $end
$var wire 1 A SW [1] $end
$var wire 1 B SW [0] $end
$var wire 1 C testeOut [8] $end
$var wire 1 D testeOut [7] $end
$var wire 1 E testeOut [6] $end
$var wire 1 F testeOut [5] $end
$var wire 1 G testeOut [4] $end
$var wire 1 H testeOut [3] $end
$var wire 1 I testeOut [2] $end
$var wire 1 J testeOut [1] $end
$var wire 1 K testeOut [0] $end

$scope module i1 $end
$var wire 1 L gnd $end
$var wire 1 M vcc $end
$var wire 1 N unknown $end
$var wire 1 O devoe $end
$var wire 1 P devclrn $end
$var wire 1 Q devpor $end
$var wire 1 R ww_devoe $end
$var wire 1 S ww_devclrn $end
$var wire 1 T ww_devpor $end
$var wire 1 U ww_testeOut [8] $end
$var wire 1 V ww_testeOut [7] $end
$var wire 1 W ww_testeOut [6] $end
$var wire 1 X ww_testeOut [5] $end
$var wire 1 Y ww_testeOut [4] $end
$var wire 1 Z ww_testeOut [3] $end
$var wire 1 [ ww_testeOut [2] $end
$var wire 1 \ ww_testeOut [1] $end
$var wire 1 ] ww_testeOut [0] $end
$var wire 1 ^ ww_CLOCK_50 $end
$var wire 1 _ ww_KEY [3] $end
$var wire 1 ` ww_KEY [2] $end
$var wire 1 a ww_KEY [1] $end
$var wire 1 b ww_KEY [0] $end
$var wire 1 c ww_SW [9] $end
$var wire 1 d ww_SW [8] $end
$var wire 1 e ww_SW [7] $end
$var wire 1 f ww_SW [6] $end
$var wire 1 g ww_SW [5] $end
$var wire 1 h ww_SW [4] $end
$var wire 1 i ww_SW [3] $end
$var wire 1 j ww_SW [2] $end
$var wire 1 k ww_SW [1] $end
$var wire 1 l ww_SW [0] $end
$var wire 1 m ww_PC_OUT [8] $end
$var wire 1 n ww_PC_OUT [7] $end
$var wire 1 o ww_PC_OUT [6] $end
$var wire 1 p ww_PC_OUT [5] $end
$var wire 1 q ww_PC_OUT [4] $end
$var wire 1 r ww_PC_OUT [3] $end
$var wire 1 s ww_PC_OUT [2] $end
$var wire 1 t ww_PC_OUT [1] $end
$var wire 1 u ww_PC_OUT [0] $end
$var wire 1 v ww_LEDR [9] $end
$var wire 1 w ww_LEDR [8] $end
$var wire 1 x ww_LEDR [7] $end
$var wire 1 y ww_LEDR [6] $end
$var wire 1 z ww_LEDR [5] $end
$var wire 1 { ww_LEDR [4] $end
$var wire 1 | ww_LEDR [3] $end
$var wire 1 } ww_LEDR [2] $end
$var wire 1 ~ ww_LEDR [1] $end
$var wire 1 !! ww_LEDR [0] $end
$var wire 1 "! \CLOCK_50~input_o\ $end
$var wire 1 #! \KEY[1]~input_o\ $end
$var wire 1 $! \KEY[2]~input_o\ $end
$var wire 1 %! \KEY[3]~input_o\ $end
$var wire 1 &! \SW[0]~input_o\ $end
$var wire 1 '! \SW[1]~input_o\ $end
$var wire 1 (! \SW[2]~input_o\ $end
$var wire 1 )! \SW[3]~input_o\ $end
$var wire 1 *! \SW[4]~input_o\ $end
$var wire 1 +! \SW[5]~input_o\ $end
$var wire 1 ,! \SW[6]~input_o\ $end
$var wire 1 -! \SW[7]~input_o\ $end
$var wire 1 .! \SW[8]~input_o\ $end
$var wire 1 /! \SW[9]~input_o\ $end
$var wire 1 0! \KEY[0]~input_o\ $end
$var wire 1 1! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 2! \incrementaPC|Add0~2\ $end
$var wire 1 3! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 4! \ROM1|memROM~3_combout\ $end
$var wire 1 5! \ROM1|memROM~7_combout\ $end
$var wire 1 6! \ROM1|memROM~2_combout\ $end
$var wire 1 7! \ROM1|memROM~6_combout\ $end
$var wire 1 8! \incrementaPC|Add0~6\ $end
$var wire 1 9! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 :! \ROM1|memROM~4_combout\ $end
$var wire 1 ;! \ROM1|memROM~8_combout\ $end
$var wire 1 <! \incrementaPC|Add0~10\ $end
$var wire 1 =! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 >! \~GND~combout\ $end
$var wire 1 ?! \incrementaPC|Add0~14\ $end
$var wire 1 @! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 A! \incrementaPC|Add0~18\ $end
$var wire 1 B! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 C! \incrementaPC|Add0~22\ $end
$var wire 1 D! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 E! \incrementaPC|Add0~26\ $end
$var wire 1 F! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 G! \incrementaPC|Add0~30\ $end
$var wire 1 H! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 I! \ROM1|memROM~1_combout\ $end
$var wire 1 J! \ROM1|memROM~5_combout\ $end
$var wire 1 K! \ROM1|memROM~0_combout\ $end
$var wire 1 L! \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 M! \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 N! \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 O! \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 P! \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 Q! \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 R! \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 S! \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 T! \MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 U! \PC|DOUT\ [8] $end
$var wire 1 V! \PC|DOUT\ [7] $end
$var wire 1 W! \PC|DOUT\ [6] $end
$var wire 1 X! \PC|DOUT\ [5] $end
$var wire 1 Y! \PC|DOUT\ [4] $end
$var wire 1 Z! \PC|DOUT\ [3] $end
$var wire 1 [! \PC|DOUT\ [2] $end
$var wire 1 \! \PC|DOUT\ [1] $end
$var wire 1 ]! \PC|DOUT\ [0] $end
$var wire 1 ^! \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 _! \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 `! \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 a! \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 b! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 c! \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 d! \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 e! \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 f! \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 g! \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 h! \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 i! \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 j! \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 k! \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 l! \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 m! \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 n! \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 o! \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 p! \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 q! \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 r! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 s! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 t! \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0L
1M
xN
1O
1P
1Q
1R
1S
1T
x^
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
10!
11!
02!
03!
04!
05!
16!
17!
08!
09!
1:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0^!
1_!
0`!
0a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
0k!
x"
x#
x$
1%
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
x_
x`
xa
1b
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1l!
1m!
1n!
1o!
1p!
1q!
1r!
1s!
1t!
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
0C
0D
0E
0F
0G
0H
1I
0J
0K
$end
#20000
0%
0b
00!
#40000
1%
1b
10!
1[!
0r!
19!
0:!
1K!
0b!
1^!
0i!
1s
0;!
0N!
1J!
1L!
16
1]
0[
1K
0I
#60000
0%
0b
00!
#80000
1%
1b
10!
0[!
1]!
0t!
1r!
09!
01!
12!
1:!
0^!
1k!
1i!
1u
0s
13!
1;!
1N!
0j!
18
06
1[
1I
#100000
0%
0b
00!
#120000
1%
1b
10!
1[!
0r!
06!
19!
0:!
0K!
1b!
1^!
0i!
1`!
1s
07!
1M!
0;!
0J!
0L!
16
0]
1\
0K
1J
#140000
0%
0b
00!
#160000
1%
1b
10!
1\!
0]!
1t!
0s!
03!
18!
11!
02!
14!
16!
1:!
0^!
0`!
0_!
0k!
1j!
0u
1t
13!
08!
09!
1<!
15!
17!
1;!
1i!
0j!
08
17
1=!
19!
0<!
0i!
0h!
0=!
1h!
#180000
0%
0b
00!
#200000
1%
1b
10!
#220000
0%
0b
00!
#240000
1%
1b
10!
#260000
0%
0b
00!
#280000
1%
1b
10!
#300000
0%
0b
00!
#320000
1%
1b
10!
#340000
0%
0b
00!
#360000
1%
1b
10!
#380000
0%
0b
00!
#400000
1%
1b
10!
#420000
0%
0b
00!
#440000
1%
1b
10!
#460000
0%
0b
00!
#480000
1%
1b
10!
#500000
0%
0b
00!
#520000
1%
1b
10!
#540000
0%
0b
00!
#560000
1%
1b
10!
#580000
0%
0b
00!
#600000
1%
1b
10!
#620000
0%
0b
00!
#640000
1%
1b
10!
#660000
0%
0b
00!
#680000
1%
1b
10!
#700000
0%
0b
00!
#720000
1%
1b
10!
#740000
0%
0b
00!
#760000
1%
1b
10!
#780000
0%
0b
00!
#800000
1%
1b
10!
#820000
0%
0b
00!
#840000
1%
1b
10!
#860000
0%
0b
00!
#880000
1%
1b
10!
#900000
0%
0b
00!
#920000
1%
1b
10!
#940000
0%
0b
00!
#960000
1%
1b
10!
#980000
0%
0b
00!
#1000000
