vhdl xil_defaultlib  \
"../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/ClockGen.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/SyncAsync.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/system/ip/system_rgb2dvi_0_0/sim/system_rgb2dvi_0_0.vhd" \
"../../../bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../dvd_firmware.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/system/ip/system_axi_dynclk_0_0/sim/system_axi_dynclk_0_0.vhd" \
"../../../bd/system/ip/system_v_tc_0_1/sim/system_v_tc_0_1.vhd" \
"../../../bd/system/ip/system_axi_vdma_0_3/sim/system_axi_vdma_0_3.vhd" \
"../../../bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/c_counter_binary_0/sim/c_counter_binary_0.vhd" \
"../../../bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/xbip_multadd_0/sim/xbip_multadd_0.vhd" \

nosort
