<stg><name>sobel</name>


<trans_list>

<trans id="377" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="11" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="44" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="45" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_r, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="64">
<![CDATA[
:5 %line_buf = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %out_r

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln22 = br void %memset.loop36

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
memset.loop36:0 %empty = phi i10, void, i10 %empty_28, void %memset.loop36.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop36:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop36:2 %exitcond6716 = icmp_eq  i10 %empty, i10

]]></Node>
<StgValue><ssdm name="exitcond6716"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop36:3 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop36:4 %empty_28 = add i10 %empty, i10

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop36:5 %br_ln0 = br i1 %exitcond6716, void %memset.loop36.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="10">
<![CDATA[
memset.loop36.split:0 %empty_29 = trunc i10 %empty

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop36.split:3 %tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
memset.loop36.split:4 %tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop36.split:5 %empty_30 = or i5 %tmp_7, i5

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop36.split:6 %empty_31 = icmp_ugt  i5 %tmp_7, i5 %empty_30

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop36.split:7 %empty_32 = select i1 %empty_31, i5 %tmp_7, i5 %empty_30

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop36.split:9 %empty_34 = sub i5, i5 %empty_32

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
memset.loop36.split:1 %p_cast7 = zext i8 %empty_29

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop36.split:2 %line_buf_addr = getelementptr i24 %line_buf, i64, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop36.split:8 %empty_33 = select i1 %empty_31, i5 %empty_30, i5 %tmp_7

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="5">
<![CDATA[
memset.loop36.split:10 %empty_35 = zext i5 %empty_33

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="5">
<![CDATA[
memset.loop36.split:11 %empty_36 = zext i5 %empty_34

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
memset.loop36.split:12 %empty_37 = select i1 %empty_31, i24, i24

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop36.split:13 %empty_38 = shl i24, i24 %empty_35

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop36.split:14 %empty_39 = lshr i24, i24 %empty_36

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop36.split:15 %p_demorgan = and i24 %empty_38, i24 %empty_39

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop36.split:16 %empty_40 = and i24 %empty_37, i24 %p_demorgan

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
memset.loop36.split:17 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="2">
<![CDATA[
memset.loop36.split:18 %empty_41 = zext i2 %tmp_5

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop36.split:19 %mask = shl i3, i3 %empty_41

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="3">
<![CDATA[
memset.loop36.split:20 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i8 %line_buf_addr, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
memset.loop36.split:21 %br_ln0 = br void %memset.loop36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:0 %window_buf_0_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:1 %window_buf_0_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:2 %window_buf_1_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:3 %window_buf_1_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:4 %window_buf_2_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:5 %window_buf_2_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:6 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_42 = phi i4 %empty_44, void %memset.loop.split56, i4, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memset.loop:1 %phi_mul = phi i8 %next_mul, void %memset.loop.split56, i8, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:2 %phi_urem = phi i4 %idx_urem, void %memset.loop.split56, i4, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:3 %window_buf_0_1_0_load = load i8 %window_buf_0_1_0

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:4 %window_buf_0_2_0_load = load i8 %window_buf_0_2_0

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:5 %window_buf_1_1_0_load = load i8 %window_buf_1_1_0

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:6 %window_buf_1_2_0_load = load i8 %window_buf_1_2_0

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:7 %window_buf_2_1_0_load = load i8 %window_buf_2_1_0

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:8 %window_buf_2_2_0_load = load i8 %window_buf_2_2_0

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:10 %exitcond6615 = icmp_eq  i4 %empty_42, i4

]]></Node>
<StgValue><ssdm name="exitcond6615"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:11 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:12 %empty_44 = add i4 %empty_42, i4

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:13 %br_ln0 = br i1 %exitcond6615, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop.split:0 %next_mul = add i8, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:1 %p_t = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32, i32

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="4">
<![CDATA[
memset.loop.split:2 %empty_45 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
memset.loop.split:3 %switch_ln0 = switch i2 %p_t, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1:0 %switch_ln0 = switch i2 %empty_45, void %branch8, i2, void %memset.loop.split56, i2, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln0 = store i8, i8 %window_buf_1_1_0, i8 %window_buf_1_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln0 = br void %memset.loop.split56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_45" val="!0"/>
<literal name="empty_45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln0 = store i8, i8 %window_buf_1_2_0, i8 %window_buf_1_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_45" val="!0"/>
<literal name="empty_45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln0 = br void %memset.loop.split56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:0 %switch_ln0 = switch i2 %empty_45, void %branch5, i2, void %memset.loop.split56, i2, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln0 = store i8, i8 %window_buf_0_1_0, i8 %window_buf_0_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %memset.loop.split56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_45" val="!0"/>
<literal name="empty_45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln0 = store i8, i8 %window_buf_0_2_0, i8 %window_buf_0_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_45" val="!0"/>
<literal name="empty_45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %memset.loop.split56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0 %switch_ln0 = switch i2 %empty_45, void %branch11, i2, void %memset.loop.split56, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln0 = store i8, i8 %window_buf_2_1_0, i8 %window_buf_2_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln0 = br void %memset.loop.split56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="empty_45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln0 = store i8, i8 %window_buf_2_2_0, i8 %window_buf_2_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_45" val="!0"/>
<literal name="empty_45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln0 = br void %memset.loop.split56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split56:0 %next_urem = add i4 %phi_urem, i4

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split56:1 %empty_46 = icmp_ult  i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
memset.loop.split56:2 %idx_urem = select i1 %empty_46, i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split56:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:0 %window_buf_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:1 %window_buf_0_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:2 %window_buf_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:3 %window_buf_1_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:4 %window_buf_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:5 %window_buf_2_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:6 %store_ln41 = store i8 %window_buf_2_2_0_load, i8 %window_buf_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:7 %store_ln41 = store i8 %window_buf_2_1_0_load, i8 %window_buf_2_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:8 %store_ln41 = store i8 %window_buf_1_2_0_load, i8 %window_buf_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:9 %store_ln41 = store i8 %window_buf_1_1_0_load, i8 %window_buf_1_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:10 %store_ln41 = store i8 %window_buf_0_2_0_load, i8 %window_buf_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:11 %store_ln41 = store i8 %window_buf_0_1_0_load, i8 %window_buf_0_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:12 %br_ln41 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
split:0 %yi = phi i9 %add_ln41, void, i9, void %split.preheader

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:1 %icmp_ln41 = icmp_eq  i9 %yi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:2 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:3 %add_ln41 = add i9 %yi, i9

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:4 %br_ln41 = br i1 %icmp_ln41, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="9">
<![CDATA[
.split13:1 %trunc_ln55 = trunc i9 %yi

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split13:2 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln55, i8

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:3 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %yi, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split13:4 %icmp = icmp_eq  i7 %tmp_1, i7

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split13:5 %cmp88_not = icmp_ugt  i9 %yi, i9

]]></Node>
<StgValue><ssdm name="cmp88_not"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split13:6 %or_ln120_1 = or i1 %icmp, i1 %cmp88_not

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.split13:7 %br_ln42 = br void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0">
<![CDATA[
:0 %ret_ln131 = ret

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %xi = phi i9, void %.split13, i9 %add_ln42, void

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln42 = zext i9 %xi

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="9">
<![CDATA[
:5 %zext_ln42_1 = zext i9 %xi

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %icmp_ln42 = icmp_eq  i9 %xi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8 %add_ln42 = add i9 %xi, i9

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln42 = br i1 %icmp_ln42, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:5 %line_buf_addr_1 = getelementptr i24 %line_buf, i64, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="line_buf_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="8">
<![CDATA[
.split11:6 %line_buf_load = load i8 %line_buf_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="9">
<![CDATA[
.split11:9 %trunc_ln55_1 = trunc i9 %xi

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split11:10 %add_ln55 = add i16 %zext_ln42_1, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1 %tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %xi, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:2 %icmp_ln120 = icmp_eq  i7 %tmp_14, i7

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:3 %icmp_ln120_1 = icmp_ugt  i9 %xi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:4 %or_ln120 = or i1 %icmp_ln120_1, i1 %icmp_ln120

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5 %or_ln120_2 = or i1 %or_ln120_1, i1 %or_ln120

]]></Node>
<StgValue><ssdm name="or_ln120_2"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6 %br_ln120 = br i1 %or_ln120_2, void %bb68, void %bb

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="8">
<![CDATA[
.split11:6 %line_buf_load = load i8 %line_buf_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:7 %window_buf_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:8 %window_buf_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="16">
<![CDATA[
.split11:11 %zext_ln55 = zext i16 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:12 %data_addr = getelementptr i8 %data, i64, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16">
<![CDATA[
.split11:13 %window_buf_2_2 = load i16 %data_addr

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:14 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %window_buf_0_1_2 = load i8 %window_buf_0_1_1, void %store_ln41

]]></Node>
<StgValue><ssdm name="window_buf_0_1_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %window_buf_1_1_2 = load i8 %window_buf_1_1_1, void %store_ln41

]]></Node>
<StgValue><ssdm name="window_buf_1_1_2"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split11:0 %window_buf_0_1_load = load i8 %window_buf_0_1, void %store_ln41

]]></Node>
<StgValue><ssdm name="window_buf_0_1_load"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split11:1 %window_buf_1_1_load = load i8 %window_buf_1_1, void %store_ln41

]]></Node>
<StgValue><ssdm name="window_buf_1_1_load"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16">
<![CDATA[
.split11:13 %window_buf_2_2 = load i16 %data_addr

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8">
<![CDATA[
.split11:17 %zext_ln75 = zext i8 %window_buf_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8">
<![CDATA[
.split11:18 %zext_ln75_1 = zext i8 %window_buf_0_2

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:19 %sub_ln75 = sub i9 %zext_ln75, i9 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="9">
<![CDATA[
.split11:20 %sext_ln75 = sext i9 %sub_ln75

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split11:21 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_1_load, i1

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="9">
<![CDATA[
.split11:22 %zext_ln75_2 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:23 %add_ln75 = add i11 %zext_ln75_2, i11 %sext_ln75

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split11:32 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_0_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="9">
<![CDATA[
.split11:33 %zext_ln82 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:34 %add_ln82 = add i9 %zext_ln75_1, i9 %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="9">
<![CDATA[
.split11:35 %zext_ln82_1 = zext i9 %add_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split11:36 %add_ln82_1 = add i10 %zext_ln82, i10 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln52 = store i8 %window_buf_1_2, i8 %window_buf_1_1_1, void %store_ln41, i8 %window_buf_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %store_ln0 = store i8 %window_buf_1_1_2, i8 %window_buf_1_1, void %store_ln41, i8 %window_buf_1_1_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:4 %store_ln52 = store i8 %window_buf_0_2, i8 %window_buf_0_1_1, void %store_ln41, i8 %window_buf_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln0 = store i8 %window_buf_0_1_2, i8 %window_buf_0_1, void %store_ln41, i8 %window_buf_0_1_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3 %window_buf_2_1_2 = load i8 %window_buf_2_1_1, void %store_ln41

]]></Node>
<StgValue><ssdm name="window_buf_2_1_2"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split11:2 %window_buf_2_1_load = load i8 %window_buf_2_1, void %store_ln41

]]></Node>
<StgValue><ssdm name="window_buf_2_1_load"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
.split11:15 %tmp_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %window_buf_2_2, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
.split11:16 %store_ln55 = store void @_ssdm_op_Write.bram.i24, i8 %line_buf_addr_1, i24 %tmp_6, i3, i24 %line_buf_load

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split11:24 %shl_ln75_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln75_1"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="9">
<![CDATA[
.split11:25 %zext_ln75_3 = zext i9 %shl_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:26 %sub_ln75_1 = sub i11 %add_ln75, i11 %zext_ln75_3

]]></Node>
<StgValue><ssdm name="sub_ln75_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="8">
<![CDATA[
.split11:27 %zext_ln75_4 = zext i8 %window_buf_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln75_4"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:28 %add_ln75_1 = add i11 %zext_ln75_4, i11 %sub_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="8">
<![CDATA[
.split11:29 %zext_ln75_5 = zext i8 %window_buf_2_2

]]></Node>
<StgValue><ssdm name="zext_ln75_5"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:30 %sub_ln96 = sub i11 %add_ln75_1, i11 %zext_ln75_5

]]></Node>
<StgValue><ssdm name="sub_ln96"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="10">
<![CDATA[
.split11:37 %zext_ln82_2 = zext i10 %add_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:38 %sub_ln82 = sub i11 %zext_ln82_2, i11 %zext_ln75_4

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split11:39 %shl_ln82_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_2_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln82_1"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="9">
<![CDATA[
.split11:40 %zext_ln82_3 = zext i9 %shl_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82_3"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:41 %sub_ln82_1 = sub i11 %sub_ln82, i11 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="sub_ln82_1"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:42 %sub_ln96_1 = sub i11 %sub_ln82_1, i11 %zext_ln75_5

]]></Node>
<StgValue><ssdm name="sub_ln96_1"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split11:74 %icmp_ln95 = icmp_eq  i11 %add_ln75_1, i11 %zext_ln75_5

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln55 = store i8 %window_buf_2_2, i8 %window_buf_2_1_1, void %store_ln41, i8 %window_buf_2_1_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln0 = store i8 %window_buf_2_1_2, i8 %window_buf_2_1, void %store_ln41, i8 %window_buf_2_1_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="22" op_0_bw="11">
<![CDATA[
.split11:43 %sext_ln86 = sext i11 %sub_ln96_1

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:45 %mul_ln86_1 = mul i22 %sext_ln86, i22 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split11:75 %br_ln95 = br i1 %icmp_ln95, void, void %.thread79

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="11">
<![CDATA[
:6 %sext_ln103 = sext i11 %sub_ln96

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln103 = mul i31 %sext_ln103, i31

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="11">
<![CDATA[
:13 %sext_ln103_2 = sext i11 %sub_ln96

]]></Node>
<StgValue><ssdm name="sext_ln103_2"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln103_1 = mul i28 %sext_ln103_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="11">
<![CDATA[
.split11:31 %sext_ln82 = sext i11 %sub_ln96

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:44 %mul_ln86 = mul i22 %sext_ln82, i22 %sext_ln82

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:45 %mul_ln86_1 = mul i22 %sext_ln86, i22 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln103 = mul i31 %sext_ln103, i31

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln103_1 = mul i28 %sext_ln103_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:44 %mul_ln86 = mul i22 %sext_ln82, i22 %sext_ln82

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:45 %mul_ln86_1 = mul i22 %sext_ln86, i22 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln103 = mul i31 %sext_ln103, i31

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln103_1 = mul i28 %sext_ln103_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="235" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:44 %mul_ln86 = mul i22 %sext_ln82, i22 %sext_ln82

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:45 %mul_ln86_1 = mul i22 %sext_ln86, i22 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:46 %add_ln86 = add i22 %mul_ln86_1, i22 %mul_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
:0 %shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %sub_ln96_1, i8

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="20" op_0_bw="11">
<![CDATA[
:2 %sext_ln96_1 = sext i11 %sub_ln96

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:5 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln96_1, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln103 = mul i31 %sext_ln103, i31

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="19">
<![CDATA[
:8 %sext_ln103_1 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:9 %icmp_ln103 = icmp_slt  i31 %sext_ln103_1, i31 %mul_ln103

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10 %icmp_ln103_1 = icmp_sgt  i31 %sext_ln103_1, i31 %mul_ln103

]]></Node>
<StgValue><ssdm name="icmp_ln103_1"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:11 %select_ln103 = select i1 %tmp_10, i1 %icmp_ln103, i1 %icmp_ln103_1

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:12 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln96_1, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln103_1 = mul i28 %sext_ln103_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="19">
<![CDATA[
:15 %sext_ln103_3 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln103_3"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16 %icmp_ln103_2 = icmp_slt  i28 %sext_ln103_3, i28 %mul_ln103_1

]]></Node>
<StgValue><ssdm name="icmp_ln103_2"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %xor_ln103 = xor i1 %icmp_ln103_2, i1

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:18 %icmp_ln103_3 = icmp_slt  i28 %mul_ln103_1, i28 %sext_ln103_3

]]></Node>
<StgValue><ssdm name="icmp_ln103_3"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19 %xor_ln103_1 = xor i1 %icmp_ln103_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln103_1"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20 %select_ln103_1 = select i1 %tmp_11, i1 %xor_ln103, i1 %xor_ln103_1

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21 %and_ln103 = and i1 %select_ln103, i1 %select_ln103_1

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="11">
<![CDATA[
:1 %sext_ln107 = sext i11 %sub_ln96

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln107 = mul i28 %sext_ln107, i28

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="11">
<![CDATA[
:8 %sext_ln107_2 = sext i11 %sub_ln96

]]></Node>
<StgValue><ssdm name="sext_ln107_2"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln107_1 = mul i28 %sext_ln107_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="259" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split11:46 %add_ln86 = add i22 %mul_ln86_1, i22 %mul_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln103 = br i1 %and_ln103, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln107 = mul i28 %sext_ln107, i28

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln107_1 = mul i28 %sext_ln107_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="22">
<![CDATA[
.split11:47 %sext_ln86_1 = sext i22 %add_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.split11:48 %x_assign = sitofp i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln107 = mul i28 %sext_ln107, i28

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln107_1 = mul i28 %sext_ln107_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.split11:48 %x_assign = sitofp i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="20" op_0_bw="19">
<![CDATA[
:1 %sext_ln96 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="24" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:0 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln96_1, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln107 = mul i28 %sext_ln107, i28

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="19">
<![CDATA[
:3 %sext_ln107_1 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln107_1"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:4 %icmp_ln107 = icmp_slt  i28 %sext_ln107_1, i28 %mul_ln107

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:5 %icmp_ln107_1 = icmp_sgt  i28 %sext_ln107_1, i28 %mul_ln107

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6 %select_ln107 = select i1 %tmp_12, i1 %icmp_ln107, i1 %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:7 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln96_1, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln107_1 = mul i28 %sext_ln107_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="19">
<![CDATA[
:10 %sext_ln107_3 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln107_3"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:11 %icmp_ln107_2 = icmp_sgt  i28 %sext_ln107_3, i28 %mul_ln107_1

]]></Node>
<StgValue><ssdm name="icmp_ln107_2"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:12 %icmp_ln107_3 = icmp_slt  i28 %sext_ln107_3, i28 %mul_ln107_1

]]></Node>
<StgValue><ssdm name="icmp_ln107_3"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13 %select_ln107_1 = select i1 %tmp_13, i1 %icmp_ln107_2, i1 %icmp_ln107_3

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %and_ln107 = and i1 %select_ln107, i1 %select_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="283" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.split11:48 %x_assign = sitofp i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="23" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="285" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.split11:48 %x_assign = sitofp i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="22" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="287" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.split11:48 %x_assign = sitofp i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="21" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="289" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.split11:48 %x_assign = sitofp i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="20" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="291" st_id="23" stage="17" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="19" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="293" st_id="24" stage="16" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="18" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="295" st_id="25" stage="15" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="17" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="297" st_id="26" stage="14" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="16" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="299" st_id="27" stage="13" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="15" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="301" st_id="28" stage="12" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="14" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="303" st_id="29" stage="11" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="13" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="305" st_id="30" stage="10" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="12" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="307" st_id="31" stage="9" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="11" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="309" st_id="32" stage="8" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="310" st_id="32" stage="10" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="311" st_id="33" stage="7" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="9" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="313" st_id="34" stage="6" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="8" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="315" st_id="35" stage="5" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="7" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="317" st_id="36" stage="4" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="6" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="319" st_id="37" stage="3" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="5" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="321" st_id="38" stage="2" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="4" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="323" st_id="39" stage="1" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:49 %f = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="324" st_id="39" stage="3" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
.split11:50 %p_Val2_s = bitcast i32 %f

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11:51 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="327" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:52 %p_Repl2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="328" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="23" op_0_bw="32">
<![CDATA[
.split11:53 %p_Repl2_s = trunc i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
.split11:56 %zext_ln340 = zext i8 %p_Repl2_1

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split11:57 %add_ln340 = add i9, i9 %zext_ln340

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="331" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split11:58 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln340, i32

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="332" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split11:59 %sub_ln1311 = sub i8, i8 %p_Repl2_1

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="333" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
.split11:60 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="334" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split11:61 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln340

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="335" st_id="40" stage="2" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="336" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split11:54 %mantissa_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1, i23 %p_Repl2_s, i1

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="79" op_0_bw="25">
<![CDATA[
.split11:55 %zext_ln15 = zext i25 %mantissa_V

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="9">
<![CDATA[
.split11:62 %sh_prom_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="339" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="79" op_0_bw="32">
<![CDATA[
.split11:63 %sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split11:64 %r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="341" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.split11:65 %r_V_1 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="342" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
.split11:66 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="343" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1">
<![CDATA[
.split11:67 %zext_ln662 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="344" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:68 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11:69 %val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="346" st_id="41" stage="1" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln96, i20 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="347" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="20">
<![CDATA[
:4 %sext_ln96_2 = sext i20 %t_int

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln107 = br i1 %and_ln107, void %.thread79, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="349" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:70 %result_V_1 = sub i32, i32 %val_V

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11:71 %p_Val2_3 = select i1 %p_Result_s, i32 %result_V_1, i32 %val_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:72 %tmp_9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_Val2_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln107" val="0"/>
</and_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.thread79:0 %t_int_07883 = phi i32, void %.split11, i32 %sext_ln96_2, void

]]></Node>
<StgValue><ssdm name="t_int_07883"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln107" val="0"/>
</and_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread79:1 %icmp_ln111 = icmp_sgt  i32 %t_int_07883, i32

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln107" val="0"/>
</and_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread79:2 %icmp_ln111_1 = icmp_slt  i32 %t_int_07883, i32

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32">
<![CDATA[
bb68:0 %trunc_ln122 = trunc i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="356" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split11:3 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="357" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:4 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="358" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split11:73 %icmp_ln89 = icmp_sgt  i24 %tmp_9, i24

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="359" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln107" val="0"/>
</and_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread79:3 %and_ln111 = and i1 %icmp_ln111, i1 %icmp_ln111_1

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln107" val="0"/>
</and_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.thread79:4 %select_ln111 = select i1 %and_ln111, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln107" val="0"/>
</and_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.thread79:5 %br_ln111 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb68:1 %select_ln122 = select i1 %icmp_ln89, i8, i8 %trunc_ln122

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="363" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge:0 %grad_sobel = phi i8 %select_ln111, void %.thread79, i8, void, i8, void

]]></Node>
<StgValue><ssdm name="grad_sobel"/></StgValue>
</operation>

<operation id="364" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb68:2 %add_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln55, i8 %trunc_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="16">
<![CDATA[
bb68:3 %zext_ln122 = zext i16 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68:4 %out_addr_1 = getelementptr i16 %out_r, i64, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb68:5 %tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %grad_sobel, i8 %select_ln122

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
bb68:6 %store_ln123 = store void @_ssdm_op_Write.bram.i16, i16 %out_addr_1, i16 %tmp, i2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
bb68:7 %br_ln124 = br void

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="370" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:0 %add_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln55, i8 %trunc_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="371" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="16">
<![CDATA[
bb:1 %zext_ln126 = zext i16 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="372" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:2 %out_addr = getelementptr i16 %out_r, i64, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:3 %shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %grad_sobel, i8

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="374" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
bb:4 %store_ln127 = store void @_ssdm_op_Write.bram.i16, i16 %out_addr, i16 %shl_ln4, i2

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="375" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
bb:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="376" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
