
---------- Begin Simulation Statistics ----------
simSeconds                                   0.176124                       # Number of seconds simulated (Second)
simTicks                                 176123983644                       # Number of ticks simulated (Tick)
finalTick                                176123983644                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1503.48                       # Real time elapsed on the host (Second)
hostTickRate                                117144048                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2256796                       # Number of bytes of host memory used (Byte)
simInsts                                    261123521                       # Number of instructions simulated (Count)
simOps                                      312340897                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   173679                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     207745                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        370008370                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.415730                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.706349                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       323332748                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   176509                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      321943401                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  36198                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11168359                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7087335                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 367                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           364263371                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.883820                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.801849                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 127986850     35.14%     35.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 161728472     44.40%     79.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  64913401     17.82%     97.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8275135      2.27%     99.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1241785      0.34%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    111317      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      5890      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       511      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                        10      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             364263371                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     776      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  62504      0.50%      0.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   13833      0.11%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 546948      4.37%      4.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc              191903      1.53%      6.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 200685      1.60%      8.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                 197311      1.58%      9.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      9.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                337767      2.70%     12.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 88875      0.71%     13.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc              41878      0.33%     13.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     13.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift               306988      2.45%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     15.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 223472      1.79%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              10303645     82.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4650956      1.44%      1.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     174836933     54.31%     55.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1810890      0.56%     56.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         91429      0.03%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          604      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          627      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          606      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         6518      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     15903053      4.94%     61.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc      3383823      1.05%     62.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5235704      1.63%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp      1596546      0.50%     64.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     64.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4519470      1.40%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       408678      0.13%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc      2870810      0.89%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift      4079573      1.27%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     65471712     20.34%     88.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     37075464     11.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      321943401                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.870098                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            12516585                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.038878                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                907437598                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               278709109                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       262738197                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                113265358                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                55978753                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        54858524                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   276283248                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    53525782                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2747204                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          287216                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         5744999                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       65207886                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      37302120                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       476471                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       752489                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                37772370                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          27682937                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1792028                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             17589831                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               875175                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                17336717                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.985610                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 2658667                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                483                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         1055566                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             814628                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           240938                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       181982                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         9473177                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          176142                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1754710                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    362117646                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.863180                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.176490                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       193053215     53.31%     53.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        87032459     24.03%     77.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        44797090     12.37%     89.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        12993603      3.59%     93.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        24241279      6.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    362117646                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      172889                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2271524                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      4622821      1.48%      1.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    169455935     54.21%     55.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1797855      0.58%     56.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        91421      0.03%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          604      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          605      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          606      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         6515      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     15769927      5.05%     61.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5207853      1.67%     64.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp      1592829      0.51%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4483103      1.43%     66.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       408442      0.13%     66.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift      4072746      1.30%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     68.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     62331772     19.94%     88.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     36477766     11.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    312572564                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      24241279                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            261355188                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              312572564                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      261123521                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        312340897                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.415730                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.706349                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           98809538                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         252033043                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         62331772                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        36477766                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          54636315                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      4622821      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    169455935     54.21%     55.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1797855      0.58%     56.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        91421      0.03%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          604      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            4      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          605      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          606      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         6515      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd     15769927      5.05%     61.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc      3381077      1.08%     62.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5207853      1.67%     64.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp      1592829      0.51%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      4483103      1.43%     66.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult       408442      0.13%     66.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc      2870682      0.92%     67.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift      4072746      1.30%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     62331772     19.94%     88.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     36477766     11.67%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    312572564                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     31807251                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     28664119                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3143132                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     23550902                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      8256349                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2271524                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2271520                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       96642625                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          96642625                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      96691143                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         96691143                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3634916                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3634916                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3676122                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3676122                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  69463807410                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  69463807410                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  69463807410                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  69463807410                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    100277541                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     100277541                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    100367265                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    100367265                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.036249                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.036249                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.036627                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.036627                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19110.154790                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 19110.154790                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18895.947254                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18895.947254                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       505146                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         5943                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        59423                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           52                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.500850                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   114.288462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1620442                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1620442                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1985797                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1985797                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1985797                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1985797                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1649119                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1649119                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1690325                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       775819                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2466144                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  35993842727                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  35993842727                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  36302194575                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  18137184369                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  54439378944                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.016446                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016446                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.016841                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.024571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 21826.103954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 21826.103954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 21476.458418                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 23378.113154                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 22074.695940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2187281                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       775819                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       775819                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  18137184369                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  18137184369                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 23378.113154                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 23378.113154                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       172774                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       172774                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          307                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          307                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      7982520                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      7982520                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       173081                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       173081                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001774                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001774                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 26001.693811                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 26001.693811                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          302                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          302                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       434588                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       434588                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000029                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000029                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 86917.600000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 86917.600000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     62291390                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        62291390                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1537221                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1537221                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  25816441672                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  25816441672                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     63828611                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     63828611                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.024084                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.024084                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 16794.229113                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 16794.229113                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       617905                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       617905                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       919316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       919316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  15991288068                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  15991288068                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014403                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014403                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 17394.767488                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 17394.767488                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        48518                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         48518                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        41206                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        41206                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        89724                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        89724                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.459253                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.459253                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        41206                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        41206                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    308351848                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    308351848                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.459253                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.459253                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data  7483.178372                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total  7483.178372                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       172584                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       172584                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data          304                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total          304                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data      2749376                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total      2749376                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       172888                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       172888                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.001758                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.001758                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data          304                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total          304                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data      2170560                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total      2170560                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.001758                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.001758                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        48537                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        48537                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       238669                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       238669                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   9913730960                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   9913730960                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       287206                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       287206                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.831003                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.831003                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 41537.572789                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 41537.572789                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data       109273                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total       109273                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       129396                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       129396                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   7266991522                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   7266991522                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.450534                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.450534                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 56160.866812                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 56160.866812                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     34302698                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       34302698                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1859026                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1859026                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  33733634778                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  33733634778                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     36161724                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     36161724                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.051409                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.051409                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18145.864973                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18145.864973                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1258619                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1258619                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       600407                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       600407                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  12735563137                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  12735563137                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016603                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016603                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21211.550060                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21211.550060                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1649119                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         2288774                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused          163848                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          962376                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss       423144                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.420477                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.368515                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       617835                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       895120                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           1512955                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      3394805                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       793074                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand       145660                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        679663                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage       265115                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.772164                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             99786052                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2188305                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              45.599700                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              283220                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   657.905840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   365.866324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.642486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.357291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          258                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          766                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          682                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.748047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          405041241                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         405041241                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 15615250                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              14502689                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 329829312                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2547158                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1768962                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             15821473                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 38746                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              328885182                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               3491496                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           319196197                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                235281                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         32513574                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        64683208                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       36936853                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.862673                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       61861587                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      60950896                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     329162520                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    193083932                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         101620061                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    104821742                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2812182                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads     180824904                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           20810012                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     259766745                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3612566                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            30                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  91095027                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                458716                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          364263371                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.984862                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.939720                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                119916827     32.92%     32.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                161567674     44.35%     77.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 63249361     17.36%     94.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  7435328      2.04%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 12094181      3.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            364263371                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             302765402                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.818266                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           37772370                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.102085                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    102690248                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       90732080                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          90732080                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      90732080                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         90732080                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       362947                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          362947                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       362947                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         362947                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   9349109335                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   9349109335                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   9349109335                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   9349109335                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     91095027                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      91095027                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     91095027                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     91095027                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003984                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003984                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003984                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003984                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 25758.883074                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 25758.883074                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 25758.883074                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 25758.883074                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1756                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           22                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      79.818182                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst        17996                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         17996                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        17996                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        17996                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       344951                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       344951                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       344951                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       344951                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   8715121603                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   8715121603                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   8715121603                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   8715121603                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003787                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003787                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003787                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003787                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 25264.810373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 25264.810373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 25264.810373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 25264.810373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 343926                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     90732080                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        90732080                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       362947                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        362947                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   9349109335                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   9349109335                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     91095027                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     91095027                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003984                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003984                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 25758.883074                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 25758.883074                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        17996                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        17996                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       344951                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       344951                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   8715121603                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   8715121603                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003787                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003787                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 25264.810373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 25264.810373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses       344951                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1022.696038                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             91077030                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             344950                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             264.029656                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1022.696038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          501                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          302                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          364725058                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         364725058                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1768962                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7214317                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   290934                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              323744538                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 65207886                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                37302120                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                176508                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     49445                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      855                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          10259                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         805095                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       965598                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1770693                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                317652611                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               317596721                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 157315411                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 231558411                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.858350                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.679377                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp          2079459                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty      3153392                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict        1778944                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq          239233                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq         295584                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq          304                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp        295888                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq          378944                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp         378944                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq       344951                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq      1734509                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq       228395                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp       228395                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1033827                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      7462753                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total              8496580                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     22076800                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    238969280                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total             261046080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                       2640362                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                98108800                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples         5624163                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.175656                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.380569                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0               4636336     82.44%     82.44% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                987737     17.56%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                    90      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             2                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total           5624163                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy       4243126975                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy       493237450                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy      3267577192                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests      5524170                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests      2989801                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests          254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops        987572                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops       987482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops           90                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst          4863                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data        548206                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher       232953                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total           786022                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst         4863                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data       548206                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher       232953                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total          786022                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst       340088                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data       790000                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher       542294                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total        1672382                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst       340088                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data       790000                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher       542294                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total       1672382                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst   8191847662                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data  18352060988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher  14524837304                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total  41068745954                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst   8191847662                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data  18352060988                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher  14524837304                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total  41068745954                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst       344951                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data      1338206                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher       775247                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      2458404                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst       344951                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data      1338206                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher       775247                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      2458404                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.985902                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.590343                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.699511                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.680271                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.985902                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.590343                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.699511                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.680271                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 24087.435199                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 23230.456947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 26784.064187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 24557.036583                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 24087.435199                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 23230.456947                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 26784.064187                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 24557.036583                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks      1480712                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total          1480712                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data        19989                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher        74011                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total        94000                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data        19989                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher        74011                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total        94000                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst       340088                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data       770011                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher       468283                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total      1578382                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst       340088                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data       770011                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher       468283                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher       239134                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total      1817516                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst   6734904048                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data  14841792724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher  10218033069                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total  31794729841                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst   6734904048                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data  14841792724                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher  10218033069                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher   5681335652                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total  37476065493                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.985902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.575405                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.604044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.642035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.985902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.575405                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.604044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.739307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 19803.415728                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 19274.780132                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 21820.209294                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 20143.875083                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 19803.415728                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 19274.780132                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 21820.209294                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 23757.958517                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 20619.386841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements               2348106                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks       513814                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total       513814                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher       239134                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total       239134                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher   5681335652                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total   5681335652                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 23757.958517                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 23757.958517                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data       154861                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher          105                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total       154966                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        72962                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher          467                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        73429                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data    485034478                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher        62356                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total    485096834                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data       227823                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher          572                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total       228395                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.320257                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.816434                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.321500                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data  6647.768400                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher   133.524625                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total  6606.338558                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data         2969                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher           12                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total         2981                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        69993                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher          455                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        70448                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   3184879485                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher     10520545                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   3195400030                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.307225                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.795455                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.308448                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 45502.828640                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 23122.076923                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 45358.278872                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst         4863                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total         4863                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst       340088                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total       340088                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst   8191847662                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total   8191847662                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst       344951                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total       344951                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.985902                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.985902                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 24087.435199                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 24087.435199                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst       340088                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total       340088                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst   6734904048                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total   6734904048                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.985902                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.985902                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 19803.415728                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 19803.415728                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        72323                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::cpu.dcache.prefetcher          206                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        72529                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data       305565                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.dcache.prefetcher          850                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total       306415                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   6969199297                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.dcache.prefetcher     13886824                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   6983086121                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data       377888                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher         1056                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total       378944                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.808613                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.dcache.prefetcher     0.804924                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.808602                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 22807.583647                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher 16337.440000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 22789.635367                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data        19516                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::cpu.dcache.prefetcher          446                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total        19962                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data       286049                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher          404                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total       286453                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data   5538944810                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher      7699363                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total   5546644173                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.756968                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher     0.382576                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.755924                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 19363.622351                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher 19057.829208                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 19363.191075                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data       475883                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       232747                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total       708630                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data       484435                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       541444                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total      1025879                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data  11382861691                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher  14510950480                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total  25893812171                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data       960318                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       774191                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total      1734509                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.504453                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.699367                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.591452                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 23497.190936                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 26800.464092                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 25240.610414                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data          473                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        73565                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total        74038                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data       483962                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher       467879                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total       951841                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   9302847914                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  10210333706                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total  19513181620                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.503960                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.604346                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.548767                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 19222.269339                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 21822.594530                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 20500.463439                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data          304                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total          304                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data          304                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total          304                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data       294944                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total       294944                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data          640                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          640                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data       295584                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total       295584                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.002165                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.002165                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data          640                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          640                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data     12185663                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total     12185663                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.002165                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.002165                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 19040.098438                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 19040.098438                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks      1620442                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total      1620442                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks      1620442                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total      1620442                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses      1578382                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued         473784                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused          21700                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful         117074                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.247104                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.069052                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache        50381                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR       184269                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate           234650                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified       531436                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit        31990                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand        12187                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            5                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage       163788                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         2019.573636                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             5067500                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs           2508090                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.020462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   558.895779                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   248.139699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   705.121554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   330.149590                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   177.267015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.272898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.121162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.344298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.161206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.086556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.986120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          541                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1505                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          211                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          312                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          152                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1032                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          321                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.264160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.734863                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses          46617210                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses         46617210                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      573460                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2876114                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2567                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               10259                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 824354                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               117959                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  35382                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           62242354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.798084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.891623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               60661223     97.46%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               421476      0.68%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               508371      0.82%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                36221      0.06%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                38351      0.06%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                72976      0.12%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               489170      0.79%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 7604      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2345      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  488      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                102      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                193      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                268      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                461      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                495      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                337      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                345      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                324      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                164      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                178      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                240      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                128      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                104      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                105      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 99      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 66      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              430      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             62242354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1768962                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 22110084                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 8392651                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        5499592                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 325448156                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1043926                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              325451213                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               1702718                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 107034                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  39145                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           343031605                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   627772288                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                335437481                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                119202692                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             329292558                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13739047                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  282744                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              176602                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1728721                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        659865324                       # The number of ROB reads (Count)
system.cpu.rob.writes                       646237373                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                261123521                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  312340897                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  3252                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst            336640                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            767987                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher       457988                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher       217583                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total              1780198                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst           336640                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           767987                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher       457988                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher       217583                       # number of overall hits (Count)
system.l3cache.overallHits::total             1780198                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            3448                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            2026                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher        10297                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher        18179                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              33950                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           3448                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           2026                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher        10297                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher        18179                       # number of overall misses (Count)
system.l3cache.overallMisses::total             33950                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    308485513                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    205509161                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher   1338900493                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher   2492360268                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    4345255435                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    308485513                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    205509161                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher   1338900493                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher   2492360268                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   4345255435                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst        340088                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        770013                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher       468285                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher       235762                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1814148                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst       340088                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       770013                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher       468285                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher       235762                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1814148                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.010139                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.002631                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.021989                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.077107                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.018714                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.010139                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.002631                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.021989                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.077107                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.018714                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 89467.956206                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 101435.913623                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 130028.211421                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 137101.065405                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 127989.850810                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 89467.956206                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 101435.913623                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 130028.211421                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 137101.065405                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 127989.850810                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks           52238                       # number of writebacks (Count)
system.l3cache.writebacks::total                52238                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         3448                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         2026                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher        10297                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher        18179                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          33950                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         3448                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         2026                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher        10297                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher        18179                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         33950                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    259262353                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    176577881                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher   1191815633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher   2231510623                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total   3859166490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    259262353                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    176577881                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher   1191815633                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher   2231510623                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total   3859166490                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.010139                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.002631                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.021989                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.077107                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.018714                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.010139                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.002631                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.021989                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.077107                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.018714                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 75192.097738                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 87155.913623                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 115743.967466                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 122752.110842                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 113672.061561                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 75192.097738                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 87155.913623                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 115743.967466                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 122752.110842                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 113672.061561                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                     53023                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          592                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          592                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data        18222                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::cpu.dcache.prefetcher          393                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total        18615                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        51780                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher           62                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        51842                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        70002                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher          455                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        70457                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.739693                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.136264                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.735796                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        51780                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher           62                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        51842                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data   1039529014                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher      1316834                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total   1040845848                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.739693                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.136264                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.735796                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 20075.878988                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 21239.258065                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 20077.270321                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data        285013                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::cpu.dcache.prefetcher          404                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total           285417                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         1038                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           1038                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    104638429                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    104638429                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       286051                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::cpu.dcache.prefetcher          404                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       286455                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.003629                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.003624                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 100807.735067                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 100807.735067                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         1038                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         1038                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data     89815789                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total     89815789                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.003629                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.003624                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 86527.735067                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 86527.735067                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst       336640                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data       482974                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher       457584                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher       217583                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total      1494781                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         3448                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data          988                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher        10297                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher        18179                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total        32912                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    308485513                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    100870732                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   1338900493                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher   2492360268                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total   4240617006                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst       340088                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       483962                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       467881                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher       235762                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1527693                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.010139                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.002041                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.022008                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.077107                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.021544                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 89467.956206                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 102095.882591                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 130028.211421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 137101.065405                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 128847.138004                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         3448                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data          988                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        10297                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher        18179                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total        32912                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    259262353                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     86762092                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   1191815633                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher   2231510623                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total   3769350701                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.010139                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.002041                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.022008                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.077107                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.021544                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 75192.097738                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 87815.882591                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 115743.967466                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 122752.110842                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 114528.156934                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data          640                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total             640                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data          640                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total          640                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks      1480712                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total      1480712                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks      1480712                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total      1480712                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            32712.535992                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 3868056                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                104402                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                 37.049635                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks 18972.265375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst  2398.852436                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  1188.765845                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  5510.185807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher  4642.466529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.578988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.073207                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.036278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.168158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.141677                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.998307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022        14455                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024        18309                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0               9                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1               7                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2              43                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3             459                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4           13937                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             114                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             351                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              56                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             156                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           17632                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.441132                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.558746                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              62832258                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             62832258                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     52238.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3447.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples     10297.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples     18179.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004516981188                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1529                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1529                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               111246                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               51270                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        33949                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       52238                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      33949                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     52238                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        4.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                        697                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  33949                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 52238                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6296                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3882                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2951                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2433                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     2036                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1674                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     1455                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     1238                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     1081                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1035                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    1021                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    1000                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     946                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     919                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     905                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     868                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1110                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     690                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     931                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     667                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     402                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     393                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     936                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1086                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1416                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1673                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1775                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1921                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1951                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2044                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2995                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2171                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     935                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     902                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     857                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     818                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     759                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     735                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     761                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     776                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     781                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     717                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     722                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     713                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     632                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     577                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     593                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     600                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     529                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                     557                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                     503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                     485                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                     572                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                     387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                     545                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                     948                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1529                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       22.202093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     306.038814                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511           1528     99.93%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1529                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1529                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       34.151079                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      26.162992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      36.092813                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-23            952     62.26%     62.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24-31            224     14.65%     76.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32-39             84      5.49%     82.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40-47             54      3.53%     85.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48-55             30      1.96%     87.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::56-63             10      0.65%     88.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::64-71             21      1.37%     89.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::72-79             15      0.98%     90.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::80-87              9      0.59%     91.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::88-95             13      0.85%     92.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::96-103            11      0.72%     93.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::104-111           15      0.98%     94.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::112-119           10      0.65%     94.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::120-127           14      0.92%     95.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::128-135           12      0.78%     96.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::136-143           13      0.85%     97.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::144-151            5      0.33%     97.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::152-159            6      0.39%     97.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::160-167            3      0.20%     98.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::168-175            2      0.13%     98.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::176-183            4      0.26%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::184-191            6      0.39%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::192-199            6      0.39%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::200-207            2      0.13%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::208-215            3      0.20%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::216-223            2      0.13%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::224-231            1      0.07%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::264-271            1      0.07%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::352-359            1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1529                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2172736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3343232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               12336400.50063686                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               18982264.25969155                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   176123949372                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2043509.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       220608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       129664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       659008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher      1163456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3341888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1252572.167831018800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 736208.648687451147                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 3741727.766798955854                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 6605891.917319434695                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 18974633.271723907441                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3447                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher        10297                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher        18179                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        52238                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    123564868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     96563300                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher    774808076                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher   1505864848                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3931243017982                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     35847.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     47662.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     75246.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     82835.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  75256384.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       220608                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       129664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       659008                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher      1163456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2172736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       220608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       220608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3343232                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3343232                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3447                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher        10297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher        18179                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            33949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        52238                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           52238                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1252572                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data          736209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher      3741728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher      6605892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           12336401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1252572                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1252572                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     18982264                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          18982264                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     18982264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1252572                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data         736209                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher      3741728                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher      6605892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          31318665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 33949                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                52217                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1975                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2251                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2009                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2094                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2061                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3439                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         3308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1864257342                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              169745000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2500801092                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 54913.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            73663.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                29569                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               44168                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        12416                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   444.051546                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   281.100074                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   367.875273                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2809     22.62%     22.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2404     19.36%     41.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1406     11.32%     53.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1079      8.69%     62.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          738      5.94%     67.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          498      4.01%     71.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          635      5.11%     77.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          330      2.66%     79.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2517     20.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        12416                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                2172736                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             3341888                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                12.336401                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                18.974633                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                85.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         44532180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         23650440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       117360180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      133031700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 13902542160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4115217030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  64166163840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    82502497530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    468.434201                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 166772329666                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   5880940000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3470713978                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         44210880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         23468280                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       125035680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      139541040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 13902542160.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   4135228590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  64149312000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    82519338630                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    468.529822                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 166727272342                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   5880940000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3515771302                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               32911                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         52238                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               784                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1038                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1038                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          32911                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          51842                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port       172762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  172762                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      5515968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5515968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              85791                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    85791    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                85791                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 176123983644                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           166027844                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           88274496                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         139510                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        53719                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
