==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name streamhls streamhls 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.555 MB.
INFO: [HLS 200-10] Analyzing design file './src/streamhls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.4 seconds. CPU system time: 1.71 seconds. Elapsed time: 29.58 seconds; current allocated memory: 255.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 764 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 557 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 549 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 549 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 613 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/Alveo_FPGA_Design_Workshop/hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::vector<float, 16ul>::vector(float const&)' into 'float16::float16()' (./src/streamhls.cpp:12:35)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'hbm_data' for cosimulation. (./src/streamhls.cpp:54:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output_data' for cosimulation. (./src/streamhls.cpp:54:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (./src/streamhls.cpp:47:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_2' is marked as complete unroll implied by the pipeline pragma (./src/streamhls.cpp:34:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_2' is marked as complete unroll implied by the pipeline pragma (./src/streamhls.cpp:19:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (./src/streamhls.cpp:47:26) in function 'write_to_output' completely with a factor of 16 (./src/streamhls.cpp:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (./src/streamhls.cpp:34:26) in function 'process_kernel' completely with a factor of 16 (./src/streamhls.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_2' (./src/streamhls.cpp:19:26) in function 'fetch_from_hbm' completely with a factor of 16 (./src/streamhls.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/opt/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_vector.h:127:23) in function 'float16::float16' completely with a factor of 16 (./src/streamhls.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/opt/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'float16::float16()' (./src/streamhls.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'fetch_from_hbm(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'float16::float16()' into 'fetch_from_hbm(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'process_kernel(hls::stream<float16, 0>&, hls::stream<float16, 0>&, int)' (./src/streamhls.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'float16::float16()' into 'process_kernel(hls::stream<float16, 0>&, hls::stream<float16, 0>&, int)' (./src/streamhls.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'write_to_output(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'float16::float16()' into 'write_to_output(hls::stream<float16, 0>&, float*, int)' (./src/streamhls.cpp:43:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_stream' with compact=bit mode in 512-bits (./src/streamhls.cpp:59:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_stream' with compact=bit mode in 512-bits (./src/streamhls.cpp:58:23)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 in loop 'VITIS_LOOP_16_1'(./src/streamhls.cpp:16:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/streamhls.cpp:16:22)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 in loop 'VITIS_LOOP_44_1'(./src/streamhls.cpp:44:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/streamhls.cpp:44:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.69 seconds. Elapsed time: 9.57 seconds; current allocated memory: 256.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 257.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 259.496 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'streamhls' (./src/streamhls.cpp:54), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'fetch_from_hbm'
	 'process_kernel'
	 'write_to_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 283.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 322.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'streamhls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.39 seconds; current allocated memory: 322.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_from_hbm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 323.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 324.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_output_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 324.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_to_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 325.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 325.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamhls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_to_output_U0 (from entry_proc_U0 to write_to_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 325.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_from_hbm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch_from_hbm' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_from_hbm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 326.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_kernel' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 328.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_output_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_to_output_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_to_output_Pipeline_VITIS_LOOP_44_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_output_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 330.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_to_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_to_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 332.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamhls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamhls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamhls/hbm_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'streamhls/output_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'streamhls' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'hbm_data', 'output_data' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process fetch_from_hbm is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamhls'.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_c_U(streamhls_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(streamhls_fifo_w512_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(streamhls_fifo_w512_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_to_output_U0_U(streamhls_start_for_write_to_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_process_kernel_U0_U(streamhls_start_for_process_kernel_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 333.992 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.53 seconds; current allocated memory: 337.945 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 344.027 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for streamhls.
INFO: [VLOG 209-307] Generating Verilog RTL for streamhls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.34 seconds. CPU system time: 2.74 seconds. Elapsed time: 46.89 seconds; current allocated memory: 96.766 MB.
