{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[1.4019518994734822e-05], 0, 3.331420421600342, 1579871061.0577085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[2.343727232e-05], 0, 2.639265775680542, 1579871063.6584861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1.5992283398802484e-05], 0, 2.2834341526031494, 1579871065.9365437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[4.508428430979133e-05], 0, 2.237856388092041, 1579871067.992169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.1386372499944873e-05], 0, 1.8725333213806152, 1579871069.8882198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[1.0948924321877982e-05], 0, 1.9895758628845215, 1579871071.9045646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[1.1269068004735256e-05], 0, 1.8860440254211426, 1579871073.8242128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[1.6551398135588328e-05], 0, 2.102656841278076, 1579871075.9160538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[5.706311248450376e-05], 0, 3.7460179328918457, 1579871078.6795502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[7.962606069951525e-06], 0, 1.781761646270752, 1579871080.4960015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[4.657762293224564e-05], 0, 1.9278316497802734, 1579871082.3535063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[1.2809686807842791e-05], 0, 2.0994043350219727, 1579871084.4591708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[9.924762428941048e-06], 0, 1.9252805709838867, 1579871086.423282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[2.6598769247931577e-05], 0, 3.0387115478515625, 1579871088.9755125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[1.891722118645144e-05], 0, 2.663234233856201, 1579871091.6183786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[2.320425324915921e-05], 0, 2.9494621753692627, 1579871094.4610891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[1.3286406223544218e-05], 0, 2.088806629180908, 1579871096.570769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[1.024609059926698e-05], 0, 1.9544343948364258, 1579871098.5435925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[3.432902533726718e-05], 0, 2.8816494941711426, 1579871101.245965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[1.9447923175815183e-05], 0, 2.6896862983703613, 1579871103.8958478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[3.384997724689838e-05], 0, 2.7491278648376465, 1579871106.4304929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[1.3638986005573949e-05], 0, 2.075300931930542, 1579871108.5076032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[2.9010474646502483e-05], 0, 2.295734405517578, 1579871110.7225142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", true]]}], "r": [[4.4566570984250854e-05], 0, 3.1844801902770996, 1579871113.5059726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[1.5811462798158366e-05], 0, 2.1678762435913086, 1579871115.6590674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1.1134343814616755e-05], 0, 1.9550526142120361, 1579871117.6571834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[2.9786968344525664e-05], 0, 2.792943000793457, 1579871120.3210433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[1.395918587669073e-05], 0, 2.113703966140747, 1579871122.4464257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", false]]}], "r": [[1.4409593469116888e-05], 0, 2.643427848815918, 1579871125.0605023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[1.4113882622002115e-05], 0, 2.2583494186401367, 1579871127.343646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[4.084808722849233e-05], 0, 3.1641666889190674, 1579871130.0601099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["unroll_kw", "ot", false]]}], "r": [[3.4250758820268325e-05], 0, 2.884887456893921, 1579871132.7920625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[1.1394722357505034e-05], 0, 1.95619797706604, 1579871134.7714243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[1.8082628765995108e-05], 0, 2.7190933227539062, 1579871137.4367032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[1.98673585387299e-05], 0, 2.5065598487854004, 1579871139.9358392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[1.828326058002429e-05], 0, 2.5474791526794434, 1579871142.455462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00024023698153477217], 0, 2.2818377017974854, 1579871145.8130386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.458356788267794e-05], 0, 2.773634672164917, 1579871148.6160269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0002279692704384724], 0, 2.7973616123199463, 1579871151.452729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00020191678474275576], 0, 1.3087501525878906, 1579871152.7053683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013130266751373062], 0, 2.7894749641418457, 1579871155.523578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00013699512203565865], 0, 3.0993001461029053, 1579871158.3138287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012425240863376142], 0, 2.934598684310913, 1579871161.1423619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.879780378923602e-05], 0, 2.842949151992798, 1579871163.930595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00014104397397704372], 0, 3.1730844974517822, 1579871166.7643368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.841689840224869e-05], 0, 2.7757246494293213, 1579871169.54752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00023877402776540461], 0, 3.3836517333984375, 1579871172.384963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022934138474795345], 0, 2.8978660106658936, 1579871175.1972542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001088209819997283], 0, 2.815307140350342, 1579871178.0163913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010876637669818497], 0, 1.320094108581543, 1579871179.245382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011955786069058095], 0, 2.8632166385650635, 1579871182.0665035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.155830074006156e-05], 0, 2.665308713912964, 1579871184.635696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.000310287966243419], 0, 1.451035737991333, 1579871185.8728507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.1307530986706606e-05], 0, 2.904285192489624, 1579871188.6027796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0003107786637065637], 0, 3.054445505142212, 1579871191.444523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011550720568549838], 0, 2.837031126022339, 1579871194.269003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00014764305857185012], 0, 1.317842721939087, 1579871195.4981682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00016670112131249353], 0, 2.8200294971466064, 1579871198.3344345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00018497559235888022], 0, 2.893887758255005, 1579871201.1731362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00023415301818710898], 0, 3.2945165634155273, 1579871204.0145664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019136176729079096], 0, 1.4038891792297363, 1579871205.2517643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023908597602025617], 0, 3.1062169075012207, 1579871208.083569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011634390892597968], 0, 2.8059144020080566, 1579871210.9066377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00019151923280171388], 0, 2.8466055393218994, 1579871213.741336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000147655835553514], 0, 2.929314136505127, 1579871216.568286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[3.876571964162646e-05], 0, 2.46983003616333, 1579871218.8711214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00021324539660882234], 0, 3.909839630126953, 1579871221.7101214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010831277751471284], 0, 2.8942062854766846, 1579871224.5313163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012096475799637899], 0, 1.7673709392547607, 1579871225.7673562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.000190795917409388], 0, 2.9956209659576416, 1579871228.6001015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00012502432928254264], 0, 2.9822237491607666, 1579871231.4244576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023242606793002916], 0, 2.918391704559326, 1579871234.2337477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.21452999114990234, 1579871144.684863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00023152719104247105], 0, 2.759777307510376, 1579871236.923761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001146439566492596], 0, 3.112222671508789, 1579871239.7458885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022193378537931034], 0, 2.7916815280914307, 1579871242.5800998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00020544443003144653], 0, 2.942901849746704, 1579871245.3565278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002382501295264624], 0, 2.901975393295288, 1579871248.082283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013979369880776259], 0, 2.812436819076538, 1579871250.9110408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.0001328061615506748], 0, 1.7495067119598389, 1579871252.1481185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.109717665061434e-05], 0, 2.7538812160491943, 1579871254.9307837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00012162139388056225], 0, 2.7700576782226562, 1579871257.6943276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010940276388476388], 0, 2.607161521911621, 1579871260.3107648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00023397097855072462], 0, 3.13199520111084, 1579871263.1589835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00018818892776523703], 0, 1.2199273109436035, 1579871265.830819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.780495179752181e-05], 0, 2.5338504314422607, 1579871268.2771788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019677772749451084], 0, 2.798556327819824, 1579871271.1188722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.490261615622666e-05], 0, 2.762146234512329, 1579871273.922759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010225614445004411], 0, 2.8581745624542236, 1579871276.7755537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[8.040810111850061e-05], 0, 2.8578295707702637, 1579871279.587052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.2573345936526373e-05], 0, 3.0646557807922363, 1579871282.429701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[5.524209663726571e-05], 0, 1.3030600547790527, 1579871283.6609452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012475110001247038], 0, 1.3342938423156738, 1579871284.8878036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.071878158730159e-05], 0, 1.2233545780181885, 1579871286.1173985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013461505564853557], 0, 2.814648389816284, 1579871288.9471972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.514397614180078e-05], 0, 2.8962483406066895, 1579871291.7950776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.814842563787274e-05], 0, 2.811164379119873, 1579871294.6076427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023362302391650964], 0, 3.039726734161377, 1579871297.4496331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011110160919795602], 0, 1.2195298671722412, 1579871298.6808457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00014508218458619444], 0, 3.3748292922973633, 1579871301.507357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.000109533275637105], 0, 2.849684953689575, 1579871304.342412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002339012554458321], 0, 3.039844274520874, 1579871307.18419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00010655128920394037], 0, 2.8935117721557617, 1579871310.002439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00020122938580709646], 0, 2.885404109954834, 1579871312.8393078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.094421677472837e-05], 0, 2.5406603813171387, 1579871315.3131404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00017698166625971143], 0, 2.8462109565734863, 1579871318.120911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022228614073053067], 0, 2.794487476348877, 1579871320.957907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002326928531065302], 0, 2.930070400238037, 1579871323.8016424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00021697620537844284], 0, 1.3133437633514404, 1579871325.0342667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001901238066343997], 0, 2.9324123859405518, 1579871327.871162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.054983775299158e-05], 0, 2.845679521560669, 1579871330.7523425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.284079355908777e-05], 0, 2.99460768699646, 1579871333.4916024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00014000496076555023], 0, 2.845959186553955, 1579871336.3237183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011376552162162162], 0, 3.151158094406128, 1579871339.1398187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.0002004259175832024], 0, 2.771533250808716, 1579871341.7697437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019957545940250403], 0, 2.8856053352355957, 1579871344.6059551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002364212209319418], 0, 3.103593349456787, 1579871347.445348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001303932528108196], 0, 3.2947652339935303, 1579871350.2709272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001995219164610069], 0, 2.892845630645752, 1579871353.1180315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.01949043279577e-05], 0, 2.7739357948303223, 1579871355.7959735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00023835865174436555], 0, 2.9687938690185547, 1579871358.526695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002177393472975906], 0, 1.499044418334961, 1579871359.761014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00023751020284697508], 0, 2.2234737873077393, 1579871360.9958923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.495505062156104e-05], 0, 2.7714786529541016, 1579871363.802399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012121719355330336], 0, 3.3672940731048584, 1579871366.6106288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.000111376709375], 0, 2.812009572982788, 1579871369.435016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3475271106458366e-05], 0, 2.551889657974243, 1579871372.0226142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011661725822655795], 0, 2.8061749935150146, 1579871374.8443685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001824705192198662], 0, 2.840963840484619, 1579871377.6768668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.000121843993879864], 0, 2.917273998260498, 1579871380.514404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.973727598299529e-05], 0, 2.4147775173187256, 1579871382.9742131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.000200376516125031], 0, 2.9062774181365967, 1579871385.8195672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023299272992043237], 0, 2.842331647872925, 1579871391.7920468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001407433962610291], 0, 2.8001277446746826, 1579871394.6323373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00018779136409679235], 0, 1.243889331817627, 1579871395.862879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010513551151273476], 0, 3.031019926071167, 1579871398.7157218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[4.744178184107191e-05], 0, 2.789125442504883, 1579871401.5043542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.274975337229452e-05], 0, 2.345407724380493, 1579871403.8994358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.044006133871459e-05], 0, 2.7957918643951416, 1579871406.7018986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0003104028146294514], 0, 3.0579030513763428, 1579871409.5493705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[3.214887193535422e-05], 0, 2.7063651084899902, 1579871412.232116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.730033564519074e-05], 0, 2.8004064559936523, 1579871415.0478663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002334420977945444], 0, 2.8410959243774414, 1579871417.8809228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019692087139011258], 0, 2.7929420471191406, 1579871420.7133155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011741865534194307], 0, 2.7934508323669434, 1579871423.5290515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00019278643281977787], 0, 3.116328477859497, 1579871426.3721304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00018770800594752188], 0, 2.8520050048828125, 1579871429.205338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019851066995657323], 0, 2.8274667263031006, 1579871431.8876073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1792007661486362e-05], 0, 2.321129560470581, 1579871434.220519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[9.189983518094366e-05], 0, 1.2234489917755127, 1579871435.4502876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00015967248810826949], 0, 3.040118932723999, 1579871438.280902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.000136656847142108], 0, 5.719521999359131, 1579871441.0453434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.27802348136901855, 1579871389.1522536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.7776412024255574e-05], 0, 2.7489213943481445, 1579871443.7727053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018715976633663367], 0, 2.8479952812194824, 1579871446.600453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[1000000000.0], 2, 0.2632906436920166, 1579871389.152426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00013689026417668628], 0, 3.446040630340576, 1579871449.4515636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.208617537372149e-05], 0, 2.8258681297302246, 1579871452.2346182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001668140171913836], 0, 2.8403706550598145, 1579871455.0696394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001604364799486686], 0, 1.6174724102020264, 1579871456.3013349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00014606938238776067], 0, 3.1222333908081055, 1579871459.1240559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010790904103976357], 0, 2.8188958168029785, 1579871461.9512265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00023152537501805053], 0, 2.978606939315796, 1579871464.780799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[3.592877720219454e-05], 0, 2.840954303741455, 1579871467.4815779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.318982480703259e-05], 0, 2.6972568035125732, 1579871470.2102778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011626741996945677], 0, 2.880148410797119, 1579871473.02715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.704962619855436e-05], 0, 2.6657192707061768, 1579871475.6952043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.582947912229433e-05], 0, 2.696103096008301, 1579871478.1186583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.1678500843893156e-05], 0, 2.967120885848999, 1579871480.8699708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001176547645280236], 0, 2.962681770324707, 1579871483.6827285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.658978696683836e-05], 0, 3.0739800930023193, 1579871486.5210557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001297289068829178], 0, 2.79826283454895, 1579871489.349888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00018248301666855653], 0, 2.842393636703491, 1579871492.1855485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.877365032275787e-05], 0, 1.318100929260254, 1579871493.4165804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.489206165297079e-05], 0, 2.906874418258667, 1579871496.2646067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012520422611489928], 0, 2.9902842044830322, 1579871499.0778465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021725871757549424], 0, 1.3144891262054443, 1579871500.310061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000230856640534932], 0, 1.3414032459259033, 1579871501.5434494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00023668165004413062], 0, 3.0739758014678955, 1579871504.3811755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.0002008953059626581], 0, 1.2796897888183594, 1579871505.614402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001082854313174946], 0, 1.2264292240142822, 1579871507.8037486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.160838554049034e-05], 0, 2.4390788078308105, 1579871510.2903879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9128244931313218e-05], 0, 2.3096694946289062, 1579871512.6226964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011656568371127909], 0, 2.7918612957000732, 1579871515.3979464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001308751640263222], 0, 2.81007719039917, 1579871518.234911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00023361638058084092], 0, 3.176239013671875, 1579871521.0864286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.1451377938928816e-05], 0, 2.8470919132232666, 1579871523.8756256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[4.966384667885834e-05], 0, 2.729515314102173, 1579871526.565573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.654273494374586e-05], 0, 1.404587745666504, 1579871527.8049326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010708768100382473], 0, 3.3274006843566895, 1579871530.6177442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012171430736294824], 0, 3.3431336879730225, 1579871533.4297988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002314502863100374], 0, 2.9967122077941895, 1579871536.2703035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001347472028018679], 0, 2.828735589981079, 1579871539.1161234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019677659980370506], 0, 2.9149281978607178, 1579871541.940661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018757441494935383], 0, 2.8428056240081787, 1579871544.7757888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012262388768254453], 0, 3.0390167236328125, 1579871547.5991163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.522749728077667e-05], 0, 1.4061522483825684, 1579871548.8389096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.755502952934764e-05], 0, 2.6590914726257324, 1579871551.4663632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012528850400691388], 0, 3.0663881301879883, 1579871554.2761803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00015987071531246193], 0, 2.496588706970215, 1579871556.8125615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001427185331972306], 0, 3.233988046646118, 1579871559.6422744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016274406046886005], 0, 2.8343722820281982, 1579871562.4905593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.0917570518984385e-05], 0, 2.7454442977905273, 1579871565.2666543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001154389297122302], 0, 2.846417188644409, 1579871568.093238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00023662717541801117], 0, 3.1135787963867188, 1579871570.9403412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00017070919239778535], 0, 2.9258508682250977, 1579871573.7636566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022153742136695424], 0, 1.2002925872802734, 1579871574.995472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002097460041173443], 0, 3.121581792831421, 1579871577.85739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001962131638067421], 0, 2.958223581314087, 1579871580.6975558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00018716548662301216], 0, 1.3061883449554443, 1579871581.9298499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00019234935187611673], 0, 3.1560122966766357, 1579871584.7782607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00012350871596949388], 0, 2.9239892959594727, 1579871587.602524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.125643736730361e-05], 0, 2.836965322494507, 1579871590.446257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00019737437458563538], 0, 3.173785448074341, 1579871593.283167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012098510817091455], 0, 3.390833616256714, 1579871596.1292408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010173107653732841], 0, 2.877537965774536, 1579871598.977441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001173141820811508], 0, 2.744579315185547, 1579871601.6466641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019883501461736886], 0, 2.8993163108825684, 1579871604.4960852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001985594701611911], 0, 2.8570032119750977, 1579871607.3369262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011531002060005742], 0, 2.8903586864471436, 1579871610.1628265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00018740947168709868], 0, 2.79276180267334, 1579871612.9908173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001250362141803215], 0, 3.3296966552734375, 1579871615.8310926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.000204675003266266], 0, 3.0096209049224854, 1579871618.6049392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.849775138326711e-05], 0, 2.806758403778076, 1579871621.381057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001178110304097687], 0, 1.2749483585357666, 1579871622.6107914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012922573666452442], 0, 2.8069396018981934, 1579871625.4423547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1000000000.0], 2, 0.40492677688598633, 1579871506.6799924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00022066045458276332], 0, 2.847468852996826, 1579871628.3032362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019668015887259858], 0, 2.8029491901397705, 1579871632.336328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001409984873712928], 0, 2.9166183471679688, 1579871635.1571517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.4259454701171245e-05], 0, 2.660426139831543, 1579871637.7798998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001228666800973088], 0, 2.931919574737549, 1579871640.6242776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001158218826457011], 0, 2.8361244201660156, 1579871643.4506526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002074008890957997], 0, 1.4044835567474365, 1579871644.6840975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00014037416855994407], 0, 2.796159029006958, 1579871647.5123503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00018760306048906048], 0, 2.8407232761383057, 1579871650.3348033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001635716758303526], 0, 3.9111406803131104, 1579871653.160224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001348476880721594], 0, 1.2115869522094727, 1579871654.3905947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.509081136895892e-05], 0, 2.891570806503296, 1579871657.2051275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012950617609098976], 0, 2.9860405921936035, 1579871660.0304637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00020636445010235413], 0, 2.8753488063812256, 1579871662.8704271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.87715240503176e-05], 0, 2.8206498622894287, 1579871665.6178527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.897075246497146e-05], 0, 2.9804961681365967, 1579871668.5221388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002329950938899321], 0, 2.996147394180298, 1579871671.3640866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00019054136670254752], 0, 2.7928569316864014, 1579871674.170937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00019107294466168978], 0, 2.9274704456329346, 1579871677.0096602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011729899318531546], 0, 2.827786684036255, 1579871679.8306916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.949515360064369e-05], 0, 1.310237169265747, 1579871681.1591413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010882273218855219], 0, 2.901183843612671, 1579871684.0039203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00016652309522823723], 0, 2.845319986343384, 1579871686.8361194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.589994241750315e-05], 0, 2.775120735168457, 1579871689.6458054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001626874070841368], 0, 2.8463356494903564, 1579871692.4709206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.000222279112427666], 0, 2.802158832550049, 1579871695.3111181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00026058720412806764], 0, 2.790402412414551, 1579871698.1363628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021671582325077818], 0, 2.926358699798584, 1579871700.9572258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.3096108655108105e-05], 0, 2.741642475128174, 1579871703.6706343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016294960447912446], 0, 2.8267698287963867, 1579871706.50427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002398681215535843], 0, 1.7429497241973877, 1579871707.73914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00012808186566336634], 0, 2.9790408611297607, 1579871710.5854304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.006596557224511e-05], 0, 2.8054256439208984, 1579871713.3751678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.882097827499768e-05], 0, 2.7604293823242188, 1579871716.1564646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011560982663136806], 0, 2.914199113845825, 1579871718.9980693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001145034835596855], 0, 3.121090888977051, 1579871721.8210545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.48122327731281e-05], 0, 2.7772088050842285, 1579871724.557775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019865141072088725], 0, 2.8984758853912354, 1579871727.3970456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00012265885584346098], 0, 2.89970326423645, 1579871730.2211237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.23833068405953e-05], 0, 3.0533013343811035, 1579871733.0615218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00023277409786145976], 0, 1.5344188213348389, 1579871734.296004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.059312113451321e-05], 0, 2.798600673675537, 1579871737.0885792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018583425534126344], 0, 2.831179618835449, 1579871739.921134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022392741730315233], 0, 2.7969467639923096, 1579871742.7577097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00023335329517201503], 0, 2.9261300563812256, 1579871745.6012788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00023622518914569922], 0, 3.422252893447876, 1579871748.448368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.20960894417338e-05], 0, 2.639618396759033, 1579871751.078009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.3006096497952216e-05], 0, 2.643401861190796, 1579871753.7465322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002324043528561099], 0, 2.9110653400421143, 1579871756.5795884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.000265695384882567], 0, 3.1493945121765137, 1579871762.4243693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00016720123405163217], 0, 2.7924916744232178, 1579871765.1951447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.900781512815917e-05], 0, 2.4348080158233643, 1579871767.6409707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.9778391884616015e-05], 0, 2.203381299972534, 1579871769.8306847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.552949092273772e-05], 0, 2.7276430130004883, 1579871772.509533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012544040793799905], 0, 2.9620776176452637, 1579871775.333185], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[8.639189046258586e-05], 0, 3.1123924255371094, 1579871778.4462292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.704339197324414e-05], 0, 2.774691343307495, 1579871781.2585988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.291751652173914e-05], 0, 3.3468375205993652, 1579871784.5444336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.9301341053091545e-05], 0, 3.192431926727295, 1579871787.332968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.908356466429794e-05], 0, 2.777806282043457, 1579871790.1140282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.426730472103004e-05], 0, 2.8500242233276367, 1579871792.9582946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[6.269820124545287e-05], 0, 1.6646769046783447, 1579871794.2040966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.7985056031799245e-05], 0, 1.2222168445587158, 1579871795.4340818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00020464016059247708], 0, 1.344332218170166, 1579871796.714532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.231153568491669e-05], 0, 2.78000545501709, 1579871799.3590713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00022690593568904595], 0, 2.9873077869415283, 1579871802.1922245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.56462239010989e-05], 0, 3.0491340160369873, 1579871805.0099006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00023106788159403668], 0, 2.87247633934021, 1579871807.850146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.923780549555433e-05], 0, 5.521227598190308, 1579871810.6375964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00023830771152427328], 0, 3.9241082668304443, 1579871813.4887836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001293901590508257], 0, 2.8035900592803955, 1579871816.3268042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00014088944978358803], 0, 2.7856082916259766, 1579871819.1365933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.872304305370617e-05], 0, 2.8683037757873535, 1579871821.9328878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.97670343451754e-05], 0, 2.8067257404327393, 1579871824.6810865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011696910050361288], 0, 2.797811269760132, 1579871827.501002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.81467399086758e-05], 0, 2.99273419380188, 1579871830.2908096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.666708206462293e-05], 0, 2.9910876750946045, 1579871833.0741844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.073463521105375e-05], 0, 2.9575345516204834, 1579871835.9133234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.603349884739512e-05], 0, 1.2737147808074951, 1579871837.1415489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.0001856567502012651], 0, 2.8566133975982666, 1579871839.9804523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00020143383379189595], 0, 2.9474427700042725, 1579871842.8156333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5726176929196496e-05], 0, 2.7978007793426514, 1579871845.5859535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019189829997614502], 0, 2.9118287563323975, 1579871848.4203186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00018697195348023785], 0, 3.2205100059509277, 1579871851.2531128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[7.910780606387677e-05], 0, 4.113770961761475, 1579871854.0984523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.6407041357614935e-05], 0, 2.927619695663452, 1579871856.9306161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00021594294444444444], 0, 3.0443289279937744, 1579871859.765675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011376743713678242], 0, 3.1658153533935547, 1579871862.5890925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001530108003058104], 0, 2.353511095046997, 1579871863.82287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.170485436654366e-05], 0, 2.2842469215393066, 1579871865.059566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001460719937217112], 0, 1.4216222763061523, 1579871866.289523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022183406367762344], 0, 2.829686164855957, 1579871869.127447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011593530852289088], 0, 2.923689842224121, 1579871871.961316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00018665255711086229], 0, 1.294348955154419, 1579871873.1895223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00018763638144329896], 0, 1.2182908058166504, 1579871874.4184265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001309889807896673], 0, 2.8027353286743164, 1579871877.2414153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.48348467418373e-05], 0, 2.7872002124786377, 1579871880.0366066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001409263488001417], 0, 3.1005594730377197, 1579871891.7221448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00017519576336709136], 0, 2.7998406887054443, 1579871894.5553198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001321739390574883], 0, 2.7968921661376953, 1579871897.3842218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001002391383315734], 0, 2.7985832691192627, 1579871900.22367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011829660240821627], 0, 9.923247337341309, 1579871901.460331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.8825121636585094e-05], 0, 2.7750515937805176, 1579871904.2056942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.898500683039141e-05], 0, 2.776775598526001, 1579871906.9057722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002327506955262777], 0, 3.118480682373047, 1579871909.7437806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 2, 0.4805471897125244, 1579871889.020779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00023108175959189538], 0, 2.8629534244537354, 1579871912.5963705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[4.2220636537104316e-05], 0, 2.94439697265625, 1579871915.4430513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00023084425383182927], 0, 2.986572265625, 1579871918.2852945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00023106193886337543], 0, 2.9286246299743652, 1579871921.1231568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.821888492893294e-05], 0, 2.757174253463745, 1579871923.9232666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.228793068319634e-05], 0, 2.8867335319519043, 1579871926.695134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016268579939301972], 0, 2.8960142135620117, 1579871929.526525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.9838851790090705e-05], 0, 2.9114584922790527, 1579871932.3098676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.305865242098542e-05], 0, 2.794902801513672, 1579871935.0545013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.6622876067463705e-05], 0, 2.761209011077881, 1579871937.8584168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012267725585106382], 0, 2.9466824531555176, 1579871940.6997094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016304958419557718], 0, 2.815912961959839, 1579871943.5295713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010963274067037589], 0, 2.834230422973633, 1579871946.374576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022998328863766456], 0, 2.9141416549682617, 1579871949.2059937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.026965012351224e-05], 0, 2.9668352603912354, 1579871952.0504937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023471680687445383], 0, 3.042362928390503, 1579871954.8930418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022043755260273972], 0, 2.852177619934082, 1579871957.7291121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[3.874336594091399e-05], 0, 1.4000608921051025, 1579871958.9675832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00013450676259535587], 0, 2.79361891746521, 1579871961.793123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.806461673280423e-05], 0, 2.8216309547424316, 1579871964.6101465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.577302180365913e-05], 0, 2.823180913925171, 1579871967.412192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]]]}], "r": [[0.00022710965115950226], 0, 3.015240430831909, 1579871970.2444293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.22373723983764648, 1579871889.022021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[8.274933550071677e-05], 0, 2.9382710456848145, 1579871973.1079688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002043395903234289], 0, 2.994643211364746, 1579871975.8606508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013327196780095135], 0, 1.6236982345581055, 1579871977.1803055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001354752085603113], 0, 3.2813193798065186, 1579871979.953885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[6.351762935442634e-05], 0, 3.0577690601348877, 1579871985.6075292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.5060620379723352e-05], 0, 2.2766029834747314, 1579871987.8809857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2927899858088463e-05], 0, 2.3358664512634277, 1579871990.219702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.846511996427396e-05], 0, 3.531745195388794, 1579871993.6335292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3988050835264968e-05], 0, 2.698150634765625, 1579871996.2922223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.7478826837288206e-05], 0, 2.5070693492889404, 1579871998.7454224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.541851483624396e-05], 0, 2.7170488834381104, 1579872001.2904174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.086565306162246e-05], 0, 2.737542152404785, 1579872004.03133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000114634104907933], 0, 3.5422263145446777, 1579872007.5736427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011532156908247054], 0, 2.294005870819092, 1579872009.7577586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.147716449928324e-05], 0, 2.3519349098205566, 1579872011.922286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.374191851295531e-05], 0, 1.7491235733032227, 1579872013.6536322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00015396875243718248], 0, 3.589587688446045, 1579872017.2452052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.197475704496983e-05], 0, 3.1530792713165283, 1579872020.0528436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.894149204745167e-05], 0, 3.2546067237854004, 1579872023.250961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001543180338511699], 0, 4.248774528503418, 1579872026.0862794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.543046463430093e-05], 0, 2.0161094665527344, 1579872028.0635712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.9946097104471952e-05], 0, 1.4429295063018799, 1579872029.3977525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.941534714179659e-05], 0, 3.19932222366333, 1579872032.2287352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.032002186171051e-05], 0, 3.4406228065490723, 1579872035.041946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1975101257185995e-05], 0, 2.705531358718872, 1579872037.7238367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.3571159906937984e-05], 0, 1.8178534507751465, 1579872039.4960828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.076686498480866e-05], 0, 2.9286293983459473, 1579872042.4046373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.401895412002203e-05], 0, 3.3631210327148438, 1579872045.243995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011047324251388988], 0, 2.7936534881591797, 1579872047.9337826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[0.00012014117395223073], 0, 3.3986148834228516, 1579872050.7549808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1104747564728802e-05], 0, 2.639728307723999, 1579872053.4042988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[7.676571925217282e-05], 0, 1.6654539108276367, 1579872054.8620443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.591265467869987e-05], 0, 2.8003993034362793, 1579872057.5699787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.323010848968977e-05], 0, 1.9762036800384521, 1579872058.805008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010178030757938654], 0, 2.017418384552002, 1579872060.7610261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001284671465669014], 0, 2.022569179534912, 1579872062.7312884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.5732748508453369, 1579871982.4076495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.220931451438459e-05], 0, 1.6651716232299805, 1579872063.983872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.578823233316937e-05], 0, 2.273038148880005, 1579872066.1316903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.40650497136532e-05], 0, 2.8824427127838135, 1579872068.85292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010835760870254419], 0, 2.6112685203552246, 1579872071.3296537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[6.679515552989345e-05], 0, 2.552842140197754, 1579872073.6197786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.9725964028239515e-05], 0, 4.52376651763916, 1579872076.4353685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[5.3138796684648636e-05], 0, 3.0695807933807373, 1579872079.0813668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[8.474843137921269e-05], 0, 2.9884471893310547, 1579872081.7312248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.9361039836065577e-05], 0, 1.3821702003479004, 1579872083.0357835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00011588301157533008], 0, 1.885030746459961, 1579872084.8559713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.32988388702578e-05], 0, 2.7193520069122314, 1579872087.3891144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.2127836720547e-05], 0, 1.5964739322662354, 1579872088.954684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[9.85231991363235e-05], 0, 1.6322996616363525, 1579872090.189358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.160346764690271e-05], 0, 2.9175055027008057, 1579872093.0540843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.795481405126813e-05], 0, 3.108215808868408, 1579872095.6303377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.3734145164489746, 1579872096.184324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00012198077916823092], 0, 3.149148941040039, 1579872101.4071696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001577579838741204], 0, 4.478826284408569, 1579872104.2502623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.861508680742335e-05], 0, 2.791325330734253, 1579872106.860564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00019238545647818343], 0, 3.440211057662964, 1579872110.309003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.519303622112702e-05], 0, 3.484412908554077, 1579872113.1327937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00016176592808661924], 0, 1.7869963645935059, 1579872114.8612993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.38958206704081e-05], 0, 2.745882511138916, 1579872117.6270885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00014435521872410936], 0, 1.8418450355529785, 1579872119.4456604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001554975819236346], 0, 3.640371322631836, 1579872122.2787428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.483006148821357e-05], 0, 3.111159563064575, 1579872125.068216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[7.631850755838198e-05], 0, 2.992393970489502, 1579872127.6687255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.36403989791870117, 1579872097.5387223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011015865076064734], 0, 3.4053215980529785, 1579872131.096604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.5962664513456286e-05], 0, 2.047214984893799, 1579872133.0563517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00016461624687630152], 0, 5.140434741973877, 1579872135.8470688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.6338197310541547e-05], 0, 2.888211488723755, 1579872138.5686274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[7.865761992967163e-05], 0, 3.253134250640869, 1579872141.3653028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00018696578826469889], 0, 3.8799238204956055, 1579872144.1378794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3226521840993865e-05], 0, 2.3146870136260986, 1579872146.4479618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.794618463730745e-05], 0, 1.4322538375854492, 1579872147.6783123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[5.976655303933255e-05], 0, 1.4951324462890625, 1579872148.9115753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.081291417229911e-05], 0, 2.7261674404144287, 1579872151.6485748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.643477089045178e-05], 0, 1.4846551418304443, 1579872152.9915347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.344917975795523e-05], 0, 3.2165324687957764, 1579872155.764379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[7.18667416e-05], 0, 1.571265697479248, 1579872157.0720654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019587972869786977], 0, 5.490123748779297, 1579872162.51738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001639600046268834], 0, 2.676827907562256, 1579872165.161894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.9162129028555028e-05], 0, 1.265162467956543, 1579872166.408511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.23898077011108398, 1579872098.3381732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001043108134342846], 0, 1.9894123077392578, 1579872168.299136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001634866157321832], 0, 4.892033338546753, 1579872171.1084635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.829118296548147e-05], 0, 2.7982404232025146, 1579872173.5227425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[9.322486176559205e-05], 0, 3.3306095600128174, 1579872176.268611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.239754806201551e-05], 0, 3.4376137256622314, 1579872179.646587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[6.979676418118467e-05], 0, 1.537794589996338, 1579872180.8780916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[7.610891771817876e-05], 0, 3.455838203430176, 1579872183.6667125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.237725816515935e-05], 0, 3.1386969089508057, 1579872186.4527977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.3177549555424443e-05], 0, 2.302253007888794, 1579872188.7466009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3090597054154899e-05], 0, 2.3534138202667236, 1579872191.0361056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.5408381557992448e-05], 0, 2.173020601272583, 1579872193.1637554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.50439169829222e-05], 0, 1.6106233596801758, 1579872194.7964904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.8618294313705687e-05], 0, 2.0245180130004883, 1579872196.665289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.90220677425293e-05], 0, 1.533982515335083, 1579872198.0220664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.0494662506314196e-05], 0, 2.610438823699951, 1579872200.6032796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.3722695575698034e-05], 0, 2.656637668609619, 1579872203.2445827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011087570712773465], 0, 3.1769089698791504, 1579872206.0186887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.718152766873496e-05], 0, 2.934915781021118, 1579872208.7157674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.103159303598302e-05], 0, 2.5488126277923584, 1579872213.8337088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001049659738832853], 0, 2.1207921504974365, 1579872215.9183767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00018496212504903883], 0, 3.6332790851593018, 1579872219.534331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.648806093041088e-05], 0, 2.6526002883911133, 1579872222.1590502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.905890664179105e-05], 0, 2.590364694595337, 1579872223.5842898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00019069518616001395], 0, 1.870532751083374, 1579872225.4177923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1097691021570577e-05], 0, 2.7772390842437744, 1579872228.1516907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.2874141536684e-05], 0, 2.0967230796813965, 1579872230.1762226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.715255787518029e-05], 0, 2.870182991027832, 1579872232.8650014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.2996658329671167e-05], 0, 1.445605754852295, 1579872234.2967136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.268990021048887e-05], 0, 2.6859776973724365, 1579872236.9989138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.250566379147813e-05], 0, 2.1228997707366943, 1579872239.014779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.247481816245006e-05], 0, 2.768871545791626, 1579872241.8145444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019420599454082253], 0, 4.101062059402466, 1579872244.6381774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.616068287257706e-05], 0, 2.2787797451019287, 1579872246.943087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.536276503537736e-05], 0, 3.0997848510742188, 1579872249.6566007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.6241779535829244e-05], 0, 3.6240246295928955, 1579872253.241104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012942170052055666], 0, 1.568180799484253, 1579872254.8355265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.90752224286046e-05], 0, 2.516848564147949, 1579872257.2708862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.904316725720385e-05], 0, 3.086916208267212, 1579872260.1186717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00016714638976253297], 0, 5.017630100250244, 1579872262.915368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018397474746597163], 0, 2.0868349075317383, 1579872264.9239714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011039104888161483], 0, 2.087834596633911, 1579872267.0065928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010347565582067969], 0, 2.7508180141448975, 1579872269.56918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.961273797750031e-05], 0, 3.416618585586548, 1579872272.4098287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[2.8951816433080133e-05], 0, 2.4722719192504883, 1579872274.7887325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.787799607463049e-05], 0, 2.2925517559051514, 1579872276.975554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.530921664096787e-05], 0, 3.7073540687561035, 1579872279.8059287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.134370985801216e-05], 0, 1.4932570457458496, 1579872281.0408542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.303303767011937e-05], 0, 3.2993695735931396, 1579872283.816982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.589585839008839e-05], 0, 3.1177330017089844, 1579872286.53387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001243533675213675], 0, 4.184071063995361, 1579872290.685513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.6854170513843e-05], 0, 2.3244991302490234, 1579872292.8111603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.70751997432135e-05], 0, 2.0752956867218018, 1579872294.8291814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.967976598382046e-05], 0, 2.927934408187866, 1579872297.5350962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1934073029298917e-05], 0, 2.681135892868042, 1579872300.2086902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1930833918559212e-05], 0, 2.8557016849517822, 1579872302.9442177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[2.904082221217771e-05], 0, 2.955596923828125, 1579872305.651269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.021755594543005e-05], 0, 2.6286869049072266, 1579872308.2112644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.759166181219913e-05], 0, 1.5543663501739502, 1579872309.6757035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010292562728194727], 0, 2.330612897872925, 1579872311.9159105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.5852593466618588e-05], 0, 2.2800498008728027, 1579872314.0789423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.754420807257556e-05], 0, 2.206139087677002, 1579872316.144358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001661146033495866], 0, 5.0201311111450195, 1579872318.9122827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018768928177565443], 0, 3.523982286453247, 1579872322.3996685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[2.6319938330370282e-05], 0, 2.6013906002044678, 1579872324.8529258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[7.759821562590205e-05], 0, 3.2150254249572754, 1579872327.6896327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012412503694982793], 0, 3.163867712020874, 1579872330.7736409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00011939744185499058], 0, 1.921553373336792, 1579872334.0414588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.695669919403761e-05], 0, 2.4487903118133545, 1579872335.278065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.567903486876578e-05], 0, 3.0944321155548096, 1579872338.0794675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.117728454449119e-05], 0, 3.612520217895508, 1579872340.892037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[6.0200384777376654e-05], 0, 1.4287045001983643, 1579872342.1212296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.53917506477057e-05], 0, 3.461045742034912, 1579872344.6565888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.691632002270375e-05], 0, 1.9366495609283447, 1579872346.4386497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00016206563865030674], 0, 3.8442728519439697, 1579872349.2365768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.835546409474788e-05], 0, 3.2834479808807373, 1579872352.0005188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.264846036267843e-05], 0, 2.61493182182312, 1579872354.6205595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017267774554639723], 0, 2.318039894104004, 1579872356.8571932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.888783987722215e-05], 0, 2.617366075515747, 1579872359.2986088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[8.498734347683567e-05], 0, 3.151369333267212, 1579872362.034953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.598013459807074e-05], 0, 2.7017083168029785, 1579872364.6302183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[7.145565263970221e-05], 0, 3.053135871887207, 1579872367.4049573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.83705843458742e-05], 0, 3.542006015777588, 1579872370.2332208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00013982495197044337], 0, 2.0603108406066895, 1579872372.2320027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 1]]}], "r": [[2.7911325510532392e-05], 0, 2.7647945880889893, 1579872374.8191855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.57183632070576e-05], 0, 2.781677484512329, 1579872377.4218507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.368655339805825e-05], 0, 2.8675296306610107, 1579872380.0861256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.0001357550592440354], 0, 3.096613883972168, 1579872383.1757164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00015347910903527138], 0, 2.1772475242614746, 1579872385.311922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.288309952952999e-05], 0, 3.52730655670166, 1579872388.12327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[5.792187123707827e-05], 0, 1.9558744430541992, 1579872389.3729863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.01324682946971e-05], 0, 1.8254034519195557, 1579872390.6209314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.270592625376526e-05], 0, 1.5299370288848877, 1579872392.0859747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010656915482423337], 0, 2.4484362602233887, 1579872394.4175324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9046121502093235e-05], 0, 2.7332687377929688, 1579872397.1469872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001581328244649519], 0, 3.830592155456543, 1579872399.9858706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011473562991065098], 0, 3.390819549560547, 1579872402.835886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.559734245622173e-05], 0, 2.4508070945739746, 1579872405.2052205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.893445674451028e-05], 0, 2.8081212043762207, 1579872407.720192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.6949030527209035e-05], 0, 2.289447546005249, 1579872409.9981904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.106900580410453e-05], 0, 2.6541874408721924, 1579872412.683501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.1036205852134383e-05], 0, 2.6810765266418457, 1579872415.3342986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.063923133981035e-05], 0, 1.362245798110962, 1579872416.61754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.44263386726379395, 1579872332.2533047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.274078991144087e-05], 0, 2.8754959106445312, 1579872419.105641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.290230189504373e-05], 0, 1.4482502937316895, 1579872420.3329718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00017521881916441486], 0, 3.420330047607422, 1579872423.7159812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.537838776223406e-05], 0, 3.395639181137085, 1579872426.9634905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.193228190636863e-05], 0, 2.9740350246429443, 1579872429.577673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[5.546309736268865e-05], 0, 2.967116355895996, 1579872432.1189694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[5.0356219474842865e-05], 0, 3.4060418605804443, 1579872434.901163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.6314202725304133e-05], 0, 2.807835340499878, 1579872437.5431585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.338224414239482e-05], 0, 2.315539598464966, 1579872439.8353448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.422614169167291e-05], 0, 1.7238421440124512, 1579872441.0712514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.516656097771636e-05], 0, 2.6322543621063232, 1579872443.7032688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.226833843681519e-05], 0, 1.330033779144287, 1579872446.6032424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.133114314801198e-05], 0, 3.370185136795044, 1579872449.4482188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2367699146270752, 1579872444.5037227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[0.00012082557518337408], 0, 3.4016714096069336, 1579872452.258579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2444474378053363e-05], 0, 2.641883134841919, 1579872454.8995373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.809411534868077e-05], 0, 2.956392526626587, 1579872457.6169133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011649851451520367], 0, 1.3423781394958496, 1579872458.8632855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0956137347646664e-05], 0, 2.683647632598877, 1579872461.5660195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00016544544022988506], 0, 4.160714864730835, 1579872464.362145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00015940069723493138], 0, 3.8013834953308105, 1579872467.1894934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00018690903885682105], 0, 2.2672996520996094, 1579872469.4372163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.5131233453670275e-05], 0, 2.520254611968994, 1579872471.8522248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.950844277481946e-05], 0, 2.5685367584228516, 1579872474.323811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.2193888576981216e-05], 0, 1.2802760601043701, 1579872475.5959334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.441132239370825e-05], 0, 3.2891175746917725, 1579872478.4109602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00010137502021633717], 0, 2.5749363899230957, 1579872480.8566334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.273637308030911e-05], 0, 3.0953567028045654, 1579872483.4872627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7849492086930633e-05], 0, 2.6354026794433594, 1579872486.142061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.610248063650306e-05], 0, 2.240194320678711, 1579872488.3692596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.90666797125169e-05], 0, 2.093587636947632, 1579872490.3989491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.8037095658132873e-05], 0, 2.909315824508667, 1579872493.1582785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00025013416361256545], 0, 4.491015672683716, 1579872497.6591458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.583236784339422e-05], 0, 2.8971192836761475, 1579872500.415467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [64, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [64, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 16]], ["tile_oh", "ot", 2]]}], "r": [[0.00011611226034185578], 0, 3.3272616863250732, 1579872503.2627428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7174616505833897e-05], 0, 2.6501646041870117, 1579872516.7506268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.091415362667737e-05], 0, 3.1050028800964355, 1579872519.5580003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1000000000.0], 6, 10, 1579872514.086022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.659749958740428e-05], 0, 3.057649850845337, 1579872522.4208295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001313611692485168], 0, 3.060065984725952, 1579872525.233851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.4208955764770508, 1579872514.0862389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.82931661160237e-05], 0, 3.4327681064605713, 1579872528.087837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8289060159827604e-05], 0, 2.7890915870666504, 1579872530.924858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.268857529417152e-05], 0, 3.318791389465332, 1579872533.720977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.012014539667287e-05], 0, 1.2874603271484375, 1579872534.9492106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.319561715231179e-05], 0, 2.901270866394043, 1579872537.7531598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001177417550945609], 0, 2.9216463565826416, 1579872540.5794306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001097037279766352], 0, 3.399235248565674, 1579872543.4275727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.74629375098255e-05], 0, 2.435098648071289, 1579872545.811651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.930397540699688e-05], 0, 1.3394010066986084, 1579872547.0392728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1.6433740615842597e-05], 0, 2.8741276264190674, 1579872549.5589514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.4001294892638035e-05], 0, 2.9131200313568115, 1579872552.3235033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.779028704711554e-05], 0, 3.344719171524048, 1579872553.5571108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013322208268304832], 0, 2.867554187774658, 1579872556.3810549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010944091589354643], 0, 2.942037582397461, 1579872559.2240353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.2858261352769003e-05], 0, 2.7603511810302734, 1579872562.0038424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.280599784782884e-05], 0, 2.756519317626953, 1579872564.7400174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.693017771575885e-05], 0, 2.8498682975769043, 1579872567.4945831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.828776783786435e-05], 0, 2.8541219234466553, 1579872570.305483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.987033875717495e-05], 0, 2.9013736248016357, 1579872573.1254163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012043242841096301], 0, 3.9027748107910156, 1579872575.9628391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.489226203712427e-05], 0, 3.029721975326538, 1579872578.7641616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579872514.2755756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001199659062275449], 0, 1.2663140296936035, 1579872580.014618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[8.467098205017301e-05], 0, 11.13377833366394, 1579872582.783283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001200752052574721], 0, 1.7903614044189453, 1579872584.017879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011231710140056023], 0, 1.220113754272461, 1579872585.251392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010271354417064381], 0, 1.3579881191253662, 1579872586.5350366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011874329408305771], 0, 3.1392505168914795, 1579872589.3835013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.766508238705002e-05], 0, 3.0812580585479736, 1579872592.2325406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.853192401768173e-05], 0, 5.182973384857178, 1579872595.0549593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.354247090088585e-05], 0, 3.016472578048706, 1579872597.862257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.762748092732653e-05], 0, 1.3911621570587158, 1579872599.157222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011153499477023918], 0, 2.7911245822906494, 1579872601.9721391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001200376262139521], 0, 3.0554332733154297, 1579872604.8179085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011961095376673898], 0, 3.0186333656311035, 1579872607.636355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00015627450131591773], 0, 2.9520301818847656, 1579872610.46262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011333142374796921], 0, 2.800922155380249, 1579872613.288511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.886160588473478e-05], 0, 1.4293944835662842, 1579872614.584194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.911384262695951e-05], 0, 3.5217154026031494, 1579872617.376949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.9290434214088472e-05], 0, 2.577749252319336, 1579872619.9103012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6842362756755876e-05], 0, 2.8628060817718506, 1579872622.780795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001200357663931283], 0, 3.762066125869751, 1579872625.5518003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010548036426093917], 0, 3.0809807777404785, 1579872630.825758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.648780859572745e-05], 0, 3.4678261280059814, 1579872633.9029472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011407300705289672], 0, 5.086954832077026, 1579872636.702723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.786556008686107e-05], 0, 2.7869956493377686, 1579872639.494279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.451138954781319e-05], 0, 2.9242818355560303, 1579872642.339907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011758899767391146], 0, 3.0575666427612305, 1579872645.190601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[2.334299523529594e-05], 0, 2.8067660331726074, 1579872647.8671775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.124121822296627e-05], 0, 1.2384662628173828, 1579872649.1021905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.850431203660552e-05], 0, 2.8668017387390137, 1579872651.9474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00013639077503747104], 0, 3.5048184394836426, 1579872653.1827962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00013078327855153203], 0, 3.938197374343872, 1579872656.0027254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011860113099609144], 0, 1.434593677520752, 1579872657.2387516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.224970069160538e-05], 0, 2.0462560653686523, 1579872659.2768424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.8214451793860186e-05], 0, 2.778226375579834, 1579872662.0395384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011954350185984229], 0, 3.3541696071624756, 1579872664.8722408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.914167817200154e-05], 0, 2.7519521713256836, 1579872667.5755289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.8120775739229944e-05], 0, 2.690265417098999, 1579872670.2697353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9116402577557375e-05], 0, 2.4436349868774414, 1579872672.6443467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010915855426039535], 0, 2.8881828784942627, 1579872675.4634638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.910758811466655e-05], 0, 3.261779546737671, 1579872678.3082118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.633345545509344e-05], 0, 2.8570053577423096, 1579872681.122444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010078418004817344], 0, 1.2536368370056152, 1579872682.3555038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[3.499473286321684e-05], 0, 2.3466503620147705, 1579872684.5922105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3762033615505294e-05], 0, 2.625246286392212, 1579872687.1702032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010639627832805071], 0, 3.3892276287078857, 1579872690.0126073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1000000000.0], 2, 0.21207809448242188, 1579872628.139461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.795022117943012e-05], 0, 2.8353044986724854, 1579872692.868111], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.561143108861709e-05], 0, 2.9657492637634277, 1579872695.7079015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[3.875351699369306e-05], 0, 2.9936697483062744, 1579872698.4412043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011537813920046018], 0, 2.986481189727783, 1579872701.2690296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001110722269099993], 0, 2.9032366275787354, 1579872704.0898082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.865973794808406e-05], 0, 2.809617519378662, 1579872706.5209692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011162711425583826], 0, 2.8109219074249268, 1579872709.3474271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.419899429176719e-05], 0, 2.831291675567627, 1579872712.1662498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[7.222921600146971e-05], 0, 3.0168373584747314, 1579872714.9405005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6054544385694114e-05], 0, 2.7726757526397705, 1579872717.733124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013112016814881294], 0, 3.259890079498291, 1579872720.5652227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.426872994652406e-05], 0, 3.1566548347473145, 1579872723.3584998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.230688533782816e-05], 0, 1.9939005374908447, 1579872725.3954887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.528283655855365e-05], 0, 2.7378904819488525, 1579872728.1024191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.616705899631131e-05], 0, 2.8621671199798584, 1579872730.9010189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[9.715669595184933e-05], 0, 1.2284550666809082, 1579872732.1280804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.504083830669873e-05], 0, 2.7706003189086914, 1579872734.9320123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011180048967345798], 0, 2.784999132156372, 1579872737.7531762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8754150035765377e-05], 0, 2.5877232551574707, 1579872740.3548474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.579462416717141e-05], 0, 1.2536952495574951, 1579872741.5838356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.2722541967883383e-05], 0, 2.817671060562134, 1579872744.297567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011235015009528079], 0, 1.242652177810669, 1579872745.529706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.153315320084705e-05], 0, 1.1915931701660156, 1579872749.3138683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.803670998222877e-05], 0, 3.057495355606079, 1579872752.0900626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011778821554692652], 0, 3.1218926906585693, 1579872754.9243717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.2353752706641684e-05], 0, 1.3246686458587646, 1579872756.156647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.3597849182501103e-05], 0, 2.2859678268432617, 1579872758.3765981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011736985883456443], 0, 1.2346785068511963, 1579872759.6098642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00015656728365528977], 0, 2.986029863357544, 1579872762.3823032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.221911174517923e-05], 0, 3.0505621433258057, 1579872765.2691965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.47089867549669e-05], 0, 1.272559642791748, 1579872766.5003695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.129135981188979e-05], 0, 2.96039080619812, 1579872769.3408773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.816268401223108e-05], 0, 2.8065695762634277, 1579872772.180749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.826811562055259e-05], 0, 2.7752583026885986, 1579872774.9887571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.224901476446796e-05], 0, 2.807528257369995, 1579872777.5882587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.3751202210068805e-05], 0, 2.7301597595214844, 1579872780.2109163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012124480801146651], 0, 3.918704032897949, 1579872783.0459704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00013172118452332157], 0, 3.2016584873199463, 1579872785.8806243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011649558241519282], 0, 2.8165204524993896, 1579872788.7085993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001177053007008484], 0, 2.8160412311553955, 1579872791.5181193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010022392701092354], 0, 3.0323071479797363, 1579872794.3656468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010788849851130058], 0, 2.7975850105285645, 1579872797.17562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.565047262617621e-05], 0, 1.2062475681304932, 1579872798.4042299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011300196307171089], 0, 3.488481044769287, 1579872799.6373615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.0458818379491876e-05], 0, 2.94461989402771, 1579872802.436654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.147064325900374e-05], 0, 1.2598741054534912, 1579872803.672586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010974186490872212], 0, 3.005596876144409, 1579872806.5115063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.1356603928843936e-05], 0, 2.681736469268799, 1579872809.0537615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.9228122136240606e-05], 0, 1.2984800338745117, 1579872810.3119445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.575234126756525e-05], 0, 1.3596737384796143, 1579872811.5407903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.560778904677324e-05], 0, 2.8510305881500244, 1579872814.3799627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001558100968647184], 0, 3.051046133041382, 1579872817.2181113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.537226331927942e-05], 0, 2.834315538406372, 1579872819.9936144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012040247657938986], 0, 1.4843006134033203, 1579872821.2311525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010989262414766856], 0, 2.9382128715515137, 1579872824.0420818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.000116012253930305], 0, 2.9055466651916504, 1579872826.863616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.834426688555347e-05], 0, 1.2295949459075928, 1579872828.0929537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.800863782791898e-05], 0, 1.3061585426330566, 1579872829.3194635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.531566917057903e-05], 0, 2.4950006008148193, 1579872831.7651646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.121370225417478e-05], 0, 2.778444766998291, 1579872834.4297214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.760702823298349e-05], 0, 2.9056601524353027, 1579872837.2332633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.184209365873406e-05], 0, 3.2210898399353027, 1579872840.4020703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.934348668538047e-05], 0, 2.79241681098938, 1579872843.1634223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.093927350689127e-05], 0, 2.8411481380462646, 1579872845.957418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.1757963921233645e-05], 0, 2.593362331390381, 1579872848.470467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.266458315846739e-05], 0, 2.852963924407959, 1579872851.309486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.1050811440774234e-05], 0, 2.7374064922332764, 1579872853.6441808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010891289762720979], 0, 2.9990012645721436, 1579872856.4847953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.14793108860037e-05], 0, 1.1982018947601318, 1579872857.7128758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.444253704894206e-05], 0, 2.8723769187927246, 1579872860.5112095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.746717323660153e-05], 0, 3.909634828567505, 1579872868.478561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00015625685814497274], 0, 1.4752650260925293, 1579872869.7159178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011547602909459363], 0, 2.9608840942382812, 1579872872.5313675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012011407722816732], 0, 3.0017993450164795, 1579872875.3579016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.176139573807968e-05], 0, 1.20170259475708, 1579872876.5882628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011712251762033849], 0, 2.8057966232299805, 1579872879.4022567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010993075460797799], 0, 2.8987410068511963, 1579872882.218658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.925234354702761e-05], 0, 2.826469898223877, 1579872885.0343883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.719857808518383e-05], 0, 2.8669369220733643, 1579872887.8568413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[1.3100791849362564e-05], 0, 2.3223729133605957, 1579872890.0499184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.378006819134567e-05], 0, 2.759319543838501, 1579872892.8432558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.094444737921839e-05], 0, 2.7815709114074707, 1579872895.625965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.061047060007041e-05], 0, 1.1897938251495361, 1579872896.8610725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010182537313432836], 0, 3.3021953105926514, 1579872899.6755233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.6804352263953855e-05], 0, 2.9085757732391357, 1579872902.4894373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001127653477130612], 0, 2.859571695327759, 1579872905.3164194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011187073062447727], 0, 2.863964080810547, 1579872908.1410208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.080346095216209e-05], 0, 2.875765800476074, 1579872910.9415066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.586453995305163e-05], 0, 2.8207435607910156, 1579872913.78148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.736123266078184e-05], 0, 2.8139820098876953, 1579872916.5930254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.2944624423980713, 1579872861.8489962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.127392583303475e-05], 0, 1.2172765731811523, 1579872917.8422318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.2583521502056064e-05], 0, 2.8084769248962402, 1579872920.5012197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.650112469923003e-05], 0, 3.0373570919036865, 1579872923.3279953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00013146932556813555], 0, 3.117361307144165, 1579872926.1770487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.0731349932601578e-05], 0, 1.411978006362915, 1579872927.4838705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[8.394139439507861e-05], 0, 2.8505704402923584, 1579872930.2949734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001227065903568717], 0, 3.1257050037384033, 1579872933.1449323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011863889841156948], 0, 1.5021038055419922, 1579872934.3776596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.341890420267085e-05], 0, 3.124232769012451, 1579872937.2255461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[3.8589015891658675e-05], 0, 3.1084377765655518, 1579872940.0608552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.675409344616493e-05], 0, 2.988363265991211, 1579872942.9020512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.809631933831192e-05], 0, 2.899404287338257, 1579872945.6741304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.6986379944955658e-05], 0, 2.2773375511169434, 1579872947.8816054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1.5588154644731242e-05], 0, 2.202141761779785, 1579872949.8988328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.58033797642873e-05], 0, 2.8671183586120605, 1579872952.7322583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.649730215966064e-05], 0, 1.3523030281066895, 1579872953.9617844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.956302726680367e-05], 0, 2.8756518363952637, 1579872956.761923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.250852312624828e-05], 0, 4.156776428222656, 1579872959.5364835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001480140200380284], 0, 1.402782917022705, 1579872960.7806323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.003375210843373e-05], 0, 7.463409185409546, 1579872963.5913446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010421780586592179], 0, 2.877393960952759, 1579872966.3562846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.602831470811222e-05], 0, 2.2973597049713135, 1579872967.591659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.3218939533544487e-05], 0, 2.5814478397369385, 1579872970.169072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012088882746478874], 0, 3.320408582687378, 1579872973.0123663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.58131695623397e-05], 0, 2.807413339614868, 1579872975.8140082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.441605450064642e-05], 0, 2.918896436691284, 1579872978.62331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7741049468258813e-05], 0, 2.2026937007904053, 1579872980.872552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.382513624776957e-05], 0, 1.319124698638916, 1579872985.9141014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.538937653300861e-05], 0, 2.775301694869995, 1579872988.5097842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.162001063999151e-05], 0, 2.799964189529419, 1579872991.2791028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.918423257110988e-05], 0, 2.90458607673645, 1579872994.0983324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.41434504046678e-05], 0, 1.5427944660186768, 1579872995.3330698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[2.0164998042401323e-05], 0, 2.8001487255096436, 1579872998.0128677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.770746206198324e-05], 0, 2.5436899662017822, 1579873000.6048064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010023321168879513], 0, 2.856250286102295, 1579873003.4469802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.622437447714655e-05], 0, 1.2224788665771484, 1579873004.6771903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.748528266934687e-05], 0, 3.095268487930298, 1579873007.472848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.577585307651854e-05], 0, 1.8080451488494873, 1579873008.7052917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.2933163642588157e-05], 0, 2.764376640319824, 1579873011.324089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.152884821066847e-05], 0, 2.780658483505249, 1579873014.122956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.289183747999417e-05], 0, 1.404637336730957, 1579873015.3528042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.379372649432988e-05], 0, 2.8479514122009277, 1579873018.2189915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.482925973354028e-05], 0, 1.3950505256652832, 1579873019.4496388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.309243154830661e-05], 0, 6.255234003067017, 1579873022.2445571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011429503190350439], 0, 2.78377628326416, 1579873025.0639439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.946209202644282e-05], 0, 2.6970112323760986, 1579873027.754773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011137796950710108], 0, 2.835052490234375, 1579873030.5729754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.5808286591164518e-05], 0, 2.8590571880340576, 1579873033.2204416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.950710585305106e-05], 0, 2.9016294479370117, 1579873036.0343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.759604575276243e-05], 0, 3.402374029159546, 1579873038.8030713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0782470877131254e-05], 0, 2.515591621398926, 1579873041.3244083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010389731949964167], 0, 3.0352578163146973, 1579873044.1347373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.493151478354978e-05], 0, 2.8410913944244385, 1579873046.9744334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[5.8931598432980635e-05], 0, 3.6346611976623535, 1579873049.8129618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.139638720077732e-05], 0, 2.9455690383911133, 1579873052.6469698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.3225983180999626e-05], 0, 2.7398812770843506, 1579873055.4095287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.532651671183379e-05], 0, 1.2036001682281494, 1579873056.638506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.856348395244256e-05], 0, 2.7802822589874268, 1579873059.4574778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.5565097186096e-05], 0, 2.9356179237365723, 1579873062.3042789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.296863120680574e-05], 0, 2.689251184463501, 1579873064.8645055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.888708379950357e-05], 0, 2.789411783218384, 1579873067.658062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.674724391117479e-05], 0, 3.0753157138824463, 1579873070.5130923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001198214192051493], 0, 3.072510004043579, 1579873073.3351269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.440098576122672e-05], 0, 1.2455148696899414, 1579873074.5646455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.334405748413587e-05], 0, 2.74314022064209, 1579873076.9928157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00013669592410525425], 0, 5.074945688247681, 1579873079.8392234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.110689180317715e-05], 0, 1.2992515563964844, 1579873081.0712807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2554815734356779e-05], 0, 1.9911768436431885, 1579873083.0926032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5471298039149567e-05], 0, 2.8320906162261963, 1579873085.7691538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.557653515739923e-05], 0, 2.811744451522827, 1579873088.4917922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.177901668737795e-05], 0, 2.9541571140289307, 1579873091.3362648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.1994273262847e-05], 0, 2.5858137607574463, 1579873093.8317187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.5674673044689694e-05], 0, 2.8422200679779053, 1579873096.6914978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.314094058243307e-05], 0, 2.9322762489318848, 1579873099.5306506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.0282015236858686e-05], 0, 2.7984085083007812, 1579873102.3248916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.304446973538266e-05], 0, 1.2362685203552246, 1579873104.6736326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.68985120706575e-05], 0, 2.7910313606262207, 1579873107.4398537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010942550076419213], 0, 1.3118116855621338, 1579873108.671083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.611547191818137e-05], 0, 2.599815845489502, 1579873111.2586405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.608820079861111e-05], 0, 3.4017512798309326, 1579873114.1044774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010126794801856032], 0, 2.874140501022339, 1579873116.9459398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1000000000.0], 2, 0.29962754249572754, 1579873103.159943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[1.904794413737384e-05], 0, 2.697467803955078, 1579873119.594145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011104859166609081], 0, 2.8476736545562744, 1579873122.4277818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012087985857246202], 0, 1.73252534866333, 1579873123.6638198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.415898080185431e-05], 0, 2.646599769592285, 1579873126.2192748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.35123595932909e-05], 0, 2.9760994911193848, 1579873129.015249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011853601647945611], 0, 2.937798261642456, 1579873131.8390694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010592899771768449], 0, 1.886258840560913, 1579873133.6043074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.22030949592590332, 1579873103.1603472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9090929065743945e-05], 0, 2.7471020221710205, 1579873136.2726324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.229497840858292e-05], 0, 2.8491530418395996, 1579873139.1157463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[2.314621058154788e-05], 0, 2.428394079208374, 1579873141.4852598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.3016228675842285, 1579873103.160545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.759775459551694e-05], 0, 1.2627146244049072, 1579873142.7315736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.330706121702794e-05], 0, 2.8681747913360596, 1579873145.5382094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.725285790326313e-05], 0, 1.236562728881836, 1579873146.768621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.615886701057876e-06], 0, 3.36474871635437, 1579873150.1692147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.3396637439727783, 1579873103.1607625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00015656142517605633], 0, 3.0445499420166016, 1579873153.012292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.9106087516121743e-05], 0, 2.624709367752075, 1579873155.5650723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.0409043342592946e-05], 0, 2.8204505443573, 1579873158.3605165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.8349912025929198e-05], 0, 2.48262095451355, 1579873160.7040439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.9583112756745725e-05], 0, 2.524096965789795, 1579873163.1107438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.454666154210029e-05], 0, 2.8716189861297607, 1579873165.9275682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.1509882645022183e-05], 0, 2.0688536167144775, 1579873167.9528553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.204389567737262e-05], 0, 2.695584297180176, 1579873170.6749449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.272121759005303e-05], 0, 2.8962252140045166, 1579873173.4780395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.813690870882612e-05], 0, 2.8221077919006348, 1579873176.2953763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011201340654957666], 0, 2.7878541946411133, 1579873179.114916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011214391515489814], 0, 2.7955400943756104, 1579873181.9445472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.299229452265954e-05], 0, 2.924795389175415, 1579873184.784251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011761385870122264], 0, 2.987072229385376, 1579873187.611209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.659488919331044e-05], 0, 2.3535830974578857, 1579873190.0056574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011337534409823267], 0, 2.848844528198242, 1579873192.8214073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.704593210283454e-05], 0, 2.712590456008911, 1579873195.570064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.977786009609026e-05], 0, 3.0329015254974365, 1579873198.3616118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.781774892387161e-05], 0, 2.8430569171905518, 1579873201.1660259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.274304386569289e-05], 0, 3.3774683475494385, 1579873203.9590166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.325970848025898e-05], 0, 3.1083824634552, 1579873206.8060517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.3403259672737716e-05], 0, 3.062627077102661, 1579873209.712114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00013409292986425338], 0, 2.806241989135742, 1579873212.5291083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.4160841901548235e-05], 0, 2.794938564300537, 1579873215.1224358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.835854117604435e-05], 0, 2.790621042251587, 1579873220.6393254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001344737289593977], 0, 1.22371506690979, 1579873221.869778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00012160591193396942], 0, 2.7868704795837402, 1579873224.6989756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.715099586626139e-05], 0, 2.8216755390167236, 1579873227.5138352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.239293218087235e-05], 0, 2.600682020187378, 1579873230.006913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011093842332852866], 0, 1.2372448444366455, 1579873231.2371435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.96804527383931e-05], 0, 1.9873900413513184, 1579873232.4710987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.118148618404601e-05], 0, 2.4246740341186523, 1579873234.870452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.323681835311097e-05], 0, 3.1121816635131836, 1579873237.6570988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.8911144952414615e-05], 0, 2.819131374359131, 1579873240.3782952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.796107478146853e-05], 0, 2.763695478439331, 1579873243.1244295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.591035418667398e-05], 0, 1.1947479248046875, 1579873244.3552465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.667914993588949e-05], 0, 3.916348457336426, 1579873247.1975398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.7046461620287076e-05], 0, 2.384150505065918, 1579873249.528728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[5.846658629948115e-05], 0, 2.9276952743530273, 1579873252.3681414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.382492509849764e-05], 0, 1.2933235168457031, 1579873253.6069112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.988022725663716e-05], 0, 5.125175714492798, 1579873256.39879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00014426333522932468], 0, 3.0988314151763916, 1579873259.2189546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[3.888742601865738e-05], 0, 2.8154423236846924, 1579873261.9298406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013069340029218406], 0, 3.372366189956665, 1579873264.7700875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011749856758164101], 0, 2.8820106983184814, 1579873267.5566435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.422022531345056e-05], 0, 1.5344538688659668, 1579873268.7846572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.637655030891438e-05], 0, 2.735395908355713, 1579873271.5323503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.794427707701637e-05], 0, 3.1834146976470947, 1579873274.3769135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.881668939318489e-05], 0, 2.4137120246887207, 1579873276.7409859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010918709481642939], 0, 2.885406255722046, 1579873279.561906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011781940139041347], 0, 2.942662477493286, 1579873282.3968735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.761541397566117e-05], 0, 2.8705170154571533, 1579873285.009681], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001185188682358117], 0, 3.0471036434173584, 1579873287.8609498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.105938600639866e-05], 0, 2.8140952587127686, 1579873290.5814714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.296269663974994e-05], 0, 2.8144516944885254, 1579873293.3893204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.367668726321967e-05], 0, 2.769163131713867, 1579873296.1606147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.218598737100383e-05], 0, 1.3176498413085938, 1579873297.3873017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.0292599413158178e-05], 0, 2.1956663131713867, 1579873299.4904227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.706443031412016e-05], 0, 3.105189561843872, 1579873302.2998452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011821343491275461], 0, 3.237907648086548, 1579873305.1521516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.982328516305701e-05], 0, 3.056720018386841, 1579873307.9794724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.652084722130005e-05], 0, 1.4166510105133057, 1579873309.2086518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010574108980405181], 0, 2.8499362468719482, 1579873312.0104818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.24448777128877e-05], 0, 3.041982889175415, 1579873314.800635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.7072074789706e-05], 0, 3.962045192718506, 1579873317.639471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.840556430446194e-05], 0, 3.2106435298919678, 1579873320.484094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011220733726415094], 0, 3.046893835067749, 1579873323.3185372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.480860756156127e-05], 0, 2.8094401359558105, 1579873326.1193986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[3.368837157178191e-05], 0, 2.8126494884490967, 1579873328.8450365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.0200600610959265e-05], 0, 2.6605396270751953, 1579873331.3162506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.792514619997075e-05], 0, 3.167219877243042, 1579873334.13109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.8261942332833e-05], 0, 2.8124020099639893, 1579873336.9742606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012402080076893502], 0, 3.973100185394287, 1579873342.6532464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010209229591116246], 0, 2.9442830085754395, 1579873345.4631724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[2.9369878718490684e-05], 0, 2.724821090698242, 1579873348.1179507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.66195449358835e-05], 0, 2.7808139324188232, 1579873350.9276736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.801835953515702e-05], 0, 2.214380979537964, 1579873352.899213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.614580801446793e-05], 0, 2.8045718669891357, 1579873355.715596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.2787484978822606e-05], 0, 2.7841978073120117, 1579873358.5416532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.69073895151103e-05], 0, 2.8187990188598633, 1579873361.3336182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.746758632478633e-05], 0, 4.092046737670898, 1579873364.1344402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.897664392657909e-05], 0, 2.7911953926086426, 1579873366.9685433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[5.2245760353238615e-05], 0, 2.689649820327759, 1579873369.5704978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011621716882369858], 0, 2.93375301361084, 1579873372.4204316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.373420688208141e-05], 0, 2.780691146850586, 1579873375.2311106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011751296530731993], 0, 2.905815362930298, 1579873378.052836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.295137507275902e-05], 0, 1.3288216590881348, 1579873379.2815056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010306502741608323], 0, 2.867812395095825, 1579873382.0603855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.239472536157024e-05], 0, 2.8174660205841064, 1579873384.8691998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001181600881984834], 0, 3.105278730392456, 1579873387.6976302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011719957817625191], 0, 2.9292330741882324, 1579873390.5298889], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.1110540029948106e-05], 0, 2.6701204776763916, 1579873393.2169693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010910792585784314], 0, 2.848128080368042, 1579873396.0376089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.959616371029441e-05], 0, 2.5217089653015137, 1579873398.504549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.7434798896955724e-05], 0, 2.7858312129974365, 1579873401.1956797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010985038396578197], 0, 1.3222954273223877, 1579873402.4264083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.756540024485799e-05], 0, 2.8205556869506836, 1579873405.2183242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.394590193449531e-05], 0, 1.409783124923706, 1579873406.448392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.479831441204055e-05], 0, 1.2079212665557861, 1579873407.6777394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.747785365992594e-05], 0, 1.291844129562378, 1579873408.916367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010305439495207668], 0, 3.053140878677368, 1579873411.7537649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.486618967346262e-05], 0, 2.7649896144866943, 1579873414.4156125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.787117169623969e-05], 0, 2.8965442180633545, 1579873417.1922634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013092463852866815], 0, 3.400522470474243, 1579873420.02203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011661357297612113], 0, 1.3186626434326172, 1579873421.2541249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.884152211514703e-05], 0, 2.785061836242676, 1579873424.0733833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.862750618500813e-05], 0, 2.802647352218628, 1579873426.8853025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.221943174063735e-05], 0, 2.847867488861084, 1579873429.725282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.78274173886701e-05], 0, 2.8500401973724365, 1579873432.50167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.867026635145783e-05], 0, 1.2714250087738037, 1579873433.732973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000133396804803058], 0, 2.8609731197357178, 1579873436.5574594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010137112376551025], 0, 2.8649656772613525, 1579873439.375247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012117305516770375], 0, 3.399029493331909, 1579873442.1935515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.841495276438167e-05], 0, 5.134530782699585, 1579873444.9985058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[2.3015431403895946e-05], 0, 2.4310412406921387, 1579873447.3715935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.201856456675005e-05], 0, 2.8435862064361572, 1579873450.1613247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.327498942906203e-05], 0, 2.9064996242523193, 1579873452.9998922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011621098935399768], 0, 2.9049689769744873, 1579873455.8245692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.181854917613999e-05], 0, 2.783881425857544, 1579873458.652267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012009195815849417], 0, 2.2007391452789307, 1579873459.8864827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.235930450478732e-05], 0, 2.625837802886963, 1579873463.16429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2299859083134537e-05], 0, 1.9536666870117188, 1579873465.160412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011947648100358422], 0, 1.7290112972259521, 1579873466.3931975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.389581138763755e-05], 0, 1.1985254287719727, 1579873467.6199324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.168344523015945e-05], 0, 2.9489119052886963, 1579873470.4234166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011897147560524174], 0, 3.3773107528686523, 1579873473.2568836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.5313447080407414e-05], 0, 2.7880969047546387, 1579873476.0733728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 64, 114, 114], "uint8"], ["TENSOR", [64, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 64, 114, 114, "uint8"], [64, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.432167654633142e-05], 0, 2.7674472332000732, 1579873478.8733754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.855224249751984e-05], 0, 3.113532304763794, 1579873485.330948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.1167257763184685e-05], 0, 2.9352383613586426, 1579873488.1764946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.923899372716874e-05], 0, 3.1128640174865723, 1579873491.0048785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.554725596273929e-05], 0, 3.1240322589874268, 1579873493.6335933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.323363651082776e-05], 0, 3.1126415729522705, 1579873496.392616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.601168015015437e-05], 0, 3.517273426055908, 1579873499.2042785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8298274900398408e-05], 0, 2.572596549987793, 1579873501.7564206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.242247765398773e-05], 0, 2.317095994949341, 1579873504.0310621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.7145097350217923e-05], 0, 2.9359683990478516, 1579873506.824138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.805028860923033e-05], 0, 2.8659374713897705, 1579873509.6264315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.2959349571588603e-05], 0, 2.7010045051574707, 1579873512.306532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8600603641071917e-05], 0, 2.5265450477600098, 1579873514.8365762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.623106159201403e-05], 0, 2.9902615547180176, 1579873517.663869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.873073345920856e-05], 0, 2.357334613800049, 1579873518.89866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.2902042392721106e-05], 0, 1.8714923858642578, 1579873520.7781174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[4.551020547945205e-05], 0, 3.399955987930298, 1579873523.5179136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9650742736248236e-05], 0, 2.626335620880127, 1579873526.1298926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.050571564996094e-05], 0, 2.929785966873169, 1579873528.9597306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.951758822736706e-05], 0, 2.594494581222534, 1579873531.5357718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.904694652965789e-05], 0, 2.932161808013916, 1579873534.3696768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0970462900112092e-05], 0, 2.5289154052734375, 1579873536.7803853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.7046693221642875e-05], 0, 2.775010585784912, 1579873539.5695157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.0266369398814325e-05], 0, 2.5918474197387695, 1579873542.1171455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.755774107063329e-05], 0, 2.990835189819336, 1579873544.9397893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.594428511681322e-05], 0, 2.804159641265869, 1579873547.6161556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.068172650902302e-05], 0, 2.9373536109924316, 1579873550.4170785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.9674357016239707e-05], 0, 2.505544424057007, 1579873552.8746438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.017849986189753e-05], 0, 2.689634084701538, 1579873555.460542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00017000197465825447], 0, 3.5882678031921387, 1579873558.3051329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[3.605159679364404e-05], 0, 2.8720204830169678, 1579873561.0023983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.335008804761117e-05], 0, 2.9207394123077393, 1579873563.8429422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00012381124411302982], 0, 2.5711681842803955, 1579873565.18184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.508900853874657e-05], 0, 3.9603543281555176, 1579873568.0320315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.018745818954075e-05], 0, 2.5770280361175537, 1579873570.5953197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.849194434251566e-05], 0, 2.50950026512146, 1579873573.1082852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.456862567132116e-05], 0, 1.6422951221466064, 1579873574.4474766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.97814327303491e-05], 0, 3.095576524734497, 1579873577.262084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.969010091072634e-05], 0, 3.2203032970428467, 1579873580.0737238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.287289933411673e-05], 0, 3.332165241241455, 1579873582.9015713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014450794827895305], 0, 3.8451666831970215, 1579873585.7465565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.2911303737052673e-05], 0, 2.410651445388794, 1579873588.0601146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.144263572023314e-05], 0, 2.9794089794158936, 1579873590.6811316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.752738712647526e-05], 0, 3.194716691970825, 1579873593.5187364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5404633594078854e-05], 0, 2.56744647026062, 1579873596.0922894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.29236531257629395, 1579873481.3255045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.307720195495112e-05], 0, 3.5526740550994873, 1579873598.8009446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.064629028388645e-05], 0, 5.187242746353149, 1579873601.6457021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016863867683749158], 0, 2.359595537185669, 1579873602.8784235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.446605416573598e-05], 0, 3.0158677101135254, 1579873608.0971785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.618810415779764e-05], 0, 3.1785805225372314, 1579873610.8905377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00013587522201284798], 0, 3.7496469020843506, 1579873613.692751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.118796200330406e-05], 0, 2.5802974700927734, 1579873616.2839081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7560648053901223e-05], 0, 2.655669689178467, 1579873618.8710861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.982054254368932e-05], 0, 2.7666983604431152, 1579873621.5837963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011931675324520661], 0, 1.6356775760650635, 1579873622.814819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.917368056444026e-05], 0, 3.125131130218506, 1579873625.5888448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.260881667595763e-05], 0, 3.1006932258605957, 1579873628.3594925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019247931990436343], 0, 4.717611312866211, 1579873631.1967459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2308640480041504, 1579873605.0698054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.046721034664239e-05], 0, 2.565453052520752, 1579873633.7704978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.061527961156399e-05], 0, 3.0520644187927246, 1579873636.564358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.827919275513581e-05], 0, 2.5458226203918457, 1579873639.1152225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[2.0232857947471397e-05], 0, 2.576741933822632, 1579873641.5521626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0382766079682078e-05], 0, 2.6264488697052, 1579873644.0702336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.378936125183309e-05], 0, 3.0119271278381348, 1579873646.910775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001689925201689546], 0, 3.5681920051574707, 1579873649.7318225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7932269661339154e-05], 0, 2.487398386001587, 1579873652.1452894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.9897207550105006e-05], 0, 2.7952663898468018, 1579873654.8664424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8619564612974808e-05], 0, 2.5311973094940186, 1579873657.40267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.5004754926300807e-05], 0, 2.597187042236328, 1579873659.9643471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.747385134348628e-05], 0, 3.30261492729187, 1579873662.776022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4291875672609648e-05], 0, 2.814373016357422, 1579873665.5702927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[5.8919082675865106e-05], 0, 3.003051280975342, 1579873668.4028482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0775505228738007e-05], 0, 2.507969856262207, 1579873670.8098896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.713958813175761e-05], 0, 3.1873679161071777, 1579873673.612936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.656144946093592e-05], 0, 3.125734329223633, 1579873676.4459903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.442394692498503e-05], 0, 2.4440224170684814, 1579873678.8596597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.316494440614979e-05], 0, 2.744178295135498, 1579873681.58734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.710276677966101e-05], 0, 3.305415391921997, 1579873684.3959982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.9559184605205116e-05], 0, 2.8877758979797363, 1579873687.1692886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9662650457782298e-05], 0, 2.651196002960205, 1579873689.744306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3251977380128754e-05], 0, 2.094249963760376, 1579873691.8008578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016116649885172243], 0, 3.8985116481781006, 1579873694.6418219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.971752438777302e-05], 0, 2.6097185611724854, 1579873697.2338886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019182185231464953], 0, 4.567919731140137, 1579873700.0752811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.203045730463587e-05], 0, 2.5840139389038086, 1579873702.4918602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.014103503400824e-05], 0, 2.411834239959717, 1579873704.789042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1289620581362468e-05], 0, 2.589782476425171, 1579873707.3336468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010191458599959242], 0, 3.1155059337615967, 1579873708.565501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.364968285529142e-05], 0, 2.9931368827819824, 1579873711.337525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.215210897287271e-05], 0, 3.257814884185791, 1579873714.1403258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.520653187899241e-05], 0, 2.6173477172851562, 1579873716.7384162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.2925329395196e-05], 0, 3.126347541809082, 1579873719.5697544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.180224161848104e-05], 0, 2.79443097114563, 1579873722.3383124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.1391481980830673e-05], 0, 2.4561779499053955, 1579873724.7362626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.5262316825322665e-05], 0, 2.845458984375, 1579873727.473319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.194954540882311e-05], 0, 1.4634947776794434, 1579873731.5916872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.3361271397220195e-05], 0, 3.3116090297698975, 1579873734.4091687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4826983129984682e-05], 0, 2.526888608932495, 1579873736.9137404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.1213739921399595e-05], 0, 3.0138001441955566, 1579873739.7584755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.88641125888061e-05], 0, 3.036052942276001, 1579873742.5600202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[5.809802468193384e-05], 0, 3.0267622470855713, 1579873745.3782327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.378290011851667e-05], 0, 2.9034838676452637, 1579873748.0751793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.000147292204566127], 0, 4.00048041343689, 1579873750.9282105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[5.106170809661345e-05], 0, 2.9930434226989746, 1579873753.7588828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.88268608184583e-05], 0, 2.600076675415039, 1579873756.3597343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.2488102204094439e-05], 0, 2.4416074752807617, 1579873758.6531062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.222117930062299e-05], 0, 3.2275829315185547, 1579873761.4585989], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.685332782394302e-05], 0, 1.4735865592956543, 1579873762.713923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.030997960893854e-05], 0, 1.4415006637573242, 1579873763.9514272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.110258714296955e-05], 0, 3.2686593532562256, 1579873766.6927464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.085898878867419e-05], 0, 2.8130695819854736, 1579873769.339732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.593095540275988e-05], 0, 3.593759536743164, 1579873772.1410465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.913745587188611e-05], 0, 3.7235589027404785, 1579873773.3762448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.055791802257247e-05], 0, 2.6360950469970703, 1579873775.95342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.433388472474393e-05], 0, 3.200098991394043, 1579873778.746467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.614676177918425e-05], 0, 3.2617006301879883, 1579873781.5235178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010659636888855713], 0, 2.691448926925659, 1579873784.0824916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.0791425435765008e-05], 0, 2.8773608207702637, 1579873786.7612092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[7.114164883699882e-05], 0, 4.440893173217773, 1579873789.5367203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6534210265235877e-05], 0, 2.8830418586730957, 1579873792.3070586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.92274627718393e-05], 0, 3.0744643211364746, 1579873795.1517181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.276969127902207e-05], 0, 2.032876968383789, 1579873797.1483507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.171138202045577e-05], 0, 2.5936338901519775, 1579873799.7294612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.463112386027235e-05], 0, 3.340292453765869, 1579873802.5464234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.486809022626545e-05], 0, 3.6137380599975586, 1579873805.3712108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.704336341306509e-05], 0, 3.126974105834961, 1579873808.2023907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.609220168027565e-05], 0, 3.2184691429138184, 1579873811.0416381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.18812360695444e-05], 0, 2.780715227127075, 1579873813.8167753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.614084566938233e-05], 0, 5.082518100738525, 1579873816.4934616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.909705266066747e-05], 0, 2.4063947200775146, 1579873818.9055998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.802786648568608e-05], 0, 3.0834176540374756, 1579873821.6540868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.562078787300982e-05], 0, 2.0072624683380127, 1579873822.8880813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.132970489392985e-05], 0, 2.8699862957000732, 1579873825.580855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.117659875695875e-05], 0, 3.2034964561462402, 1579873828.4085927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[5.949522577933986e-05], 0, 3.4055228233337402, 1579873831.163865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.4609659480734034e-05], 0, 2.7743401527404785, 1579873833.8510683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.897374485726027e-05], 0, 2.955003023147583, 1579873836.6880326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.0772545722336065e-05], 0, 2.575639009475708, 1579873839.277203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.405493785512774e-05], 0, 2.978736400604248, 1579873842.1117582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.749918116462976e-05], 0, 3.0951688289642334, 1579873844.9571369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.052490255414884e-05], 0, 2.998967170715332, 1579873847.7729316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.1459653147795183e-05], 0, 2.675131320953369, 1579873850.4233804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0494989915753644e-05], 0, 2.6834030151367188, 1579873853.0095253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.562495407570996e-05], 0, 2.929298162460327, 1579873858.129049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.13481427347412e-05], 0, 4.342485666275024, 1579873860.9770703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8200679065870492e-05], 0, 2.466888666152954, 1579873863.4215083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2228455765419144e-05], 0, 2.0857036113739014, 1579873865.466214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.272323180078741e-05], 0, 2.1646575927734375, 1579873867.561279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015324346640691817], 0, 4.940782785415649, 1579873870.4035292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.0421267220985736e-05], 0, 2.6506404876708984, 1579873872.9924946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.736847115968427e-05], 0, 2.971071481704712, 1579873875.8192136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6463322861969775e-05], 0, 2.1584136486053467, 1579873877.990329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.935628308950361e-05], 0, 2.785728693008423, 1579873880.6720705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.994970138057617e-05], 0, 2.1825480461120605, 1579873881.9012554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.976150083693681e-05], 0, 2.5179851055145264, 1579873884.4219272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0743933315199194e-05], 0, 2.6067049503326416, 1579873887.0298467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9982365838832928e-05], 0, 2.550299644470215, 1579873889.4951792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.103094634385735e-05], 0, 1.3141119480133057, 1579873890.72797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.871103241647729e-05], 0, 2.6365342140197754, 1579873893.2749107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6348737144443866e-05], 0, 2.7630279064178467, 1579873895.96248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.2289516942903857e-05], 0, 2.6199734210968018, 1579873898.4398625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.538517680446504e-05], 0, 3.368151903152466, 1579873901.2509174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1752590020469312e-05], 0, 2.6073718070983887, 1579873903.8504863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.024563418923672e-05], 0, 2.572652578353882, 1579873906.4106615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.1417344823202227e-05], 0, 2.4409565925598145, 1579873908.819234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3188498231452266e-05], 0, 2.828258514404297, 1579873911.602843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.009781925058342e-05], 0, 3.9528675079345703, 1579873914.4074278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8795924233063084e-05], 0, 2.7183337211608887, 1579873917.0485296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.051814780252859e-05], 0, 3.1573946475982666, 1579873919.8732054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.2641969389029226e-05], 0, 2.429387331008911, 1579873922.2273269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.01402236803854e-05], 0, 2.7161853313446045, 1579873924.8104515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.358117265061156e-05], 0, 2.7799744606018066, 1579873927.5514522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0558219840131754e-05], 0, 2.5925137996673584, 1579873930.124508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0635016190824297e-05], 0, 2.702786922454834, 1579873932.8190963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8190933867658863e-05], 0, 2.5874059200286865, 1579873935.358707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.95431481511211e-05], 0, 2.731381416320801, 1579873937.951332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.405051692029372e-05], 0, 4.639071226119995, 1579873940.7377894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5478286446679556e-05], 0, 2.9681708812713623, 1579873943.5947485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017222408551221602], 0, 4.004987716674805, 1579873946.4252217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.785922317295553e-05], 0, 2.910161256790161, 1579873949.2222664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.2196087827260987e-05], 0, 2.3573341369628906, 1579873951.4715827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014022129185710288], 0, 2.4229769706726074, 1579873953.2090418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.0486465375388718e-05], 0, 2.149651050567627, 1579873955.306491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[4.510430266714724e-05], 0, 1.3122410774230957, 1579873956.5360434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.0465218926736604e-05], 0, 2.574559211730957, 1579873959.0658422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.8618813446289592e-05], 0, 2.355806350708008, 1579873961.3521357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.361118887648708e-05], 0, 2.982353448867798, 1579873964.1690242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.690334902636237e-05], 0, 3.5516979694366455, 1579873966.9971998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.565397041640772e-05], 0, 3.0412909984588623, 1579873969.7885199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.125370879801735e-05], 0, 2.5708253383636475, 1579873972.3740318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014301932864593036], 0, 2.8919272422790527, 1579873974.145191], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.287883649503161e-05], 0, 3.030322551727295, 1579873979.2332778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[7.996389746177524e-05], 0, 3.210589647293091, 1579873982.041768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015636221596244132], 0, 4.902900457382202, 1579873984.8669033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.018485022630641e-05], 0, 3.070214033126831, 1579873987.6151047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00019418130171888333], 0, 4.742031812667847, 1579873990.424708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.457031532691198e-05], 0, 2.7755727767944336, 1579873993.172119], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8871528979785216e-05], 0, 2.347612142562866, 1579873995.465513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.169520354726502e-05], 0, 3.300313711166382, 1579873998.3074772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.2437485375744806e-05], 0, 2.8651845455169678, 1579874000.853902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.32369179746682e-05], 0, 2.731750011444092, 1579874003.5668879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.0319576909200245e-05], 0, 1.3169782161712646, 1579874004.7993493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.977589706073894e-05], 0, 3.074047565460205, 1579874007.6292703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.71540735932802e-05], 0, 3.246708631515503, 1579874010.4725168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.524851258480758e-05], 0, 2.0314345359802246, 1579874012.4412787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.0331893539696348e-05], 0, 2.5893518924713135, 1579874015.0153728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014428987971066263], 0, 3.638674020767212, 1579874017.8654935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.293888312395738e-05], 0, 2.8221428394317627, 1579874020.6118615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0534123793307253e-05], 0, 2.8887200355529785, 1579874023.2017457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.645943510466989e-05], 0, 2.9893598556518555, 1579874025.9965656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2627875211505922e-05], 0, 2.5065793991088867, 1579874028.3011255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[6.80564117870562e-05], 0, 3.3581533432006836, 1579874031.1364567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[7.833498460100365e-05], 0, 3.231912851333618, 1579874033.94422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.49923771034918e-05], 0, 3.627842664718628, 1579874036.7874758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0563683873759697e-05], 0, 2.4347052574157715, 1579874039.1692574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.876784509099078e-05], 0, 3.208798885345459, 1579874041.9545786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.06984360786509e-05], 0, 2.838935375213623, 1579874044.5766647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.1013611208762476e-05], 0, 2.6028804779052734, 1579874047.145861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.59684850249584e-05], 0, 2.827514410018921, 1579874049.9020925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014336012535816619], 0, 2.330559015274048, 1579874051.1392455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0606208007160415e-05], 0, 2.6362762451171875, 1579874053.7137914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.511266746807715e-05], 0, 3.164417028427124, 1579874056.5226152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.7481728398073054e-05], 0, 2.9145255088806152, 1579874059.2704747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.156547046961648e-05], 0, 2.9592111110687256, 1579874062.0686746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2505679219845405e-05], 0, 1.240957260131836, 1579874063.2959974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.428770275979557e-05], 0, 3.2862660884857178, 1579874066.1009827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.3405261998770694e-05], 0, 2.310835123062134, 1579874068.413078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.9985926928893253e-05], 0, 2.488926887512207, 1579874070.7152047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2180852391896328e-05], 0, 2.499626636505127, 1579874072.9849017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001739809921679539], 0, 3.5014898777008057, 1579874075.802026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.970876576376554e-05], 0, 3.381634473800659, 1579874078.648151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.791030664486688e-05], 0, 2.9144880771636963, 1579874081.388938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[7.317684174779262e-05], 0, 3.1123080253601074, 1579874084.2311954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00015414085457843982], 0, 3.805541515350342, 1579874087.0794117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.794691940013778e-05], 0, 2.9823336601257324, 1579874089.8674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7056394623943033e-05], 0, 2.8156824111938477, 1579874092.5556257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.367109440387045e-05], 0, 2.8876585960388184, 1579874095.2692873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9919772278361436e-05], 0, 2.5490260124206543, 1579874097.754043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.229714385419423e-05], 0, 2.8323419094085693, 1579874100.542722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.993891048928639e-05], 0, 2.4570419788360596, 1579874105.0485907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.678486539833531e-05], 0, 3.218892812728882, 1579874107.8929543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00012752433593968165], 0, 2.312455892562866, 1579874109.4986765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[7.610617438744258e-05], 0, 3.2379438877105713, 1579874112.305334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.0567114437086094e-05], 0, 3.004523515701294, 1579874115.1266246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4881227558061114e-05], 0, 2.5673282146453857, 1579874117.6846566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2759670248825207e-05], 0, 2.3741986751556396, 1579874120.0617585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.665487844158349e-05], 0, 3.1899049282073975, 1579874122.8637428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.730565701234328e-05], 0, 1.9765615463256836, 1579874124.0940807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0396764393082947e-05], 0, 2.5796024799346924, 1579874126.6748033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.6290484374540645e-05], 0, 2.820891857147217, 1579874129.452429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.639674517967343e-05], 0, 2.936699151992798, 1579874132.2215736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.872733423484662e-05], 0, 2.3625049591064453, 1579874134.5438585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.581232021609601e-05], 0, 2.3769328594207764, 1579874136.8902678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014109102010050252], 0, 2.8680222034454346, 1579874138.613815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.1707089551382295e-05], 0, 2.778118371963501, 1579874141.294629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.132831993694684e-05], 0, 2.6427743434906006, 1579874143.9121368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0826943514327773e-05], 0, 2.6683349609375, 1579874146.587911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.158964088924352e-05], 0, 2.756896734237671, 1579874149.1222517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00017023743529211957], 0, 1.9915771484375, 1579874150.3565705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0230967255457425e-05], 0, 2.847684860229492, 1579874152.9402738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.692830191288314e-05], 0, 1.5374484062194824, 1579874154.1698773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[4.57632772447581e-05], 0, 2.936429738998413, 1579874156.9393456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.633846086997815e-05], 0, 3.2431397438049316, 1579874159.7685952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.448381315789474e-05], 0, 3.1810312271118164, 1579874162.6067233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.40941429138183594, 1579874102.036324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8510860763798065e-05], 0, 2.5601210594177246, 1579874165.144864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[5.7760151391546044e-05], 0, 2.9642415046691895, 1579874167.9648366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.991517210718636e-05], 0, 2.6354329586029053, 1579874170.572963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.0853578264432027e-05], 0, 2.586057424545288, 1579874173.069698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.871664885677365e-05], 0, 2.563323497772217, 1579874175.5965266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.358853413617416e-05], 0, 3.7861835956573486, 1579874178.393498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.866049042652982e-05], 0, 2.862243890762329, 1579874180.983004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.873267593292826e-05], 0, 2.556936740875244, 1579874183.524233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.6420627655577075e-05], 0, 2.9875714778900146, 1579874186.3499804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.2991364230198405e-05], 0, 2.4473822116851807, 1579874188.7318985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.3049076414312008e-05], 0, 2.3883066177368164, 1579874191.0455287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8247912090835273e-05], 0, 2.4007794857025146, 1579874193.381971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.011870649500016e-05], 0, 2.9914064407348633, 1579874196.1503341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.696135384661277e-05], 0, 2.9520440101623535, 1579874198.9265153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014528142093056965], 0, 2.7758567333221436, 1579874200.164561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.156715682709501e-05], 0, 2.5699217319488525, 1579874202.714703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.026109172096589e-05], 0, 2.9816982746124268, 1579874205.4898329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.1585387329119506e-05], 0, 2.77236270904541, 1579874208.0920715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.204526028583803e-05], 0, 1.4048709869384766, 1579874209.3234549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.023820693783196e-05], 0, 2.652332067489624, 1579874211.9310763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.512973718250236e-05], 0, 3.270787477493286, 1579874214.7788894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.619354847169008e-05], 0, 2.7426137924194336, 1579874217.4951398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[8.066689105808629e-05], 0, 1.6058361530303955, 1579874220.185528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.073727014254487e-05], 0, 2.4594273567199707, 1579874222.595792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.910565719267655e-05], 0, 1.2806899547576904, 1579874223.8255773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.34805468468086e-05], 0, 2.310462713241577, 1579874226.1111312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9301429907584747e-05], 0, 2.8012802600860596, 1579874228.889177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0633119042894e-05], 0, 2.7517969608306885, 1579874231.4705336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.198220129310345e-05], 0, 3.2953994274139404, 1579874234.2592874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[7.510441809988734e-05], 0, 2.469740629196167, 1579874235.4925532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1451496961912047e-05], 0, 2.6349573135375977, 1579874238.127849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.541147802789632e-05], 0, 2.0919060707092285, 1579874240.188103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.528520009435632e-05], 0, 2.7615339756011963, 1579874242.9011643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.166517370892019e-05], 0, 3.597846031188965, 1579874245.6416228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.7314205994625037e-05], 0, 2.8077898025512695, 1579874248.4548342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002194006871249318], 0, 3.457812547683716, 1579874251.289897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9505883716207983e-05], 0, 2.711343765258789, 1579874253.8526254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001009271732418525], 0, 2.993391752243042, 1579874256.6533787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[7.456924422792759e-05], 0, 3.159661054611206, 1579874259.5024416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.0723924788816948e-05], 0, 2.5831446647644043, 1579874262.0772521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.74767926329748e-05], 0, 2.9152064323425293, 1579874264.9115868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2959732522309817e-05], 0, 2.3180761337280273, 1579874267.2366893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.1279772144367024e-05], 0, 2.5488646030426025, 1579874269.6921742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.8085500953489124e-05], 0, 2.769087553024292, 1579874272.3289394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.0328432089765578e-05], 0, 2.617427349090576, 1579874274.855184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.701229411973204e-05], 0, 3.2170073986053467, 1579874277.6863635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.519515292198488e-05], 0, 3.0171759128570557, 1579874280.4987864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6249153729043617e-05], 0, 2.537036418914795, 1579874283.042398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.316526048365783e-05], 0, 2.705315113067627, 1579874285.7086387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.733842009843844e-05], 0, 2.6098334789276123, 1579874288.3106441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.510944108273665e-05], 0, 3.868412733078003, 1579874291.091103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.773324912502792e-05], 0, 2.949467420578003, 1579874293.8289154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0372254859001586e-05], 0, 2.6777145862579346, 1579874296.5080683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [128, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [128, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.0031864161406735e-05], 0, 2.65733003616333, 1579874299.0608904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.38963201038961e-05], 0, 2.8273606300354004, 1579874309.943104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00013698149948875255], 0, 3.09635329246521, 1579874312.7149086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00018147565089557283], 0, 2.8785483837127686, 1579874315.5514987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0003114260209180709], 0, 3.050987958908081, 1579874318.3891792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022058877128022954], 0, 2.852983236312866, 1579874321.2303321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.819435762297586e-05], 0, 2.7320241928100586, 1579874324.0122375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[9.520358181279621e-05], 0, 2.9868223667144775, 1579874326.8380938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002193003333333333], 0, 2.998126983642578, 1579874329.6742454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000231029644177052], 0, 2.9588499069213867, 1579874332.5161114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002168813948683322], 0, 3.062882423400879, 1579874335.3495505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 495, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[5.32909126986794e-05], 0, 3.128336191177368, 1579874338.1507392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.184541114803707e-05], 0, 2.8560543060302734, 1579874340.891155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010917912989467998], 0, 2.841717004776001, 1579874343.737706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002729559150127227], 0, 4.526257514953613, 1579874346.579296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 508, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00026445622151172323], 0, 9.949339151382446, 1579874349.4254763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011623122861463134], 0, 2.9153807163238525, 1579874352.268796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002188888425687576], 0, 3.0391809940338135, 1579874355.1120672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.343338294640075e-05], 0, 3.8472042083740234, 1579874357.969062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 493, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.9041987117649422e-05], 0, 2.9113690853118896, 1579874360.5427582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011526430099101175], 0, 1.5521883964538574, 1579874361.773057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001994430591504075], 0, 3.117116689682007, 1579874364.6191509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[5.133812361078858e-05], 0, 2.810333013534546, 1579874367.3448937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010016092683225254], 0, 2.8217732906341553, 1579874370.202969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016323070302474792], 0, 4.168077707290649, 1579874373.0272148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00023700988597113792], 0, 1.787583827972412, 1579874374.2641287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00021607488011264584], 0, 2.9805965423583984, 1579874377.100249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011118422678396873], 0, 3.352686882019043, 1579874379.9107006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.062138273988789e-05], 0, 2.6395528316497803, 1579874382.457911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019932906001971903], 0, 2.8782620429992676, 1579874385.3065953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.7305173508432145e-05], 0, 1.5577373504638672, 1579874386.5408177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.000310793355105973], 0, 3.0928404331207275, 1579874389.3855424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00013611604531927558], 0, 2.9534671306610107, 1579874392.206348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018596071298532417], 0, 1.262385368347168, 1579874393.4386604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00026307598812664906], 0, 4.48929238319397, 1579874396.2580016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.000145543595556201], 0, 1.5115852355957031, 1579874397.490004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.292984584480657e-05], 0, 2.882786989212036, 1579874400.3335218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00021667843273753527], 0, 3.0048036575317383, 1579874403.1738415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00023567661833137486], 0, 1.602792501449585, 1579874404.413318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00014154318580246914], 0, 2.8215012550354004, 1579874407.2375493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.9856878472441944e-05], 0, 2.755235195159912, 1579874410.0175114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002180637021137503], 0, 1.3167057037353516, 1579874411.250544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002218769300110742], 0, 1.2483084201812744, 1579874412.4838614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.437303360975998e-05], 0, 2.8124303817749023, 1579874415.324999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011060067891307362], 0, 2.8058300018310547, 1579874418.1378384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018471078958190543], 0, 2.870256185531616, 1579874420.9861608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001410870265268353], 0, 2.7985246181488037, 1579874423.8072813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.184451264608408e-05], 0, 2.740783214569092, 1579874426.5924454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00020099071927710843], 0, 1.2447431087493896, 1579874427.822768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010977334625492773], 0, 1.2836713790893555, 1579874436.5558162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.676815929368898e-05], 0, 1.391275405883789, 1579874437.7897468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002168439351103931], 0, 2.907987356185913, 1579874440.627726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00027798955250088686], 0, 3.2165164947509766, 1579874443.4041357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.109469700633628e-05], 0, 2.447519302368164, 1579874445.8375194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.571282091949408e-05], 0, 3.769099712371826, 1579874449.634849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013027035858544894], 0, 2.7949635982513428, 1579874452.4631095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00022253593444444445], 0, 1.3304860591888428, 1579874453.695444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00020159095254496746], 0, 3.0205085277557373, 1579874456.4891837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.2818610668182373, 1579874428.541498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013519582135971162], 0, 2.8224380016326904, 1579874459.3476849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0002274156885900399], 0, 1.3928544521331787, 1579874460.6652434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011464523931990284], 0, 3.075927495956421, 1579874463.4893038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.688891841507416e-05], 0, 1.3171851634979248, 1579874464.7219296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00014433519242789536], 0, 3.197826385498047, 1579874467.5688415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001116308065428946], 0, 3.1900999546051025, 1579874470.417759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002322092709348179], 0, 1.331787109375, 1579874471.651489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00019112550632005725], 0, 3.419501543045044, 1579874474.476751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002616983048142334], 0, 2.15144419670105, 1579874475.7115595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011610095955722761], 0, 2.8752212524414062, 1579874478.5361938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.0078985930158056e-05], 0, 2.790254592895508, 1579874481.1932104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010868044586673852], 0, 2.8328797817230225, 1579874484.035195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 507, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002641912060268588], 0, 10.012676477432251, 1579874486.8820486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010723696199397793], 0, 2.832150459289551, 1579874489.7057676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002641521117695473], 0, 3.669124126434326, 1579874492.5412343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.890110280155642e-05], 0, 2.72749924659729, 1579874495.1989684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010978659778876529], 0, 2.9193878173828125, 1579874498.015598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002169576494153313], 0, 2.2484548091888428, 1579874499.251829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011016656686626747], 0, 2.8174757957458496, 1579874502.0703638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00012984618925612775], 0, 5.304653167724609, 1579874504.7675958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00024722363559711793], 0, 4.510655403137207, 1579874507.6138787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011781107254341614], 0, 2.8950343132019043, 1579874510.4464307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.4232900104148585e-05], 0, 2.805647611618042, 1579874513.2275138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0002187970811777077], 0, 1.3726301193237305, 1579874514.502679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.502996774266213e-05], 0, 2.7971420288085938, 1579874517.2531059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000127775837653045], 0, 2.804488182067871, 1579874520.0802457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.000111942030656729], 0, 3.0744831562042236, 1579874522.8899486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 492, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00023964795672150587], 0, 4.005572080612183, 1579874525.7432468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.192674161793372e-05], 0, 2.403855323791504, 1579874528.15632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.390438361893698e-05], 0, 2.901569366455078, 1579874531.0043943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00014540251308852936], 0, 3.9180734157562256, 1579874533.8252957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 482, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022762090650636492], 0, 3.3309271335601807, 1579874536.6657891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.9874364776800255e-05], 0, 2.7281036376953125, 1579874539.3734002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00023880850952834684], 0, 1.4233641624450684, 1579874540.6085813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.34639802099016e-05], 0, 2.800269365310669, 1579874543.3174903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00014586733281902342], 0, 2.9708821773529053, 1579874546.1486204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.0121587853052818e-05], 0, 2.5120797157287598, 1579874548.6459877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00020952739586688136], 0, 2.910656452178955, 1579874551.4014146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.604632040306084e-05], 0, 1.1990656852722168, 1579874560.401481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00019657630437340653], 0, 1.3206589221954346, 1579874561.6364803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 499, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011535682051873199], 0, 3.51729154586792, 1579874562.8713238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001137329069820332], 0, 1.3192710876464844, 1579874564.101576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00022069755792951542], 0, 1.2683379650115967, 1579874565.3359177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00022065002434021604], 0, 2.953012704849243, 1579874568.1770816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00020443635241606828], 0, 1.3429064750671387, 1579874569.4619765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013211662564820148], 0, 2.7969744205474854, 1579874572.2889974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019340034432940045], 0, 2.7821035385131836, 1579874575.116239], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00021554035938125085], 0, 3.919828414916992, 1579874577.9650056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022564970317067687], 0, 1.228821039199829, 1579874579.19744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 486, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022953785835434334], 0, 1.7770180702209473, 1579874580.4328377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 505, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002739708906064209], 0, 10.119872808456421, 1579874583.2789845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00023440551182946824], 0, 1.5767066478729248, 1579874584.5153632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002727267897426859], 0, 2.9084155559539795, 1579874587.2582328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002215502174568375], 0, 2.9957382678985596, 1579874590.1051595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 481, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022888885913290691], 0, 3.398578405380249, 1579874592.9440877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019848607989690723], 0, 1.4337215423583984, 1579874594.1794536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011771409278198807], 0, 2.868037462234497, 1579874596.996835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019059022126606152], 0, 2.9205658435821533, 1579874599.8414404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.606297807109144e-05], 0, 2.908968448638916, 1579874602.6251173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 498, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002028096090829256], 0, 5.17023229598999, 1579874605.473026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.795276548483554e-05], 0, 3.322791576385498, 1579874608.3038852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3548922859437753e-05], 0, 2.753399133682251, 1579874610.9103522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002675037407908077], 0, 3.024146556854248, 1579874613.7065053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.566260816152121e-05], 0, 2.7489981651306152, 1579874616.4649708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00022575760306093793], 0, 3.16611647605896, 1579874619.300445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012350189693979802], 0, 3.365032434463501, 1579874622.1250012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.022724141813627e-05], 0, 2.6068248748779297, 1579874624.681029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00013551780954388333], 0, 3.253652811050415, 1579874627.5092473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00016637332491088277], 0, 2.8261499404907227, 1579874630.3084872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012356224616932363], 0, 2.9971606731414795, 1579874633.1195655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013963071137609886], 0, 3.25119948387146, 1579874635.9447122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011776501991621959], 0, 2.9845430850982666, 1579874638.7655416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00018796656065036847], 0, 2.836850643157959, 1579874641.5973463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012321151997196915], 0, 2.943657398223877, 1579874644.3892505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.8652605628164067e-05], 0, 2.7412667274475098, 1579874646.952181], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00024064383142389525], 0, 3.0923774242401123, 1579874649.804349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019453766953257448], 0, 2.9356274604797363, 1579874652.6327033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00023878082292659678], 0, 1.440861701965332, 1579874653.8638952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011464634364506679], 0, 2.878143072128296, 1579874656.6888008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011279338180588434], 0, 4.254601240158081, 1579874657.9220738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 506, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00021910328148854963], 0, 10.0695059299469, 1579874660.7611756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.729383053748716e-05], 0, 2.359281063079834, 1579874662.9594493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021673637125506072], 0, 3.1452648639678955, 1579874665.7935739], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001198446151607849], 0, 2.896733522415161, 1579874668.6235147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013670314652233206], 0, 3.0487828254699707, 1579874671.4478693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012119365572041876], 0, 2.9206244945526123, 1579874674.279168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013144804370472858], 0, 2.814878225326538, 1579874687.472054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.576317126731404e-05], 0, 2.6247541904449463, 1579874690.054572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.6372398139567414e-05], 0, 2.8743581771850586, 1579874692.72886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011370970903413526], 0, 2.918050765991211, 1579874695.5527658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00012924487704130643], 0, 4.123988628387451, 1579874698.3989532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.371915942830798e-05], 0, 2.5498592853546143, 1579874700.9980595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002179608333567712], 0, 2.8132097721099854, 1579874703.7381861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00022048836094024606], 0, 1.3873896598815918, 1579874704.9780815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022899321688977497], 0, 3.3270461559295654, 1579874707.8164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.658532831671199e-05], 0, 2.871945381164551, 1579874710.626558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.1282496683555965e-05], 0, 2.4240100383758545, 1579874713.0994594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001310613253080878], 0, 2.8059298992156982, 1579874715.9272656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.17605233192443848, 1579874675.8408704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.6625698376116866e-05], 0, 2.773883104324341, 1579874718.760731], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002165571628594464], 0, 2.9032137393951416, 1579874721.5967774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022336990276538803], 0, 1.2936267852783203, 1579874722.82776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00027280213360323887], 0, 3.7576119899749756, 1579874725.6783774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019880693199524627], 0, 2.691594362258911, 1579874728.3488224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001846428576516544], 0, 2.8389501571655273, 1579874731.1768937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018995223507242963], 0, 2.9718525409698486, 1579874734.0151036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001625684205128205], 0, 2.8319239616394043, 1579874736.8613553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002732826416423295], 0, 3.244277000427246, 1579874739.6738985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00021069988325620527], 0, 1.2060792446136475, 1579874740.9073746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[5.6757630578264455e-05], 0, 2.7048139572143555, 1579874743.5851848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016269347154142193], 0, 2.8145735263824463, 1579874746.41587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021962631703573778], 0, 1.2756335735321045, 1579874747.6518047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00018835717645951036], 0, 1.2206833362579346, 1579874748.881709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00020158885267242458], 0, 2.9265403747558594, 1579874751.7186632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.9415415525392706e-05], 0, 2.971524477005005, 1579874754.5716963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022444067946577627], 0, 2.833116292953491, 1579874757.4112196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00022244164742353265], 0, 2.9978115558624268, 1579874760.254234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00021267992454068242], 0, 3.0101664066314697, 1579874763.0989656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013823206153577966], 0, 3.5935423374176025, 1579874765.9021351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.2791119803278685e-05], 0, 2.7137956619262695, 1579874768.563797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.284939220069548e-05], 0, 1.2520554065704346, 1579874769.8030775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.7917763322793904e-05], 0, 1.300658941268921, 1579874771.0381832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016219411629778672], 0, 2.8984227180480957, 1579874773.876674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019859301109467455], 0, 2.927874803543091, 1579874776.7122695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 488, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00016017478442516704], 0, 11.520325899124146, 1579874779.545815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 496, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1000000000.0], 6, 10, 1579874684.7373402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.969520630015181e-05], 0, 1.320481538772583, 1579874780.8874676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00023623831878113097], 0, 3.3511390686035156, 1579874783.7318156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022034184230611967], 0, 2.862013578414917, 1579874786.577789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.637930723152425e-05], 0, 2.299424648284912, 1579874788.8660562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012047638209246473], 0, 2.798973798751831, 1579874791.6935847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.04084652715655e-05], 0, 2.771939754486084, 1579874794.4761472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002146767805873831], 0, 3.019381046295166, 1579874797.3355634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001191678022867325], 0, 2.7844629287719727, 1579874800.1613858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.998062506225719e-05], 0, 1.3343315124511719, 1579874805.281653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00022071320790448745], 0, 2.8691084384918213, 1579874808.1205127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.723869508847503e-05], 0, 2.7961807250976562, 1579874810.9251595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0003112585848619425], 0, 3.0582869052886963, 1579874813.7679439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.8109835857805255e-05], 0, 2.729236125946045, 1579874816.5144436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00026616454430171275], 0, 3.0621140003204346, 1579874819.3644805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002631663796342066], 0, 3.4304943084716797, 1579874822.1829648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 494, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00024598765807533937], 0, 3.975820779800415, 1579874825.029856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 503, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.01287483895038e-05], 0, 3.2153661251068115, 1579874827.8745215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001252950824325375], 0, 2.952216863632202, 1579874830.710265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.133585473092764e-05], 0, 2.7861475944519043, 1579874833.3935678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0002222739296805679], 0, 1.188814640045166, 1579874834.6238227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00018892060011689072], 0, 2.853236198425293, 1579874837.4693713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00025340819620253165], 0, 1.2715771198272705, 1579874838.7030404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.997332127145424e-05], 0, 2.7888073921203613, 1579874841.2843168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00026708709948598905], 0, 6.194114923477173, 1579874844.1306171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.025884112773919e-05], 0, 3.4016480445861816, 1579874846.9163344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00021842276029636085], 0, 1.3992083072662354, 1579874848.1521327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00013123492896130345], 0, 2.9366567134857178, 1579874850.9880652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3732336549319164e-05], 0, 2.5017499923706055, 1579874853.5289676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00022649101844233224], 0, 3.0907273292541504, 1579874856.3453767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001319486692686935], 0, 2.798682689666748, 1579874859.173823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001935422919722115], 0, 2.2585387229919434, 1579874860.4133508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019131515845719198], 0, 2.9772636890411377, 1579874863.1684256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.42410250493396e-05], 0, 1.3286395072937012, 1579874864.4682035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.117005812371214e-05], 0, 2.796818494796753, 1579874867.2410824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011762205588235295], 0, 2.796647548675537, 1579874870.0570357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00018894617603773585], 0, 1.2602896690368652, 1579874871.2868354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.115680063560524e-05], 0, 2.903090715408325, 1579874874.115931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00023445825748362958], 0, 1.5165700912475586, 1579874875.3524284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011808260224586288], 0, 2.859210252761841, 1579874878.1660535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.000217170755846965], 0, 3.0977137088775635, 1579874881.0017686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00021049826898981988], 0, 2.8255207538604736, 1579874883.8433502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.884069626209714e-05], 0, 2.4346652030944824, 1579874885.0780988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012470204739929605], 0, 2.919102907180786, 1579874887.888954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[8.548876201818968e-05], 0, 2.853623628616333, 1579874890.6709855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00012240301575283918], 0, 1.317197322845459, 1579874891.9015713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00013476244086832622], 0, 3.1919620037078857, 1579874894.7334332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[9.412251183275588e-05], 0, 2.819227457046509, 1579874897.5530238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.271885605330309e-05], 0, 2.6797194480895996, 1579874900.2179463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011229652092372288], 0, 3.0805227756500244, 1579874903.0462832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023521705839628124], 0, 3.053844928741455, 1579874905.9022257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.427782103171384e-05], 0, 2.7858128547668457, 1579874908.696793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002223206629834254], 0, 2.940153121948242, 1579874911.5350351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.24342543888926e-05], 0, 2.7290351390838623, 1579874914.3047044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011526499084197075], 0, 2.7980175018310547, 1579874917.147151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002621350899133562], 0, 6.139149188995361, 1579874919.9788144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001167857212518195], 0, 2.819047451019287, 1579874922.8039024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012012614962036624], 0, 2.8838765621185303, 1579874928.6014352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0002770155986696231], 0, 2.9149856567382812, 1579874931.4526734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010976561440561366], 0, 2.772568464279175, 1579874934.2627673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.388250384202807e-05], 0, 2.7887444496154785, 1579874936.9961112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00016252395706078016], 0, 5.621038436889648, 1579874939.8387876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00010445871274611398], 0, 1.4720687866210938, 1579874941.080863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019633827118437119], 0, 2.923872470855713, 1579874943.9107468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.950457259535327e-05], 0, 1.19041109085083, 1579874945.14163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.586854014482627e-05], 0, 1.3271806240081787, 1579874946.5047317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[1.8620400843389315e-05], 0, 2.3495912551879883, 1579874948.7931201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011618009053348796], 0, 2.9057655334472656, 1579874951.6144626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002167983279838166], 0, 3.0938706398010254, 1579874954.4518769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012987302540247553], 0, 2.7990474700927734, 1579874957.278409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011750230038802255], 0, 2.7943942546844482, 1579874960.105647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00027314281614839066], 0, 2.0295450687408447, 1579874961.3445811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00016550431265457543], 0, 2.868821144104004, 1579874964.1720133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.244943838270216e-05], 0, 2.6805050373077393, 1579874966.64274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001622349467097295], 0, 2.803776741027832, 1579874969.4738724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.075342468146759e-05], 0, 2.530463218688965, 1579874972.0381193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002005988772016869], 0, 2.8997604846954346, 1579874974.8868222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00031005060972302926], 0, 3.0449938774108887, 1579874977.7103186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00026305918044866545], 0, 3.638047695159912, 1579874980.548455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.0666207690597014e-05], 0, 2.8387463092803955, 1579874983.242678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001165263303454307], 0, 2.838911533355713, 1579874986.0602634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[1.530751860596341e-05], 0, 2.004991054534912, 1579874987.9946003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00022148719444826164], 0, 2.898751735687256, 1579874990.833487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011622841990555758], 0, 2.81042742729187, 1579874993.6490514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023551199741115558], 0, 1.4269797801971436, 1579874994.8834898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.664646003278373e-05], 0, 1.1952900886535645, 1579874996.113305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 489, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00021244766179760494], 0, 3.8733174800872803, 1579874998.9620328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.235062837600708, 1579874925.86866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011580693558613733], 0, 3.1581318378448486, 1579875001.8091207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.316234478760409e-05], 0, 1.2359297275543213, 1579875003.0440054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00016568392186209745], 0, 2.8348214626312256, 1579875005.8697147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001910287329229312], 0, 3.0355658531188965, 1579875008.7155287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011384603835647622], 0, 1.5154731273651123, 1579875009.9452949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002676296890294656], 0, 3.342813014984131, 1579875012.7787375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022298072761245676], 0, 2.95230770111084, 1579875015.6155434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00015892776271353806], 0, 3.153054714202881, 1579875018.4472213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00012558122660636306], 0, 2.941349983215332, 1579875021.2829359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021940382124863088], 0, 1.2769830226898193, 1579875022.515641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021822442430790006], 0, 2.863797664642334, 1579875025.3611531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.983271460313542e-05], 0, 2.8118550777435303, 1579875028.2083478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00021864938692579507], 0, 2.9469103813171387, 1579875031.0402064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.06767111937269e-05], 0, 2.6035940647125244, 1579875033.5917215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00022245363453038676], 0, 2.8994898796081543, 1579875036.4275842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00023965900297000296], 0, 3.057068347930908, 1579875039.273169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012980996674488227], 0, 2.7972605228424072, 1579875042.096406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.1687164306640625, 1579875042.6259134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012722625923301047], 0, 2.86480712890625, 1579875052.5488825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013907317869559172], 0, 1.2456865310668945, 1579875053.781356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 487, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[4.3946205134715755e-05], 0, 2.8864924907684326, 1579875056.543967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00019187754130850048], 0, 3.1060357093811035, 1579875059.377919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002382813642687981], 0, 3.0164291858673096, 1579875062.2147627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.132597674806613e-05], 0, 2.585252523422241, 1579875064.747668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002118447347025196], 0, 1.3930871486663818, 1579875065.9781237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5257297945590784e-05], 0, 2.8162171840667725, 1579875068.743356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018997762236966825], 0, 1.3085618019104004, 1579875069.975583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00027152808570379887], 0, 2.6909780502319336, 1579875072.5974324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0002380425714624881], 0, 1.513676404953003, 1579875073.8326504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00013793835125386464], 0, 5.890695810317993, 1579875076.6646087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001390235224719101], 0, 2.9324982166290283, 1579875079.4954376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.183131769051111e-05], 0, 2.8233377933502197, 1579875082.2231376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00020105002794759826], 0, 2.971242666244507, 1579875085.060693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.627978734878732e-05], 0, 3.0151824951171875, 1579875087.805459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00012890741919191918], 0, 2.8176913261413574, 1579875090.6391325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002387314190674191], 0, 3.197575330734253, 1579875093.4756255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00014840686909693454], 0, 2.9890758991241455, 1579875096.3126595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1000000000.0], 2, 0.597923994064331, 1579875045.4923055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 509, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00021773398389933701], 0, 10.102964878082275, 1579875099.172513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00022728251112119838], 0, 1.4873418807983398, 1579875100.4126692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8654551478114278e-05], 0, 2.2391750812530518, 1579875102.6487322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00021892438447899617], 0, 3.2942512035369873, 1579875105.4833953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00012518901979889313], 0, 3.0059561729431152, 1579875108.3108816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011807301768867925], 0, 1.200348138809204, 1579875109.5419095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001622107204928664], 0, 1.2194180488586426, 1579875110.773582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.7220829665026718e-05], 0, 2.5968222618103027, 1579875113.3773046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00021810536941842737], 0, 1.5097401142120361, 1579875114.615724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.000164368788261667], 0, 6.27996563911438, 1579875117.4591367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022498670893822943], 0, 2.7598154544830322, 1579875120.248447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0001967408195400039], 0, 1.5481219291687012, 1579875121.48339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00026443697139569294], 0, 3.754180431365967, 1579875124.3225944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00026304337604602507], 0, 4.5999369621276855, 1579875125.5652177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00021575040836358748], 0, 3.393796443939209, 1579875128.3990846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.658079190719965e-05], 0, 2.961416721343994, 1579875131.200027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00026377377837749426], 0, 3.7069156169891357, 1579875134.0454087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00021832925077650236], 0, 2.9984123706817627, 1579875136.8985577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0002729546279881816], 0, 1.3791215419769287, 1579875138.1513972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001191487994757536], 0, 1.2078099250793457, 1579875139.381055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013531112571237009], 0, 2.881209373474121, 1579875142.2214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.397255209246453e-05], 0, 2.737335681915283, 1579875144.8458786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022049325159327927], 0, 2.711453437805176, 1579875147.547419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019425473163977848], 0, 2.835127830505371, 1579875150.3884313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.000183362433477864], 0, 2.8712220191955566, 1579875153.2166874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.9534509421387456e-05], 0, 2.8080976009368896, 1579875156.0668135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 490, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00023792609116809118], 0, 2.2269811630249023, 1579875157.3054004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022080230292622613], 0, 2.843435764312744, 1579875170.3519676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.250412515823211e-05], 0, 2.9357669353485107, 1579875173.141004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00012679730279197799], 0, 3.9864068031311035, 1579875175.9873471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002433327819253438], 0, 3.420355796813965, 1579875178.828577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.120224514322088e-05], 0, 2.973975658416748, 1579875181.6772327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001238008782287823], 0, 3.365452289581299, 1579875184.5143297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011756177922648696], 0, 2.8121256828308105, 1579875187.3408554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022122582954294545], 0, 1.2503905296325684, 1579875188.5716767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010843001270184446], 0, 2.810283899307251, 1579875191.39721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 497, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022700013011993662], 0, 3.5090548992156982, 1579875192.6344898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000257028568427753], 0, 3.0969016551971436, 1579875195.4830284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3716140907534526e-05], 0, 2.5875489711761475, 1579875198.0646284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.856561436702045e-05], 0, 2.754659414291382, 1579875200.8459065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013501203885049723], 0, 2.8058533668518066, 1579875203.6694937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001085263965377333], 0, 2.8203125, 1579875206.4978456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001990010669980119], 0, 1.326878309249878, 1579875207.7309616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.220480904116404e-05], 0, 1.5900273323059082, 1579875208.9606292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.266498265325409e-05], 0, 2.7878518104553223, 1579875211.703859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.7878017722473605e-05], 0, 2.225715160369873, 1579875213.926345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 501, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022622732662748644], 0, 3.5222628116607666, 1579875215.1633177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019157448065561272], 0, 9.964097738265991, 1579875216.4038773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 485, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002287711895409911], 0, 1.8551442623138428, 1579875217.6406085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011426420597795365], 0, 2.84401273727417, 1579875220.485021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022449344092739137], 0, 2.823854446411133, 1579875223.3346617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00025060664463840397], 0, 1.2924094200134277, 1579875224.571501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579875167.6253505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00020147454748533633], 0, 3.0706496238708496, 1579875227.4389067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.0002207402927551845], 0, 3.096438407897949, 1579875230.3060288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011243709374557804], 0, 2.7905099391937256, 1579875233.1078417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002381775436490292], 0, 3.4089715480804443, 1579875235.9431572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.8760224081764606e-05], 0, 2.88368558883667, 1579875238.6993973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00022305872338530065], 0, 1.374598741531372, 1579875239.9316266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011217966318299783], 0, 2.8111987113952637, 1579875242.748485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 511, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[3.604022063441496e-05], 0, 3.28665828704834, 1579875245.5442283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[6.180656478549944e-05], 0, 2.7901055812835693, 1579875248.2990427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.303052337455126e-05], 0, 3.027076005935669, 1579875251.0852084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.072297111716621e-05], 0, 1.6322002410888672, 1579875252.314117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00018895347980802996], 0, 3.044043779373169, 1579875255.1564338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013341603886397608], 0, 2.8105056285858154, 1579875257.9834824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011175880479910714], 0, 1.2511932849884033, 1579875259.2141666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00017457091495294528], 0, 1.2130377292633057, 1579875260.44698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00021729803954802256], 0, 2.28775691986084, 1579875261.6820097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002623616046473838], 0, 6.221496105194092, 1579875264.531723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.7425048712801134e-05], 0, 3.004650592803955, 1579875267.3647275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[3.932938409777894e-05], 0, 2.709311008453369, 1579875270.0126686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019828782910925196], 0, 3.051165819168091, 1579875272.8532865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[1000000000.0], 2, 0.30318593978881836, 1579875167.626553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013797749799470945], 0, 2.8142521381378174, 1579875275.717561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00021944567479896415], 0, 3.150402069091797, 1579875282.2261515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011741386143339698], 0, 2.87532114982605, 1579875285.0432873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021772486953685583], 0, 1.3265855312347412, 1579875286.2752917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[7.276656889718945e-05], 0, 3.454899549484253, 1579875289.09722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001665103789888106], 0, 2.8303067684173584, 1579875291.9289782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.629081244264116e-05], 0, 2.747101068496704, 1579875294.7098603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.30046796798706055, 1579875276.632452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00024317595188335357], 0, 1.2753562927246094, 1579875295.9580672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001220935419921875], 0, 1.2335841655731201, 1579875297.1890101], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00022041623369803063], 0, 1.6910607814788818, 1579875298.429892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.249085255716657e-05], 0, 1.220801591873169, 1579875299.664306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.000261746445691906], 0, 2.900935411453247, 1579875300.9011893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[8.549485531697342e-05], 0, 1.2394649982452393, 1579875302.1305904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00023788744531020288], 0, 3.0186820030212402, 1579875304.9784403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.000165563016202742], 0, 2.869708776473999, 1579875307.7883592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00017375012107545532], 0, 1.3298020362854004, 1579875309.019863], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013580973713509843], 0, 1.563871145248413, 1579875310.2491658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011982232915709097], 0, 3.143249034881592, 1579875313.0976324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00022110857965282357], 0, 1.3361351490020752, 1579875314.3364177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00011176914533998062], 0, 2.836930751800537, 1579875317.1765904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002172795198783402], 0, 1.7534775733947754, 1579875318.4111335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00026458311955085867], 0, 6.194123983383179, 1579875321.240379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4255161393172763e-05], 0, 2.4436774253845215, 1579875323.7212982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022934077569562746], 0, 2.829909086227417, 1579875326.567495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.27616182437032e-05], 0, 3.0169363021850586, 1579875329.3423288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.312997064764279e-05], 0, 2.778729200363159, 1579875332.065772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.813117701213914e-05], 0, 2.660564422607422, 1579875334.7152436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00019437659502526236], 0, 1.3664195537567139, 1579875335.9496803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010996062214580468], 0, 2.833503484725952, 1579875338.7626348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.965770773997497e-05], 0, 1.2349963188171387, 1579875339.9919424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00021127352557712487], 0, 2.838369607925415, 1579875342.8271422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.606087119472414e-05], 0, 2.734137773513794, 1579875345.5880136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00013565218657487092], 0, 3.7434418201446533, 1579875348.372818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021882964118924788], 0, 2.860814332962036, 1579875351.2136104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 484, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.34792521778336e-05], 0, 2.8052053451538086, 1579875353.807792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001215740809037901], 0, 1.7609045505523682, 1579875355.0425131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011075153268292682], 0, 3.3632681369781494, 1579875357.8484116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.000216816317659805], 0, 1.5699269771575928, 1579875359.0823317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00021701374952994896], 0, 3.3822996616363525, 1579875361.9323683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012887141439859527], 0, 2.9462714195251465, 1579875364.7738178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.000202829026698722], 0, 2.8790929317474365, 1579875367.5998693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00018873127527772548], 0, 1.237016201019287, 1579875368.8318496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012296537450199203], 0, 2.921276569366455, 1579875371.6569223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.0037926517090795e-05], 0, 2.068126916885376, 1579875373.65165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019389593718166382], 0, 2.780465841293335, 1579875376.4685762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00014767434838828855], 0, 3.3054471015930176, 1579875379.2842515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0001396018754531331], 0, 3.1434478759765625, 1579875382.1295533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00024915055612087576], 0, 3.765559673309326, 1579875384.9807372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011992284307618591], 0, 1.5177125930786133, 1579875395.8954437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013487734107939716], 0, 3.196603536605835, 1579875398.716869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001980381219602518], 0, 3.0171210765838623, 1579875401.5504036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021757435909213727], 0, 2.931147336959839, 1579875404.3860002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002167882977861771], 0, 3.068071126937866, 1579875407.2212105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022210081898846494], 0, 1.2328472137451172, 1579875408.4513056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[6.751268080131447e-05], 0, 1.5132806301116943, 1579875409.7528553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00019864727851616742], 0, 1.2481868267059326, 1579875410.9829965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021823935040160645], 0, 3.4552009105682373, 1579875413.5104942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002061213439498593], 0, 2.9366917610168457, 1579875416.3481393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022617818870310523], 0, 2.842925548553467, 1579875419.1853986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.952431922982585e-05], 0, 2.9398152828216553, 1579875422.029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00019853422179708715], 0, 3.141608953475952, 1579875424.867164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0002172826787829833], 0, 3.95241379737854, 1579875427.7176821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019407674012048194], 0, 2.7973053455352783, 1579875430.5550482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002224084065903764], 0, 2.915424346923828, 1579875433.3965626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011557095855712005], 0, 2.8101894855499268, 1579875436.2083602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013166077137225917], 0, 2.7951481342315674, 1579875439.02992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00020860628927680798], 0, 1.4658207893371582, 1579875440.2704608], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00031185594871298625], 0, 3.062248706817627, 1579875443.115365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00018552301203926652], 0, 1.4453177452087402, 1579875444.3510287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 502, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[2.559492340774845e-05], 0, 2.905486822128296, 1579875446.9051383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011390516007933136], 0, 2.8152081966400146, 1579875449.7337747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00014643291289356683], 0, 12.205172061920166, 1579875452.5815322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1000000000.0], 2, 0.42453932762145996, 1579875394.7675376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00014106497278314312], 0, 2.8164594173431396, 1579875455.427488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00023523789396192744], 0, 3.0159125328063965, 1579875458.222002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[2.4157953981506122e-05], 0, 2.721820592880249, 1579875460.8088162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002205256972149815], 0, 2.924844741821289, 1579875463.6384945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00018350908041918213], 0, 2.854052782058716, 1579875466.4757028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00018773716871129805], 0, 2.800527572631836, 1579875469.3053234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.885832407133709e-05], 0, 1.2457373142242432, 1579875470.5347016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.494492202906072e-05], 0, 1.2220940589904785, 1579875471.764381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.52972225978514e-05], 0, 1.323049783706665, 1579875472.993678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.680500969537374e-05], 0, 2.8706583976745605, 1579875475.8419557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00022590851215058294], 0, 3.127243995666504, 1579875478.6842897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.856614365239667e-05], 0, 2.9612209796905518, 1579875481.4486775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002352591877197094], 0, 1.5555906295776367, 1579875482.6867085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001348354718875502], 0, 2.845193386077881, 1579875485.5245383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[4.086979294701489e-05], 0, 2.853071689605713, 1579875488.3636057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00010898086917538378], 0, 2.8283402919769287, 1579875491.1877174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00011872488762541806], 0, 3.2047247886657715, 1579875494.0062668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002215427404967751], 0, 2.8672714233398438, 1579875496.8501077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002729892818647265], 0, 1.414701223373413, 1579875498.1005688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013679551369224246], 0, 4.481755256652832, 1579875500.9455655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.3760774312800505e-05], 0, 2.658795118331909, 1579875503.5848212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00023414053566229987], 0, 2.9177873134613037, 1579875506.4210923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 500, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00022682645287551222], 0, 5.081723690032959, 1579875509.2523968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00030535023351023504], 0, 3.076197385787964, 1579875522.2363927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00022418021772208546], 0, 1.195894718170166, 1579875523.4719412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.171725801429888e-05], 0, 2.7741236686706543, 1579875526.2745285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 491, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00023842351414982163], 0, 2.2409698963165283, 1579875527.5126145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002315874447271045], 0, 1.3193488121032715, 1579875528.7433298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011427866207289295], 0, 1.186523675918579, 1579875529.9760158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.7754372327660095e-05], 0, 2.7064688205718994, 1579875532.698503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00027312479742547425], 0, 6.1917619705200195, 1579875535.545154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012309937929702588], 0, 2.7801625728607178, 1579875538.3553638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.2227001918433497e-05], 0, 2.489152431488037, 1579875540.7971897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.309916229736749e-05], 0, 2.9755194187164307, 1579875543.58087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 504, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[1000000000.0], 6, 10, 1579875519.4806917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00019417490579973361], 0, 2.786717414855957, 1579875546.4255784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.0002396348767057697], 0, 1.4927525520324707, 1579875547.662911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00019521139816799845], 0, 1.5036282539367676, 1579875548.8998945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[5.156401094609179e-05], 0, 1.4793422222137451, 1579875550.135723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001164977184218203], 0, 2.8037705421447754, 1579875552.9493222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.047876383368776e-05], 0, 2.6389410495758057, 1579875555.4411302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.609237659187386e-05], 0, 1.3751075267791748, 1579875556.6752634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002615143387265136], 0, 2.029649019241333, 1579875557.9133983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013734436771875802], 0, 4.511515378952026, 1579875560.7479868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.351225763318593e-05], 0, 2.8471245765686035, 1579875563.6202157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00018861636493613032], 0, 2.8397419452667236, 1579875566.453417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00016234066841521236], 0, 2.8155877590179443, 1579875569.2878666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013019709381351108], 0, 2.7917490005493164, 1579875572.1085799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00021946533722508825], 0, 2.998867988586426, 1579875574.9624841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]]]}], "r": [[0.00021773761090593092], 0, 1.3973493576049805, 1579875576.1960769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.4297411362825545e-05], 0, 2.5779125690460205, 1579875578.6279027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.311050003303492e-05], 0, 2.4982717037200928, 1579875581.1199238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 510, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]]]}], "r": [[0.00026581347438863184], 0, 10.165150165557861, 1579875583.9597566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.170642589698509e-05], 0, 2.8596534729003906, 1579875586.762888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.1205790495996674e-05], 0, 2.688732862472534, 1579875589.4186325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.472013019813255e-05], 0, 2.750675678253174, 1579875595.8184009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.045984885594586e-05], 0, 2.6563620567321777, 1579875598.4858546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014772131185642834], 0, 2.4868645668029785, 1579875599.7257748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.955475521417359e-05], 0, 3.044508695602417, 1579875602.5403886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.439790966143022e-05], 0, 2.928906202316284, 1579875605.3740525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.327062801670146e-05], 0, 2.7948672771453857, 1579875608.1811836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.5533497730375427e-05], 0, 2.6554181575775146, 1579875610.824707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.943737687421238e-05], 0, 2.718719720840454, 1579875613.533489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.96061468191831e-05], 0, 2.6206581592559814, 1579875616.1776695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001280582773229473], 0, 3.015369176864624, 1579875619.015797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.017176336164775e-05], 0, 2.995091438293457, 1579875621.8422441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010096133656297807], 0, 2.9359192848205566, 1579875624.63963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.758537910538928e-05], 0, 2.812990665435791, 1579875627.4586143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010962734024896266], 0, 3.0142524242401123, 1579875630.29617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00021381493063277735], 0, 3.1281917095184326, 1579875633.1397007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001600631363360937], 0, 4.71393895149231, 1579875635.9351747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014636265447632842], 0, 3.2298855781555176, 1579875638.7866983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010311558327974276], 0, 2.9694042205810547, 1579875641.6096013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001897145934557439], 0, 4.730844974517822, 1579875644.452133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001661560510651629], 0, 3.4466733932495117, 1579875647.2571366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.674722004463161e-05], 0, 2.6177539825439453, 1579875649.889434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00014364875044931702], 0, 3.2599294185638428, 1579875652.712291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.5546314494649786e-05], 0, 2.75986909866333, 1579875655.3994246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001323923545836422], 0, 2.9624226093292236, 1579875658.22902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1854504668684396e-05], 0, 2.7086894512176514, 1579875660.8571358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.968280302723059e-05], 0, 2.4744272232055664, 1579875663.2875662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.34682583808898926, 1579875592.3786924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00035946403999101325], 0, 4.721774578094482, 1579875666.1299274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010415999458405547], 0, 3.3703837394714355, 1579875668.6944914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.726940268628227e-05], 0, 3.010538101196289, 1579875671.5137107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00015796208032761063], 0, 1.5072381496429443, 1579875672.748555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002802548838866678], 0, 3.5528111457824707, 1579875675.5931098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.299130498807426e-05], 0, 3.587904453277588, 1579875678.4132996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014203614966165745], 0, 3.037355661392212, 1579875681.2613785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.861177795922533e-05], 0, 2.759535074234009, 1579875683.9372373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.398962434168272e-05], 0, 2.8769407272338867, 1579875686.735926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.7352954183412497e-05], 0, 2.8659708499908447, 1579875689.4437718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8962949755284805e-05], 0, 2.772792100906372, 1579875692.0939374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.7883514073860774e-05], 0, 2.777615547180176, 1579875694.8768752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.280010150624298e-05], 0, 2.979640245437622, 1579875697.6910279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.666974756197594e-05], 0, 2.855534315109253, 1579875700.522722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001882851940123962], 0, 4.732021331787109, 1579875703.359243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00032982430433006537], 0, 3.4853310585021973, 1579875706.2060883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.799054855262834e-05], 0, 2.752281904220581, 1579875708.9447782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.59273264969103e-05], 0, 3.0394585132598877, 1579875711.7825127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010229033790791803], 0, 3.297950506210327, 1579875714.6296284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011722970531790214], 0, 2.969496488571167, 1579875717.450009], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001420364932819778], 0, 5.199167728424072, 1579875720.253349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[7.196998439946995e-05], 0, 2.4548885822296143, 1579875725.5884304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1033803294599064e-05], 0, 2.7738468647003174, 1579875728.3536353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.246877649835914e-05], 0, 2.9946837425231934, 1579875731.1838515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.502817062386293e-05], 0, 2.7382495403289795, 1579875733.8738513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001751686249271986], 0, 3.9677281379699707, 1579875735.3135262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.337372683986686e-05], 0, 3.173980951309204, 1579875738.1122527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.805872368033029e-05], 0, 2.8413000106811523, 1579875740.8499484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010954233308291218], 0, 2.980501651763916, 1579875743.6792517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00026631971049557817], 0, 3.8135087490081787, 1579875746.4984226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.5245235553093474e-05], 0, 2.812826633453369, 1579875749.2397978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00026325456136919314], 0, 4.161968231201172, 1579875752.088924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.592346126525058e-05], 0, 2.8956520557403564, 1579875754.839136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6401314284635856e-05], 0, 2.498461961746216, 1579875757.3302546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[6.583829061183634e-05], 0, 2.94059681892395, 1579875760.117848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.388993119752353e-05], 0, 2.9047136306762695, 1579875762.9261122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.553084528975133e-05], 0, 2.906992197036743, 1579875765.759353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.1847958956762488e-05], 0, 2.7624473571777344, 1579875768.3878417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013939257761826516], 0, 3.0954666137695312, 1579875771.2253532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.491777297556739e-05], 0, 2.87675404548645, 1579875773.9277399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.4540465092514074e-05], 0, 2.843515634536743, 1579875776.7281528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.853317763004432e-05], 0, 2.624687671661377, 1579875779.3335795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00036068612376237625], 0, 4.697705984115601, 1579875782.163354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.553317550579983e-05], 0, 3.0002620220184326, 1579875784.957046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.715595957512633e-05], 0, 2.5546648502349854, 1579875787.5165727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.787959565657279e-05], 0, 2.854182720184326, 1579875790.3488262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9351597774401675e-05], 0, 2.77193284034729, 1579875792.976847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00026488714134742405], 0, 2.3795578479766846, 1579875794.213193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00018725858707277376], 0, 2.965545892715454, 1579875797.0477958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.873348141118677e-05], 0, 3.212223529815674, 1579875799.8474286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.553869272765451e-05], 0, 1.2645699977874756, 1579875801.091109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.997356850499079e-05], 0, 2.9817392826080322, 1579875803.9318628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.6493208576857396e-05], 0, 2.7910521030426025, 1579875806.6173599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.724640837470322e-05], 0, 3.016937732696533, 1579875809.4648614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.946729425210459e-05], 0, 3.0457491874694824, 1579875812.292211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[7.760340472587023e-05], 0, 2.815484046936035, 1579875815.096122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.29723095893859863, 1579875723.0691633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014463500853304284], 0, 3.9331934452056885, 1579875817.931088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.539073469457148e-05], 0, 2.8453423976898193, 1579875820.5975792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.471312921782628e-05], 0, 2.7761528491973877, 1579875823.2976696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.686499141724156e-05], 0, 2.872736692428589, 1579875826.1159024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.6835048457949244e-05], 0, 2.896771192550659, 1579875828.960619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.904222667330181e-05], 0, 2.8467602729797363, 1579875831.7592778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002882296182931221], 0, 5.239534854888916, 1579875834.5881476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00028508105627551926], 0, 4.801772594451904, 1579875837.4230864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00023331748045602607], 0, 1.5917773246765137, 1579875838.6572611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.472663743360554e-05], 0, 2.6782045364379883, 1579875841.28273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.677493128033072e-05], 0, 2.9450290203094482, 1579875844.1268058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00014077737424862793], 0, 3.2228615283966064, 1579875846.9726882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[7.437579299009167e-05], 0, 3.207146406173706, 1579875851.801345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.34936863675832e-05], 0, 3.3925979137420654, 1579875854.6464303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.8072958513651298e-05], 0, 2.446218967437744, 1579875857.083439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00043527272936400545], 0, 3.594118118286133, 1579875859.9193308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.853063352508227e-05], 0, 2.7177727222442627, 1579875862.6322873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.780333135849057e-05], 0, 1.2413551807403564, 1579875863.8608606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[2.0417072113132002e-05], 0, 2.7528305053710938, 1579875866.4166386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001378170242476354], 0, 3.7204771041870117, 1579875869.2377748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003541970603982301], 0, 4.611279487609863, 1579875872.0641072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012773161958583624], 0, 3.0907320976257324, 1579875874.9084082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.569390234393348e-05], 0, 3.246502637863159, 1579875877.7439284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00014959960048090262], 0, 3.2061502933502197, 1579875880.591133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001346475931092437], 0, 3.242358684539795, 1579875883.4131114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00032688455505982557], 0, 3.595996141433716, 1579875886.251459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.3527588842904535e-05], 0, 2.7506113052368164, 1579875889.0073838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3687792500270945e-05], 0, 2.947641134262085, 1579875891.7502775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.1021788191235062e-05], 0, 2.448800802230835, 1579875894.1115162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.377030972520395e-05], 0, 2.833393096923828, 1579875896.875025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013619979239047538], 0, 3.1340885162353516, 1579875899.707373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.96382145637609e-05], 0, 2.930302619934082, 1579875902.4976068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.485338356803405e-05], 0, 2.789024829864502, 1579875905.2125995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.433414050285231e-05], 0, 3.0116491317749023, 1579875908.0227437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.671432752145922e-05], 0, 3.3087000846862793, 1579875910.8684487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.424518557982977e-05], 0, 2.8553829193115234, 1579875913.6814709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013312510920629686], 0, 3.2258107662200928, 1579875916.527226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.4378624382151802e-05], 0, 2.5813467502593994, 1579875919.0696397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001003154265821211], 0, 2.9505274295806885, 1579875921.911663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.945074150523976e-05], 0, 2.1652719974517822, 1579875923.1452456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.728512475887346e-05], 0, 2.7926878929138184, 1579875925.879233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.31978973284237e-05], 0, 3.8585195541381836, 1579875929.284269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011501663812067883], 0, 2.880714178085327, 1579875931.9154816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.73565003615329e-05], 0, 2.8266427516937256, 1579875934.648304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.602772291214358e-05], 0, 2.8597960472106934, 1579875937.453586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00027262019297653216], 0, 4.390594482421875, 1579875940.3034632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.413406886132316e-05], 0, 2.942429780960083, 1579875943.0998087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.8293160027385455e-05], 0, 2.8014566898345947, 1579875945.787371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013317524412640634], 0, 3.2701892852783203, 1579875948.6209793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[8.9574306e-05], 0, 2.994239568710327, 1579875951.4584773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011614079464142468], 0, 2.9055120944976807, 1579875954.0395565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001413315974859353], 0, 3.329902410507202, 1579875956.876482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.678283022117253e-05], 0, 2.678009271621704, 1579875959.5237534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014792393158983452], 0, 1.966822624206543, 1579875960.7544084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.248886296580713e-05], 0, 2.852407217025757, 1579875963.5836005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.961766076786168e-05], 0, 2.7419261932373047, 1579875966.3315105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.5363459645507e-05], 0, 3.1023385524749756, 1579875969.125641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.472312006437282e-05], 0, 2.9320504665374756, 1579875971.8402221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00011262456286919831], 0, 3.02823805809021, 1579875974.6593668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9725737826691843e-05], 0, 2.811913251876831, 1579875977.4760053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010825769998918099], 0, 1.462531566619873, 1579875980.1497045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.628214620134999e-05], 0, 2.879258394241333, 1579875982.9593327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5706254383992807e-05], 0, 2.818145990371704, 1579875985.7576008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.347706733173936e-05], 0, 2.7862353324890137, 1579875988.5469224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.387902830188679e-05], 0, 2.813932418823242, 1579875991.3312583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003159779096786834], 0, 3.635810613632202, 1579875994.1733868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5373199728737464e-05], 0, 2.701991319656372, 1579875996.8536165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.444305676220332e-05], 0, 2.80777645111084, 1579875999.6510773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2629953517561657e-05], 0, 2.808757781982422, 1579876002.4032333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003193823986928105], 0, 3.5909178256988525, 1579876005.2429063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.478702022601476e-05], 0, 2.6988298892974854, 1579876007.9121792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013735753401986024], 0, 3.59689998626709, 1579876010.560874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.8263892086330936e-05], 0, 2.9046406745910645, 1579876013.356255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00013454881997151713], 0, 3.1568849086761475, 1579876016.1824737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011790395856212021], 0, 2.9739458560943604, 1579876019.0209775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.4861794046252975e-05], 0, 2.9236490726470947, 1579876021.8017774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[9.115458310814696e-05], 0, 3.1608188152313232, 1579876024.595243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.786330312430755e-05], 0, 2.9873764514923096, 1579876027.390742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.809462063137233e-05], 0, 3.2280867099761963, 1579876030.2361777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.9237578589189896e-05], 0, 2.6789731979370117, 1579876032.8869195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[5.435082529083775e-05], 0, 2.911498546600342, 1579876035.6746554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.33406231026143e-05], 0, 2.594722032546997, 1579876038.2459378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013602385251037169], 0, 3.1779603958129883, 1579876041.0757968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.547369602010699e-05], 0, 2.8744521141052246, 1579876043.7888634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00033624317930456643], 0, 3.88692307472229, 1579876046.6214895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.000270696859282949], 0, 3.954359531402588, 1579876049.4618552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0002569395603833866], 0, 3.5452067852020264, 1579876052.3030655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010204065333592183], 0, 2.9627885818481445, 1579876055.08356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001576509910222082], 0, 1.652083396911621, 1579876056.3140867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.562732795531233e-05], 0, 2.8322207927703857, 1579876059.1464596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.797823380821262e-05], 0, 2.7992727756500244, 1579876061.9409852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011947476118181142], 0, 3.4853389263153076, 1579876064.7654433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.613013498703747e-05], 0, 2.802184820175171, 1579876067.5333347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.505721878797485e-05], 0, 2.931550979614258, 1579876070.36599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00016173408472109943], 0, 1.661264181137085, 1579876071.597684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013712900008486803], 0, 3.140164852142334, 1579876074.4444907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.394456903907792e-05], 0, 3.1089603900909424, 1579876077.2582552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.752506727272726e-05], 0, 3.393218755722046, 1579876080.0578535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.516655004698709e-05], 0, 2.7976417541503906, 1579876082.7706797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015988582120582122], 0, 3.328033447265625, 1579876085.6149926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.537084717665343e-05], 0, 2.8159122467041016, 1579876088.3926837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001216629045382226], 0, 2.983433961868286, 1579876091.2236073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.489135228845774e-05], 0, 2.896691083908081, 1579876094.0251982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.14027948032198e-05], 0, 2.830399513244629, 1579876096.8040082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.156083403901603e-05], 0, 2.8402953147888184, 1579876099.6221495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.6327722010875904e-05], 0, 2.8029849529266357, 1579876102.3674002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.487734149263177e-05], 0, 2.8333659172058105, 1579876105.093248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001292382507630522], 0, 3.0869641304016113, 1579876107.92926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.560548946459413e-05], 0, 2.7703847885131836, 1579876112.6711137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001503416231253749], 0, 2.7476768493652344, 1579876113.909285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010779899596638655], 0, 2.968217611312866, 1579876116.735496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.7202628986744444e-05], 0, 2.8077356815338135, 1579876119.5075738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.699927388135492e-05], 0, 2.7630116939544678, 1579876122.283027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.774749448435095e-05], 0, 2.970371723175049, 1579876124.8554869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001280912501280082], 0, 2.74885892868042, 1579876126.090473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.681194002194623e-05], 0, 2.6054582595825195, 1579876128.7078078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.626815750546794e-05], 0, 2.315054178237915, 1579876130.990823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.691498121786326e-05], 0, 2.740222215652466, 1579876133.7313564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.9554580274826034e-05], 0, 2.782357692718506, 1579876136.5132906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[8.922075904697685e-05], 0, 2.9708242416381836, 1579876139.313693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.9964902781921245e-05], 0, 2.8676400184631348, 1579876142.1427934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.441592456849225e-05], 0, 2.796461343765259, 1579876144.91298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.5149121122632505e-05], 0, 2.8610756397247314, 1579876147.7006936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5653439323341065e-05], 0, 2.857365369796753, 1579876150.4418025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8851099881989606e-05], 0, 2.7428245544433594, 1579876153.1783552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2542222703748895e-05], 0, 1.2676596641540527, 1579876154.4182868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003176296697555205], 0, 4.086670637130737, 1579876157.2570882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.576415270302453e-05], 0, 2.8954355716705322, 1579876160.060922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.2857077121734619, 1579876109.735467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.550110383367738e-05], 0, 2.7188053131103516, 1579876162.8046107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5156524889979876e-05], 0, 2.8167150020599365, 1579876165.60412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.047592727186582e-05], 0, 3.6596755981445312, 1579876168.8510556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010661426485230666], 0, 3.292668342590332, 1579876171.6786757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014539444942705045], 0, 3.2620527744293213, 1579876174.5201955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[8.98114080327593e-05], 0, 2.9664461612701416, 1579876177.3377516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014589156019232513], 0, 3.9498744010925293, 1579876180.177256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.4440124460574946e-05], 0, 2.7455880641937256, 1579876182.920304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.165421632271093e-05], 0, 2.479813814163208, 1579876185.2691061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00042283057730607964], 0, 3.6115918159484863, 1579876188.1111238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9299525994653246e-05], 0, 2.944956064224243, 1579876190.877304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013318243115311283], 0, 3.574963092803955, 1579876193.7088253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00031360609181761397], 0, 2.492560863494873, 1579876194.9438696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.1677594131341295e-05], 0, 2.4589993953704834, 1579876197.3816721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001313500403671215], 0, 3.2258005142211914, 1579876200.2299995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001638713685068242], 0, 3.31687331199646, 1579876203.0651531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001161004954954955], 0, 3.264082193374634, 1579876205.876383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.084493806152198e-05], 0, 1.526231050491333, 1579876207.1268733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.470742518998659e-05], 0, 2.8391144275665283, 1579876209.8685296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.105173222912353e-05], 0, 2.869495391845703, 1579876212.6708992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.446745619594835e-05], 0, 2.6626386642456055, 1579876215.3331652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010199923832797427], 0, 2.966665506362915, 1579876218.130464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2450760453038868e-05], 0, 2.2766366004943848, 1579876220.4097211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00027044003956412405], 0, 4.421591758728027, 1579876223.2583234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.650329685622114e-05], 0, 2.8344674110412598, 1579876225.8787742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6021824154306676e-05], 0, 2.8239452838897705, 1579876228.6961236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[1.9448845254317857e-05], 0, 3.358659029006958, 1579876232.0400703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0325509718870745e-05], 0, 2.464153289794922, 1579876237.2106378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.4390228923048975e-05], 0, 2.7312214374542236, 1579876239.891059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.296601294234772e-05], 0, 3.166048049926758, 1579876242.7292237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.7333878196693176e-05], 0, 1.2752106189727783, 1579876243.9628158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.567573306278136e-05], 0, 3.021780252456665, 1579876246.7951014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011670565845096175], 0, 2.8699584007263184, 1579876249.6064537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.553456965750981e-05], 0, 2.7000155448913574, 1579876252.3217525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.797992675610821e-05], 0, 2.929691791534424, 1579876255.1622047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.590611522633745e-05], 0, 2.8958427906036377, 1579876257.9746823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00023997320805369126], 0, 1.5703208446502686, 1579876259.208007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7877698176162165e-05], 0, 2.6564157009124756, 1579876261.8779986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013180579238157786], 0, 3.034802198410034, 1579876264.7062163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012732471608958067], 0, 2.968867540359497, 1579876267.5304694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.889983960653398e-05], 0, 2.6947743892669678, 1579876270.2303593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.492766607685677e-05], 0, 2.8253047466278076, 1579876272.9517314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010926271181102363], 0, 3.103675365447998, 1579876275.7632885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.333777150065324e-05], 0, 2.6834347248077393, 1579876278.386055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010764893457441086], 0, 1.3788402080535889, 1579876279.617312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001333097091479007], 0, 3.134103536605835, 1579876282.4614632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013818491943250216], 0, 3.167675495147705, 1579876285.292796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[9.737958597612444e-05], 0, 3.8177974224090576, 1579876288.1385832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.3923296971814585e-05], 0, 2.620171308517456, 1579876290.7244706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7290880800770695e-05], 0, 2.8389692306518555, 1579876293.518201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4853973388671875, 1579876233.4087121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.842408797896319e-05], 0, 2.7321267127990723, 1579876296.2497957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.181555084768107e-05], 0, 2.7970523834228516, 1579876299.0457966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00028765431784753365], 0, 5.197316646575928, 1579876301.8794289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.3542726038675895e-05], 0, 2.895131826400757, 1579876304.6765122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012316396830015314], 0, 3.1623167991638184, 1579876307.5075705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003119520739805825], 0, 3.4891576766967773, 1579876310.3399918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.739337375900331e-05], 0, 1.4059994220733643, 1579876311.5690987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014523970286793133], 0, 3.1187613010406494, 1579876314.4115734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.5740347784568376e-05], 0, 2.389157295227051, 1579876316.7735872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.079122222222222e-05], 0, 3.0274558067321777, 1579876319.5926704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.546169767112621e-05], 0, 2.772064447402954, 1579876322.2548652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.073421168354692e-05], 0, 2.799306869506836, 1579876325.037524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3501020877654027e-05], 0, 2.93591570854187, 1579876327.8628292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.37596827919513e-05], 0, 3.022501230239868, 1579876330.6596549], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00013697265614421125], 0, 3.182330846786499, 1579876333.5075574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.172206190503336e-05], 0, 3.3224477767944336, 1579876336.3392284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.29482880401139e-05], 0, 2.6075997352600098, 1579876338.8696396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.3964761965949246e-05], 0, 2.732050895690918, 1579876341.501733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00014297109026297086], 0, 3.1397194862365723, 1579876344.3377414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.615778874153092e-05], 0, 2.7539143562316895, 1579876347.090077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013490068344182942], 0, 3.4149575233459473, 1579876349.9422898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00018096848691452318], 0, 3.2083137035369873, 1579876352.7845852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.893892649572649e-05], 0, 2.9398586750030518, 1579876355.6332977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00022544339137112537], 0, 3.1513831615448, 1579876358.4793253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.326479133694294e-05], 0, 2.7445192337036133, 1579876362.7891042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00030878733288642023], 0, 3.8387162685394287, 1579876365.6331987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.6397547027065428e-05], 0, 2.6257834434509277, 1579876368.2707105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.41219067406322e-05], 0, 3.420823335647583, 1579876371.1063528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.546655940467026e-05], 0, 2.7930610179901123, 1579876373.7959576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.4648506245860835e-05], 0, 2.7208008766174316, 1579876376.4793775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00013619294010658997], 0, 3.212768077850342, 1579876379.3186905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.4977219410371274e-05], 0, 2.7353949546813965, 1579876381.9670904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013763511324950818], 0, 3.3391451835632324, 1579876384.804401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.884180989241669e-05], 0, 2.655319929122925, 1579876387.4318326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002586068793281654], 0, 2.227281332015991, 1579876388.6722374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[2.3073025501119043e-05], 0, 2.5571606159210205, 1579876391.1829758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[8.60044205445276e-05], 0, 3.243173599243164, 1579876393.9823616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010024969780528981], 0, 3.9724113941192627, 1579876396.8084846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.106365942795174e-05], 0, 2.665722131729126, 1579876399.4865756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.642208547330726e-05], 0, 2.8403782844543457, 1579876402.2131124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00016973783064008394], 0, 3.229109287261963, 1579876405.0623097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.598283675903192e-05], 0, 2.827893018722534, 1579876407.7823691], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.96996727753441e-05], 0, 2.6954221725463867, 1579876410.487968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0004241196130811663], 0, 3.6333248615264893, 1579876413.3327627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.464275031310486e-05], 0, 2.7959015369415283, 1579876416.022252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00010911441933075409], 0, 2.9169979095458984, 1579876418.8540876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.322064220918401e-05], 0, 2.780209541320801, 1579876421.5640862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.5337490345881375e-05], 0, 2.7145442962646484, 1579876424.2610242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2894107411532075e-05], 0, 2.634899139404297, 1579876426.8304486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.70174446701914e-05], 0, 2.9211997985839844, 1579876429.6562488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002569988688730624], 0, 3.7286553382873535, 1579876432.1122615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001426070614609126], 0, 3.7345662117004395, 1579876434.9508276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001778128952423498], 0, 3.611414670944214, 1579876437.7578719], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[3.5559580101606856e-05], 0, 2.856066942214966, 1579876440.4909081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.70691618253237e-05], 0, 2.6877596378326416, 1579876443.193673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.0001645426478787262], 0, 3.48241925239563, 1579876446.0474186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.898623390845347e-05], 0, 1.8045001029968262, 1579876447.2779489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011859336324340438], 0, 3.102336883544922, 1579876450.0841184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00043901343230727324], 0, 3.708153486251831, 1579876452.9250162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.566620101631452e-05], 0, 2.867654800415039, 1579876455.7469606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014394130324877616], 0, 3.1483304500579834, 1579876458.5943782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.947543674284327e-05], 0, 2.6888561248779297, 1579876461.1964173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010928787733676511], 0, 3.1736695766448975, 1579876464.036951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.0372434718335886e-05], 0, 2.85457444190979, 1579876466.743591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011469927978753948], 0, 2.9260644912719727, 1579876469.5576937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00013629676367022178], 0, 3.3976070880889893, 1579876472.399076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[0.00014529894081669365], 0, 3.22049617767334, 1579876475.2427764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.568988638937973e-05], 0, 2.8684160709381104, 1579876478.0179677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5175910249589924e-05], 0, 2.869670867919922, 1579876480.8087697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001178685465270609], 0, 3.030595541000366, 1579876483.6219852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.467987482479272e-05], 0, 2.6129543781280518, 1579876486.213364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010786813445886863], 0, 2.978469133377075, 1579876489.0430524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.48777490367037e-05], 0, 2.797560691833496, 1579876494.2203093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010845920151371807], 0, 3.0006067752838135, 1579876497.0490232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[1.9833336145202552e-05], 0, 2.309579610824585, 1579876499.2615771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001149843785056733], 0, 2.9010767936706543, 1579876502.100248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001449585419703104], 0, 3.237875461578369, 1579876504.940003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014365257530309835], 0, 3.960308074951172, 1579876507.7638223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.865414891336856e-05], 0, 2.7520909309387207, 1579876510.5008497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[0.00014317095634077223], 0, 3.2582271099090576, 1579876513.3456373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.0513379865973944e-05], 0, 2.9438929557800293, 1579876516.1772726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.5397770815394865e-05], 0, 2.8078529834747314, 1579876518.9406734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.514147134385089e-05], 0, 2.7465226650238037, 1579876521.6601644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1407588603877036e-05], 0, 2.6051888465881348, 1579876524.283815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012793968895184136], 0, 3.369345188140869, 1579876527.0698578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00027891356281407035], 0, 4.96025538444519, 1579876529.912555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.000268587352184401], 0, 1.9617385864257812, 1579876531.1495845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.396562547617456e-05], 0, 2.883709669113159, 1579876533.8467968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011190503120418848], 0, 3.232933282852173, 1579876536.6702335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[3.5188650967293595e-05], 0, 2.8378639221191406, 1579876539.4435592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.467101949595815e-05], 0, 2.8994662761688232, 1579876542.2737243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016439039452548763], 0, 1.6161751747131348, 1579876543.508971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.480224110164805e-05], 0, 2.992727041244507, 1579876546.2871773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002155794117900172], 0, 1.5661811828613281, 1579876547.5206723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.6911786639602245e-05], 0, 2.8747191429138184, 1579876550.3476489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00013662945579734784], 0, 3.0283968448638916, 1579876553.1768084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.00028199651318101934], 0, 4.016225337982178, 1579876556.009299], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00014516362069585544], 0, 4.057754755020142, 1579876558.8597314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.666550555478726e-05], 0, 3.163463830947876, 1579876561.663213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0001735789904177433], 0, 4.039424419403076, 1579876564.508252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.228360497435761e-05], 0, 2.899045944213867, 1579876567.3103635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.104771326638884e-05], 0, 2.6544861793518066, 1579876569.7614903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012040226630516645], 0, 3.032620668411255, 1579876572.579374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.554863636768604e-05], 0, 2.8462729454040527, 1579876575.3895543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 1]]}], "r": [[6.847490091891432e-05], 0, 3.0112850666046143, 1579876578.223838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.507037788455031e-05], 0, 2.817730188369751, 1579876580.957272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.620162444073096e-05], 0, 2.96655011177063, 1579876583.7710776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.820152896259159e-05], 0, 2.653813123703003, 1579876586.4039755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 2]]}], "r": [[0.0002979783763162756], 0, 4.046910762786865, 1579876589.2498074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4296532712062354e-05], 0, 2.667032480239868, 1579876591.8080218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011010858589337374], 0, 3.0885064601898193, 1579876594.626277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.654836544186152e-05], 0, 2.9558024406433105, 1579876597.4584284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 56]], ["tile_oh", "ot", 1]]}], "r": [[0.00010828139129840858], 0, 2.9314563274383545, 1579876600.2584808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.451280095166197e-05], 0, 2.7308688163757324, 1579876602.928979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011304570498218155], 0, 3.323064088821411, 1579876605.773083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.146283602621854e-05], 0, 2.77266001701355, 1579876608.487146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.2078263860839597e-05], 0, 2.7893645763397217, 1579876611.2466319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.62124644704734e-05], 0, 2.6556499004364014, 1579876613.8761437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.7627409192281584e-05], 0, 2.7820491790771484, 1579876616.6146047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 56, 56], "uint8"], ["TENSOR", [128, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 56, 56, "uint8"], [128, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 8]], ["tile_oh", "ot", 2]]}], "r": [[9.832617756545478e-05], 0, 3.027808904647827, 1579876619.408192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.4803026153230825e-05], 0, 2.8332417011260986, 1579876626.50957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.00069268647742e-05], 0, 2.8270866870880127, 1579876629.297758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.261001611459266e-05], 0, 2.8117501735687256, 1579876632.094946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.21736955642700195, 1579876620.56415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.682433347857662e-05], 0, 2.9668853282928467, 1579876634.915192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.065166858165142e-05], 0, 2.8093013763427734, 1579876637.7546556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.5509220075072986e-05], 0, 2.7745988368988037, 1579876640.5668137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.57577529430737e-05], 0, 2.652517795562744, 1579876643.1815054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8737540912314973e-05], 0, 2.8317084312438965, 1579876646.0177798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.024055453184383e-05], 0, 3.296591281890869, 1579876648.7911618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.895945852922913e-05], 0, 1.7011098861694336, 1579876650.0272334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.941812946380408e-06], 0, 3.254729747772217, 1579876653.3254786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.265959455840282e-05], 0, 3.1481776237487793, 1579876656.165114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.200730239347385e-05], 0, 2.2083740234375, 1579876658.2753353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.676487398397585e-05], 0, 6.261642694473267, 1579876661.1155655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1353157616252952e-05], 0, 3.5452983379364014, 1579876664.517659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.841175305623473e-05], 0, 2.8485021591186523, 1579876667.33029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.1075779015981673e-05], 0, 2.297950506210327, 1579876669.5889363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.6135325499832456e-05], 0, 5.337789297103882, 1579876672.4376369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.6703803872238024e-05], 0, 2.568302631378174, 1579876674.8733943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.891347622654417e-05], 0, 2.80175518989563, 1579876677.6810653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.813995213877224e-06], 0, 3.3331568241119385, 1579876681.0163915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.072596253791709e-05], 0, 2.831106424331665, 1579876683.8512037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.0756724457823926e-05], 0, 1.196232557296753, 1579876685.0797756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.272747347804799e-05], 0, 2.760896921157837, 1579876687.8546958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.756786372544931e-06], 0, 3.295844554901123, 1579876691.1853778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.780148850191314e-06], 0, 1.7876927852630615, 1579876692.97316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.7472776751597816e-05], 0, 2.894371271133423, 1579876695.7932389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.0147767363912857e-05], 0, 2.8333232402801514, 1579876698.6344466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.3466916989977366e-05], 0, 2.8090338706970215, 1579876701.4733286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.133457647320577e-05], 0, 2.955862283706665, 1579876704.3159409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.044601100103135e-05], 0, 3.0194461345672607, 1579876707.1583827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.722349837860602e-05], 0, 2.93048095703125, 1579876709.9749427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.102151719654285e-05], 0, 2.808295965194702, 1579876712.806557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.941529778929619e-05], 0, 2.9606215953826904, 1579876715.6002655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1048270918039804e-05], 0, 2.463329792022705, 1579876717.9975123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.131674983345494e-05], 0, 2.979440927505493, 1579876720.8447306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.851205300728308e-05], 0, 2.845871686935425, 1579876723.6588354], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.584061957967544e-05], 0, 2.865262508392334, 1579876726.5028198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.238817851906159e-05], 0, 1.3420493602752686, 1579876727.7357616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.8193740313861834e-05], 0, 2.8913230895996094, 1579876730.5585747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.867115183752418e-05], 0, 2.7929279804229736, 1579876733.39251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4302912595146705e-05], 0, 2.382056713104248, 1579876735.7525463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.8412516288165755e-05], 0, 2.790940284729004, 1579876738.587457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.738473714197721e-05], 0, 3.513648271560669, 1579876741.3102744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.628883892750745e-05], 0, 2.329831838607788, 1579876742.5463886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.119451942515744e-05], 0, 2.8121838569641113, 1579876745.3406599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.9896042707461854e-05], 0, 1.1990320682525635, 1579876746.5673568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.519997194087052e-05], 0, 2.9030792713165283, 1579876753.1076746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.954779598721144e-05], 0, 2.7595129013061523, 1579876755.8777444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.961554554119259e-05], 0, 1.3258674144744873, 1579876757.1080444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.006587250529778e-05], 0, 2.749135732650757, 1579876759.9017124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.4648612825614214e-05], 0, 2.789606809616089, 1579876762.7127798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.479332700369229e-05], 0, 2.802751302719116, 1579876765.5501132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.776133721523291e-05], 0, 2.8426666259765625, 1579876768.3589437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.894558236477425e-05], 0, 6.279963254928589, 1579876771.167504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.1394640023249876e-05], 0, 2.649442195892334, 1579876773.4932885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001017887259249953], 0, 3.0109312534332275, 1579876776.3468163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.229560442448167e-05], 0, 1.9532170295715332, 1579876778.2944467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.88934562802724e-05], 0, 2.931490659713745, 1579876781.1393914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.310562344662991e-05], 0, 2.912757158279419, 1579876783.970642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.386564044583066e-05], 0, 6.273736953735352, 1579876786.8125653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.909345189497272e-05], 0, 2.798814058303833, 1579876789.6362333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.086661102398057e-05], 0, 2.9004640579223633, 1579876792.4769187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.820251459206135e-05], 0, 2.846954107284546, 1579876795.3180773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.537745702157764e-05], 0, 1.4641399383544922, 1579876796.551571], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.2950255882885012e-05], 0, 2.9203832149505615, 1579876799.421251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.134096035467643e-06], 0, 1.9519319534301758, 1579876801.3893423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.9267395903812745e-05], 0, 2.8482234477996826, 1579876804.2347453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.205641203198838e-05], 0, 1.3156673908233643, 1579876805.4811778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.197815089920536e-05], 0, 1.2199523448944092, 1579876806.7105932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.216585578380199e-05], 0, 1.2129199504852295, 1579876807.9396992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.012537480550913e-05], 0, 3.553313970565796, 1579876810.7032902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.115638108900011e-05], 0, 1.475818157196045, 1579876811.9380023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.9770519967799956e-05], 0, 3.963864326477051, 1579876815.614048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.654104631856813e-05], 0, 2.4518685340881348, 1579876818.0137844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.228376611509661e-05], 0, 2.911109685897827, 1579876820.8572946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.092165221204695e-05], 0, 6.144043207168579, 1579876823.6593494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.0260223204989539e-05], 0, 1.9282326698303223, 1579876825.5297318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.845274442030888e-05], 0, 2.8130650520324707, 1579876828.3670287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.421282467472547e-05], 0, 3.670781135559082, 1579876831.2035465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.8496297575652376e-05], 0, 2.81744384765625, 1579876834.0157216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.7268994604571914e-05], 0, 2.8077569007873535, 1579876836.8539038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.3895783902752855e-05], 0, 3.9525294303894043, 1579876839.6627617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4495508137564684e-05], 0, 2.8059630393981934, 1579876842.45309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.3156023879191475e-05], 0, 3.1009304523468018, 1579876845.242194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.704556822466044e-05], 0, 3.0169384479522705, 1579876848.0540164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.023887914304065e-06], 0, 1.881192684173584, 1579876849.9323015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.761647642946765e-05], 0, 2.805966377258301, 1579876852.7385676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.637051496212905e-05], 0, 3.048952341079712, 1579876855.565828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.3397595121195395e-05], 0, 2.6450366973876953, 1579876858.0394566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.956692415511024e-05], 0, 3.044985294342041, 1579876860.8642576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.5181929025907826e-05], 0, 1.2605774402618408, 1579876862.0907125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.108204697952306e-05], 0, 1.267474889755249, 1579876863.3189008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.153847351624029e-05], 0, 1.243271827697754, 1579876864.548178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.93313340252654e-05], 0, 1.2301397323608398, 1579876865.7756312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 2, 0.2655467987060547, 1579876866.3154168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.668817458412646e-05], 0, 3.076622247695923, 1579876873.9101443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.3926430440967282e-05], 0, 2.711794137954712, 1579876876.439864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.1697435484706144e-05], 0, 2.7570924758911133, 1579876879.2266617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0603982956767464e-05], 0, 2.874268054962158, 1579876882.0808947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.017609379997768e-05], 0, 3.1285574436187744, 1579876884.9289312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.978489418639274e-05], 0, 2.835278272628784, 1579876887.7592182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.162614653928641e-05], 0, 2.988262414932251, 1579876890.5449915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.365447225286849e-05], 0, 7.858136177062988, 1579876893.3365684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.45908641815185547, 1579876871.151825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.0639334787614366e-05], 0, 1.5298359394073486, 1579876894.589316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.770016378324111e-05], 0, 2.9190187454223633, 1579876897.4317987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.16137409210205078, 1579876871.15201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.673979722787631e-05], 0, 3.2419357299804688, 1579876900.2453628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.828967489662755e-05], 0, 2.7856690883636475, 1579876903.0678651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.406433253741382e-05], 0, 3.377650499343872, 1579876905.9014454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.2009056545601645e-05], 0, 2.556521415710449, 1579876907.1415963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.0860614808277311e-05], 0, 2.088221549987793, 1579876909.2424054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.597292237650807e-05], 0, 1.3978838920593262, 1579876910.477521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.820379013961606e-05], 0, 4.505187273025513, 1579876913.3297925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.822903741174313e-05], 0, 2.743394374847412, 1579876916.1136446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.141496834796623e-05], 0, 2.4357404708862305, 1579876918.3204494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.804989641759508e-05], 0, 1.1981439590454102, 1579876919.5470862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.341240805231854e-05], 0, 2.835170030593872, 1579876922.3853276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.007657077625571e-05], 0, 2.830688714981079, 1579876925.226816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.911996807769837e-05], 0, 3.0189132690429688, 1579876928.065223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.434930215030971e-06], 0, 3.666766405105591, 1579876931.5197437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.4259322152051295e-05], 0, 2.6439151763916016, 1579876934.1393487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9283880284034174e-05], 0, 2.773918628692627, 1579876936.9298294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.086302203458593e-05], 0, 2.8827168941497803, 1579876939.7679713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.3649050052844094e-05], 0, 2.884168863296509, 1579876942.6012475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.2531053309068312e-05], 0, 2.7712252140045166, 1579876945.2904968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.9452076584982565e-05], 0, 2.821361780166626, 1579876948.1196687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.035693161259197e-05], 0, 1.3273296356201172, 1579876949.3478236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.0662612032630225e-05], 0, 2.1027541160583496, 1579876951.412476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.978505802123815e-05], 0, 2.830148696899414, 1579876954.2437713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.7143092846936695e-05], 0, 3.0654656887054443, 1579876957.0865636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.541564527049453e-05], 0, 3.4189910888671875, 1579876959.9114537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.150864997459052e-05], 0, 2.8683223724365234, 1579876962.7481365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.237931635679504e-05], 0, 1.2689545154571533, 1579876963.9850528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.1854999896394525e-05], 0, 1.2875640392303467, 1579876965.2113135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1968016483299425e-05], 0, 2.335793972015381, 1579876967.402716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.332741360482005e-05], 0, 3.2946951389312744, 1579876970.2367828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.044452138617038e-05], 0, 2.9489176273345947, 1579876973.0158048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.269404940955291e-05], 0, 3.5991764068603516, 1579876975.8023427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.062078541603631e-05], 0, 1.7532312870025635, 1579876977.0371041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.356104100035416e-05], 0, 2.775014877319336, 1579876979.8484588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.1200707275041613e-05], 0, 2.7665717601776123, 1579876982.6517327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 2, 0.2932889461517334, 1579876983.162904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.242339419853776e-05], 0, 2.8167953491210938, 1579876995.9337556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.201059819747109e-05], 0, 3.036938190460205, 1579876998.7673595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.912552480069485e-05], 0, 2.8010921478271484, 1579877001.5576844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.3857483578565705e-05], 0, 2.920164108276367, 1579877004.3852484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.873841484102365e-05], 0, 1.2392261028289795, 1579877005.6207583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.743522204484435e-05], 0, 2.799588203430176, 1579877008.41303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.871116952452399e-05], 0, 2.795642852783203, 1579877011.244505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.579508360463314e-05], 0, 2.8255748748779297, 1579877014.0858927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.4837793068139507e-05], 0, 2.783257484436035, 1579877016.9045413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.187845002719324e-05], 0, 1.2160453796386719, 1579877018.1322439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.692079435864329e-05], 0, 2.7753520011901855, 1579877020.866349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.338546440887971e-05], 0, 3.019355058670044, 1579877023.7089891], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.808674077665311e-05], 0, 2.7919633388519287, 1579877026.5410514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.399980821879695e-05], 0, 2.759936809539795, 1579877029.3304946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.902295836286983e-05], 0, 2.9501326084136963, 1579877032.1202445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.755216919242944e-05], 0, 1.301109790802002, 1579877033.350348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.30403661727905273, 1579876983.205586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.69297565833149e-06], 0, 1.7280693054199219, 1579877035.1330261], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579876992.9252803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.5345083827091698e-05], 0, 2.4173355102539062, 1579877037.5626295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.051250528408233e-05], 0, 2.8367650508880615, 1579877040.3956723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.8764582567368705e-05], 0, 3.6561431884765625, 1579877043.2304606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.871981869290232e-05], 0, 2.8180694580078125, 1579877045.9564679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.1915267647792466e-05], 0, 3.934208869934082, 1579877048.641638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.1614146375705496e-05], 0, 2.423701763153076, 1579877050.8733988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.401931755143276e-05], 0, 4.588811874389648, 1579877053.7172697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.139285589660743e-05], 0, 2.987522840499878, 1579877056.581735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.858512138691884e-05], 0, 2.7551941871643066, 1579877059.3302686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.994757769618049e-05], 0, 2.80092716217041, 1579877062.1221995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.889877940639381e-05], 0, 2.789314031600952, 1579877064.9370766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.546450961898345e-05], 0, 1.4559614658355713, 1579877066.1795642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.479323634465488e-06], 0, 3.516979694366455, 1579877069.6232471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.5639513046239106e-05], 0, 2.815408229827881, 1579877072.4093118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.830071375838927e-05], 0, 1.4447152614593506, 1579877073.6523464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.804809318702916e-05], 0, 3.636584997177124, 1579877076.494782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.616830362943878e-05], 0, 1.2602522373199463, 1579877077.7252688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.866566180177012e-05], 0, 1.4435322284698486, 1579877078.9557188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.333305108991825e-05], 0, 3.409191370010376, 1579877081.7993913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.0671188950142366e-05], 0, 1.899204969406128, 1579877083.0340526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.381012410931344e-05], 0, 2.854173183441162, 1579877085.8741457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.85378258807296e-06], 0, 2.139986276626587, 1579877087.9535813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.559040403913411e-05], 0, 2.447129487991333, 1579877090.3906233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.851432256333602e-05], 0, 1.2134783267974854, 1579877091.6236706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.808704725670805e-05], 0, 2.8040010929107666, 1579877094.466802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.892960923450789e-05], 0, 1.239973545074463, 1579877095.7013829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.9089861925195534e-05], 0, 2.8667986392974854, 1579877098.5377955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579876993.1937888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.743461499641577e-05], 0, 2.6715943813323975, 1579877102.47884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.101201239871868e-05], 0, 3.021904468536377, 1579877105.3250895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.0170588103881596e-05], 0, 1.3091726303100586, 1579877106.5611577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.0603344894732028e-05], 0, 3.5285391807556152, 1579877110.0276096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.689774644876241e-05], 0, 3.0425121784210205, 1579877112.7690134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.783976458421473e-05], 0, 2.9056451320648193, 1579877115.5989015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.425531989241303e-06], 0, 2.2542922496795654, 1579877117.6606126], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.4034907968666026e-05], 0, 3.2583158016204834, 1579877120.8775675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.965974859840661e-05], 0, 2.8141322135925293, 1579877123.7170954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.14944780391916e-05], 0, 1.7507140636444092, 1579877124.953504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.63097248852354e-05], 0, 2.8576855659484863, 1579877127.7436256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.3331934505728756e-05], 0, 1.4662423133850098, 1579877128.9769623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.319048763064201e-05], 0, 1.2172834873199463, 1579877130.2116618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.70207111528822e-05], 0, 1.2078962326049805, 1579877131.4403656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.8674767227854214e-05], 0, 2.9140312671661377, 1579877134.2770653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.9808633407066415e-05], 0, 1.5517544746398926, 1579877135.5085654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.899622313218926e-05], 0, 2.8809404373168945, 1579877138.2996948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.601085730189915e-05], 0, 2.717352867126465, 1579877140.9088206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.874194410417701e-05], 0, 3.2935495376586914, 1579877143.7427564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.0194855172413787e-05], 0, 2.9244253635406494, 1579877146.5857906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5318012547772532e-05], 0, 2.779200792312622, 1579877149.4020786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8042692621365004e-05], 0, 2.798943281173706, 1579877152.2434661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9541915210726105e-05], 0, 2.8580307960510254, 1579877155.0682402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.07493362742872e-05], 0, 2.969072103500366, 1579877157.830639], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.6841300034368195e-05], 0, 2.9151105880737305, 1579877160.6610339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.484557982756056e-05], 0, 1.2379755973815918, 1579877161.893761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.95962085106383e-05], 0, 3.0497262477874756, 1579877164.730029], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.699405212347213e-05], 0, 4.04784893989563, 1579877167.5807936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.202341633566002e-05], 0, 2.95837140083313, 1579877170.414803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1000000000.0], 2, 0.22387909889221191, 1579877100.233218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.3685002687963359e-05], 0, 2.633004903793335, 1579877172.949244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.977209070779854e-05], 0, 2.8949694633483887, 1579877175.7563794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.739959725728712e-05], 0, 1.2028605937957764, 1579877176.983046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.0830673150640244e-05], 0, 1.239203929901123, 1579877178.2125165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.840378458849411e-05], 0, 3.0296597480773926, 1579877181.0437639], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0568793998911653e-05], 0, 2.8707034587860107, 1579877183.8854873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.41772227351203e-06], 0, 3.5758419036865234, 1579877187.267232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.2607180789925587e-05], 0, 2.1496801376342773, 1579877189.2743998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.46120894410585e-06], 0, 3.587751626968384, 1579877192.6886477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.789546478394012e-05], 0, 1.202152967453003, 1579877193.9168866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.910666146676477e-05], 0, 1.266592264175415, 1579877195.1434965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.4304425190334325e-05], 0, 2.7165567874908447, 1579877197.7376392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.3170859340512345e-05], 0, 2.8907229900360107, 1579877200.5395806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.1700482464095998e-05], 0, 2.181701898574829, 1579877202.6720862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.307488189958296e-05], 0, 2.9242136478424072, 1579877205.5147557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.930847302351796e-05], 0, 2.94262433052063, 1579877208.2532153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.6950464381147314e-05], 0, 1.2335882186889648, 1579877209.48018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[9.567051554440262e-06], 0, 1.9733293056488037, 1579877211.3947153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.077419172770357e-05], 0, 2.876561403274536, 1579877218.2141485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.197382817596387e-05], 0, 1.2003302574157715, 1579877219.4465835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1000000000.0], 2, 0.6383697986602783, 1579877212.178629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.0235248652553203e-05], 0, 2.1401009559631348, 1579877221.4885259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.090496724486359e-05], 0, 3.2563633918762207, 1579877224.7172189], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.4954386170863934e-05], 0, 3.9116158485412598, 1579877227.5407605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.245225449796866e-05], 0, 2.798154354095459, 1579877230.3711696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.617005397691632e-05], 0, 2.7406516075134277, 1579877233.102955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.959210335250454e-05], 0, 2.7965199947357178, 1579877235.936285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.85074137943787e-05], 0, 2.869426727294922, 1579877238.724417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.192943202530424e-06], 0, 3.37087345123291, 1579877242.1233578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.735516834439528e-05], 0, 3.439725399017334, 1579877245.6046658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5451731136015596e-05], 0, 2.86904239654541, 1579877248.4122765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.653620523074825e-05], 0, 2.9396095275878906, 1579877251.2417173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.750805863275271e-05], 0, 2.7606539726257324, 1579877254.0269482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.7566861709982284e-05], 0, 2.7971367835998535, 1579877256.7836938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.67908117043258e-05], 0, 1.7439534664154053, 1579877258.0175314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.3012344020597132e-05], 0, 2.133622646331787, 1579877260.069371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.10597515950017e-05], 0, 3.0214622020721436, 1579877262.916188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.440042050442676e-05], 0, 1.4592585563659668, 1579877264.1482973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4738836199344798e-05], 0, 2.2655787467956543, 1579877266.3623285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.647605589415013e-05], 0, 2.6968090534210205, 1579877268.992463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.407035906733373e-05], 0, 6.314115524291992, 1579877271.8359818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.298137647516238e-05], 0, 3.1443397998809814, 1579877274.9722412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.490490575200377e-05], 0, 4.452154874801636, 1579877277.7760139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.0675186709501165e-05], 0, 2.8037686347961426, 1579877280.605905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.182193726585815e-05], 0, 1.3866353034973145, 1579877281.8365548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.199486094730183e-06], 0, 3.573629379272461, 1579877285.254063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.689270493574434e-05], 0, 1.193840503692627, 1579877286.482669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.814275886281826e-06], 0, 3.351837635040283, 1579877289.8326204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.774189142241783e-05], 0, 3.4863946437835693, 1579877292.6673572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.325643912157574e-05], 0, 2.9736621379852295, 1579877295.5177794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.238982971288801e-05], 0, 3.0039448738098145, 1579877298.3184586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.018193955669566e-05], 0, 1.2043485641479492, 1579877299.5485628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.767066413362426e-05], 0, 1.227104902267456, 1579877300.7751045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.7785993654651e-06], 0, 1.864168643951416, 1579877302.6208673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.811484983902744e-05], 0, 1.3649063110351562, 1579877303.8486824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.3652163024797446e-05], 0, 4.208658218383789, 1579877306.6694825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[9.055953242379266e-05], 0, 3.2342658042907715, 1579877309.4700859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.935970355513366e-05], 0, 2.8430821895599365, 1579877312.3080328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.2678638678534257e-05], 0, 2.6115078926086426, 1579877314.8234172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.052766719227111e-05], 0, 2.8864142894744873, 1579877317.6697266], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.0605605600140885e-05], 0, 2.845942497253418, 1579877320.5131164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.956093154988575e-05], 0, 2.825809955596924, 1579877323.2673628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.362115061876063e-05], 0, 6.336946725845337, 1579877326.089892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.1563503506399574e-05], 0, 1.366539478302002, 1579877327.3226192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.150093249987138e-05], 0, 1.3578476905822754, 1579877328.5522103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.063168965980133e-05], 0, 2.773742437362671, 1579877331.363422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.6714413884007036e-05], 0, 2.8080239295959473, 1579877337.092186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.688802016963868e-05], 0, 1.3411197662353516, 1579877338.3263576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.0165907375455044e-05], 0, 1.9390966892242432, 1579877340.2062638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.19892677653263e-05], 0, 2.8225650787353516, 1579877342.988307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2883276923897391e-05], 0, 2.229853868484497, 1579877345.1693654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.620101435222963e-05], 0, 2.9603655338287354, 1579877347.968883], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.649258553958908e-05], 0, 4.06795597076416, 1579877350.8130512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.109113478685721e-05], 0, 1.4833612442016602, 1579877352.0484605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.755441697665768e-05], 0, 2.8667383193969727, 1579877354.8886495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.730839657406317e-05], 0, 2.8302524089813232, 1579877357.739626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.047084164699312e-05], 0, 3.5478334426879883, 1579877360.5518923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.379723392321825e-05], 0, 1.4033899307250977, 1579877361.8918273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.051696288892472e-05], 0, 2.8651909828186035, 1579877364.6593313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.2263161250785032e-05], 0, 2.3036956787109375, 1579877366.8493881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.0014065527173495e-05], 0, 2.886331558227539, 1579877369.6421669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.934449954653423e-05], 0, 2.915403366088867, 1579877372.4709787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.96928518872432e-05], 0, 1.5117380619049072, 1579877373.7052612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.833338669388004e-06], 0, 1.9280333518981934, 1579877375.5993776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.3933703858514145e-05], 0, 2.9296112060546875, 1579877378.4404263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.536532748662344e-05], 0, 2.751117467880249, 1579877381.1963167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.23012423515319824, 1579877332.886827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.924014330003445e-05], 0, 1.302452802658081, 1579877382.4437792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.0744702276472872e-05], 0, 2.828497886657715, 1579877385.1755733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.801341342088693e-05], 0, 3.3004510402679443, 1579877388.001238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.835185430206394e-05], 0, 2.8439648151397705, 1579877390.8317995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.648460021381949e-05], 0, 1.216313123703003, 1579877392.0621288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.567577795079415e-05], 0, 5.3848090171813965, 1579877394.8993258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.959987476358242e-05], 0, 2.924867868423462, 1579877397.7282572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.51975004951818e-05], 0, 2.807497978210449, 1579877400.547711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.570621496560174e-05], 0, 1.326554536819458, 1579877401.7954726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.688063587578707e-05], 0, 2.7787907123565674, 1579877404.5951793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.970096918924997e-05], 0, 2.918548345565796, 1579877407.3999271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.869686868429975e-05], 0, 2.8479106426239014, 1579877410.246956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.188881582740003e-05], 0, 1.3066763877868652, 1579877411.4926133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.704750723223755e-05], 0, 3.3115499019622803, 1579877414.2817054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.39599716841562e-05], 0, 2.8040964603424072, 1579877417.0496502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.060758030255279e-05], 0, 2.870623826980591, 1579877419.8781085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.722773275811296e-05], 0, 4.535635948181152, 1579877422.7070258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.391502741405736e-05], 0, 1.231140375137329, 1579877423.9370866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.7881465257800398e-05], 0, 1.2253165245056152, 1579877425.173744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.9203370549684126e-05], 0, 1.3069138526916504, 1579877426.4050393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.728457370789581e-05], 0, 1.200584888458252, 1579877427.6303468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.929557207528814e-06], 0, 2.2089762687683105, 1579877429.702915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.7944605711404806e-05], 0, 3.0431973934173584, 1579877432.5393713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.6797705463660208e-05], 0, 3.0821502208709717, 1579877435.3436034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.884367606626718e-05], 0, 1.4886035919189453, 1579877436.5765214], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.8105387295916058e-05], 0, 2.8205904960632324, 1579877439.3930528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.971459626500668e-05], 0, 1.305743932723999, 1579877440.6319149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.708988680797419e-05], 0, 2.815943479537964, 1579877451.5485194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.8292551854121974e-05], 0, 2.7833616733551025, 1579877454.328406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.4725718517086585e-05], 0, 2.841174364089966, 1579877457.1782622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.933757282603352e-05], 0, 1.2332539558410645, 1579877458.4102135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.7218945661013886e-05], 0, 10.667247295379639, 1579877461.1797123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.5863800461719456e-05], 0, 3.096583366394043, 1579877464.0213194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.108306683644947e-05], 0, 1.297560453414917, 1579877465.2518194], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.9099884953147226e-05], 0, 1.302173376083374, 1579877466.4800944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4853093951977305e-05], 0, 2.343738317489624, 1579877468.808509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.001665557308628e-05], 0, 2.3878672122955322, 1579877471.1322594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.104347905721994e-05], 0, 1.4522185325622559, 1579877472.3651898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.974541184412856e-05], 0, 2.9041759967803955, 1579877475.1689153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.583239658119658e-05], 0, 3.2225918769836426, 1579877478.0061874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.296968550518398e-05], 0, 3.279503345489502, 1579877480.7456658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.3765369104365276e-05], 0, 3.253291606903076, 1579877483.5866323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.39123028169014e-05], 0, 4.544148683547974, 1579877486.4366796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.335515067102974e-05], 0, 3.0163676738739014, 1579877489.2698786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.5575748898198184e-05], 0, 1.2089250087738037, 1579877490.4986837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.0281246552425318e-05], 0, 2.0865321159362793, 1579877492.5276985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.472956071505262e-05], 0, 3.3544342517852783, 1579877495.0225346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.643469484942302e-05], 0, 1.2474358081817627, 1579877496.2531226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.8957909733679005e-05], 0, 1.3231327533721924, 1579877497.4830632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.900798704430734e-05], 0, 3.6080105304718018, 1579877500.2835414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.070395656233508e-05], 0, 1.220613956451416, 1579877501.513648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.5652213662740592e-05], 0, 2.4524195194244385, 1579877503.9507635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.117413768027378e-05], 0, 1.491713047027588, 1579877505.18547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5945395711568385e-05], 0, 2.9139745235443115, 1579877508.0327225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.3729754905727695e-05], 0, 1.2200937271118164, 1579877509.2622936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.573280214311335e-05], 0, 1.4938206672668457, 1579877510.5100498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.929941926582903e-05], 0, 1.4053049087524414, 1579877511.743325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.835179201822997e-05], 0, 6.194985389709473, 1579877514.516423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.9542186295503214e-05], 0, 1.2211358547210693, 1579877515.7443233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.0213644405506883e-05], 0, 1.900496006011963, 1579877517.6204386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.43451670965624e-05], 0, 4.485062599182129, 1579877520.4172778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.21848416328430176, 1579877448.8304193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.723822743487191e-05], 0, 2.770576000213623, 1579877523.2339396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.984570497235111e-06], 0, 3.4110169410705566, 1579877526.577897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.451299791045426e-05], 0, 3.5348548889160156, 1579877529.3773773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.64616171878288e-05], 0, 3.305886745452881, 1579877532.1666005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.246671114369502e-05], 0, 1.3156037330627441, 1579877533.4092393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.577969417475728e-06], 0, 1.9566259384155273, 1579877535.3595977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.612091721077883e-05], 0, 1.2547459602355957, 1579877536.5873415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.6735305846012563e-05], 0, 2.792182683944702, 1579877539.410077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 2, 0.2712221145629883, 1579877448.8309646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.519076122402834e-05], 0, 1.1884620189666748, 1579877540.6610103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.6887210306947834e-05], 0, 2.7985928058624268, 1579877543.4926655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.92179733479773e-05], 0, 2.9915771484375, 1579877546.340658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 128, 58, 58], "uint8"], ["TENSOR", [128, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 128, 58, 58, "uint8"], [128, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.934688157417829e-05], 0, 1.2523720264434814, 1579877547.580099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.996427510220361e-05], 0, 1.8609404563903809, 1579877551.869375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.135781044517283e-05], 0, 2.3530004024505615, 1579877554.1221604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.786644909024746e-05], 0, 3.060412883758545, 1579877556.923911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9485069789585204e-05], 0, 2.628365993499756, 1579877559.5026813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.467644435365812e-05], 0, 3.1507749557495117, 1579877562.3312013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8308945943842813e-05], 0, 2.806661605834961, 1579877564.8470426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.073644443625319e-05], 0, 2.4948043823242188, 1579877567.352331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.83668694724567e-05], 0, 2.496978521347046, 1579877569.8206913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.72927125289694e-05], 0, 2.8317928314208984, 1579877572.5977812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.890188979547035e-05], 0, 3.0967869758605957, 1579877575.4373636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.118468118274163e-05], 0, 5.011206388473511, 1579877578.285293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7033236026319363e-05], 0, 3.050065755844116, 1579877581.0980234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.3351890449954086e-05], 0, 2.3563859462738037, 1579877583.444897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.2859977533333336e-05], 0, 2.892003059387207, 1579877586.2304983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021414222918890075], 0, 3.4512555599212646, 1579877589.0634964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0766586679780028e-05], 0, 2.753368377685547, 1579877591.7174833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0583978274363748e-05], 0, 2.578117609024048, 1579877594.3059394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.793011568023447e-05], 0, 2.8996341228485107, 1579877597.1298552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9015700527124973e-05], 0, 2.5738959312438965, 1579877599.6002212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.94001771478035e-05], 0, 3.4972574710845947, 1579877602.4261174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011979450870535713], 0, 3.285414695739746, 1579877605.2655857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.335838787284144e-05], 0, 2.9603917598724365, 1579877608.1081474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8649905362489792e-05], 0, 2.5956735610961914, 1579877610.6617749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.746428446909668e-05], 0, 3.3641984462738037, 1579877613.484118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9814445681720967e-05], 0, 2.6140947341918945, 1579877616.0330205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.589319028499967e-05], 0, 1.5530126094818115, 1579877617.2644858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9373123699018054e-05], 0, 3.09090518951416, 1579877620.0797338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.627180588361607e-05], 0, 3.410905122756958, 1579877622.9132962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.36596265307372e-05], 0, 2.821300745010376, 1579877625.6432228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.702634483620013e-05], 0, 2.9620702266693115, 1579877628.4619155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.552419423109745e-05], 0, 1.9718480110168457, 1579877629.6948843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.6784588329188163e-05], 0, 2.4450178146362305, 1579877632.1138537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.5991544486091935e-05], 0, 2.7815873622894287, 1579877634.668877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[4.98804889439573e-05], 0, 3.5421645641326904, 1579877637.4409523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1477178083903715e-05], 0, 2.1742265224456787, 1579877639.5999515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001000469476839581], 0, 3.1011557579040527, 1579877642.3974211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1051639899349846e-05], 0, 2.6749074459075928, 1579877644.9704728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.988886231086035e-05], 0, 2.454037666320801, 1579877647.3317983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.183654574931154e-05], 0, 3.388294219970703, 1579877650.1849246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8317022422293678e-05], 0, 2.370469808578491, 1579877652.4871285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.317165503933502e-05], 0, 2.9222073554992676, 1579877655.2464507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.7985184898884416e-05], 0, 2.6147923469543457, 1579877657.757033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.1585910886373824e-05], 0, 2.380413293838501, 1579877659.9965026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.088484769731971e-05], 0, 2.5503060817718506, 1579877662.5065067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.638158665782814e-05], 0, 3.8674075603485107, 1579877665.330234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.577572623757599e-05], 0, 2.9437217712402344, 1579877668.100791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.952954893183585e-05], 0, 2.5836660861968994, 1579877670.6849964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.60839688730468e-05], 0, 3.620520830154419, 1579877673.5010562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.666660265166734e-05], 0, 3.181762218475342, 1579877678.8592525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8931295243226814e-05], 0, 2.4307360649108887, 1579877681.3037255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.806807138504742e-05], 0, 2.441690444946289, 1579877683.7350416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8086865054501202e-05], 0, 2.4989185333251953, 1579877686.2251241], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.666100933107486e-05], 0, 2.86043381690979, 1579877688.9943392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8713606794237204e-05], 0, 2.435293197631836, 1579877691.4143429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.377727043661589e-05], 0, 3.0102667808532715, 1579877694.2030706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.023722727619979e-05], 0, 2.3639683723449707, 1579877696.574542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.811204647362821e-05], 0, 2.6694140434265137, 1579877699.1179338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.261156010376136e-05], 0, 3.1958017349243164, 1579877701.9246147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.0457105929139552e-05], 0, 2.6253621578216553, 1579877704.5347526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.449275921200972e-05], 0, 3.0593373775482178, 1579877707.3449216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.992047812097812e-05], 0, 2.5787618160247803, 1579877709.9237862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8779411416171826e-05], 0, 2.5837435722351074, 1579877712.487585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.092167403742075e-05], 0, 5.078386545181274, 1579877715.2623496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.7789159356395815e-05], 0, 3.1977221965789795, 1579877717.9449592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8381321582665593e-05], 0, 2.7889716625213623, 1579877720.6798065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.482137201741045e-05], 0, 3.7093467712402344, 1579877723.53024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.245493562071116e-05], 0, 2.020995616912842, 1579877724.9261386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.4024739140539662e-05], 0, 2.1669540405273438, 1579877727.1077225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014151126661989124], 0, 5.169566869735718, 1579877729.9543965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.712372463029067e-05], 0, 2.955684185028076, 1579877732.7260695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.668074369430542, 1579877676.2233815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.4081320478275515e-05], 0, 3.089906930923462, 1579877735.5751402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1551012605588045e-05], 0, 1.9850637912750244, 1579877737.5297086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015082009548192773], 0, 1.86104154586792, 1579877738.7682421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.007070121487706e-05], 0, 2.5695557594299316, 1579877741.3443193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.626766179708899e-05], 0, 3.128317356109619, 1579877744.1701543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010910455494542744], 0, 3.184807538986206, 1579877747.0052676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8981338221401278e-05], 0, 2.4428281784057617, 1579877749.4176302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.9256240661173734e-05], 0, 2.8405072689056396, 1579877752.1635418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0388877310432324e-05], 0, 3.0418548583984375, 1579877754.9099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.775164996213077e-05], 0, 3.5074565410614014, 1579877757.7509155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.884414641929401e-05], 0, 2.6082653999328613, 1579877760.2925262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.571934665421078e-05], 0, 3.1218621730804443, 1579877763.1303387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[2.9386387591488343e-05], 0, 2.8689475059509277, 1579877765.7443974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.5631712120871465e-05], 0, 2.950578451156616, 1579877768.5353649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.753544597544659e-05], 0, 2.9617316722869873, 1579877771.3509207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8246298471100064e-05], 0, 2.80017352104187, 1579877773.9535809], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.723350907827295e-05], 0, 1.7837870121002197, 1579877775.193794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.6009938422391856e-05], 0, 3.116640329360962, 1579877777.9099643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.509944141201026e-05], 0, 2.830645799636841, 1579877780.6427004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.078791493652191e-05], 0, 2.6706628799438477, 1579877783.2253509], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00016240490231284236], 0, 3.27762770652771, 1579877786.0513363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0899832861227834e-05], 0, 2.8049423694610596, 1579877788.7966304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9700191022781043e-05], 0, 2.5763518810272217, 1579877791.3940814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0843831964683466e-05], 0, 2.7589645385742188, 1579877794.1373422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.5798580742017956e-05], 0, 2.851963520050049, 1579877796.86296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.820292875668666e-05], 0, 2.8372995853424072, 1579877801.348278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1140781093769472e-05], 0, 2.6978607177734375, 1579877804.0494204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001681254747549278], 0, 3.440690517425537, 1579877806.8698153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.816615120301232e-05], 0, 2.5676844120025635, 1579877809.4010577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.934642604189965e-05], 0, 3.3601908683776855, 1579877812.2083805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.30800057738922e-05], 0, 2.914741277694702, 1579877814.9953902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.296209272290976e-05], 0, 2.8556041717529297, 1579877817.8073814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8861864515593435e-05], 0, 2.430845260620117, 1579877820.2409286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001228763615697719], 0, 3.2040445804595947, 1579877823.0665164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.953056639857677e-05], 0, 3.3506836891174316, 1579877825.8988726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9301156920983423e-05], 0, 2.6453933715820312, 1579877828.5140042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.9540611841093025e-05], 0, 3.0667874813079834, 1579877831.352948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.666404331137753e-05], 0, 2.5192155838012695, 1579877833.853147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2974979346220825e-05], 0, 2.7563531398773193, 1579877836.4998105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.2840772754653919e-05], 0, 2.354163885116577, 1579877838.8664143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2341334803061358e-05], 0, 2.7496285438537598, 1579877841.545244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0727243379646125e-05], 0, 2.479497194290161, 1579877844.0323114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.1042477992726728e-05], 0, 2.1693055629730225, 1579877846.1654785], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.246567370362779e-05], 0, 3.0852813720703125, 1579877849.0006206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.067535977873423e-05], 0, 2.476978063583374, 1579877851.489024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.404211168417103e-05], 0, 2.8603246212005615, 1579877854.280002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.193509540173457e-05], 0, 1.5510063171386719, 1579877855.5083365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.296640813711356e-05], 0, 3.5290639400482178, 1579877858.2883286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.966018792810565e-05], 0, 2.6509149074554443, 1579877860.8367794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1899553568079855e-05], 0, 2.6824963092803955, 1579877863.5186644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010307523891264119], 0, 3.1394894123077393, 1579877866.3670628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6096011370276993e-05], 0, 2.7502591609954834, 1579877869.1233108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.798038122689726e-05], 0, 2.5024242401123047, 1579877871.5322802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.4839113835927936e-05], 0, 3.023944854736328, 1579877874.2959619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7485102178131633e-05], 0, 2.664217472076416, 1579877876.9739714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8071001029054073e-05], 0, 2.475374698638916, 1579877879.3916698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.9363247572815536e-05], 0, 3.0394482612609863, 1579877882.1786807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2549471855163574, 1579877798.029422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.023833202338467e-05], 0, 2.5988376140594482, 1579877884.7880888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.02074322971549e-05], 0, 3.5050466060638428, 1579877887.6088645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.724509599239297e-05], 0, 2.8773794174194336, 1579877890.4342265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.210925513995541e-05], 0, 1.732069969177246, 1579877891.672013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.131938426464195e-05], 0, 2.1847572326660156, 1579877893.7117584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.7470923567804672e-05], 0, 2.47259783744812, 1579877896.078127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013035518619791667], 0, 3.5271480083465576, 1579877898.9057565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.796261118570543e-05], 0, 2.507711887359619, 1579877901.3869815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.97693745356854e-05], 0, 2.5971484184265137, 1579877903.9504795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001813095926395939], 0, 2.6306052207946777, 1579877905.1866271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00021563497822602192], 0, 3.7529125213623047, 1579877908.0337548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.141665616855868e-05], 0, 3.1217241287231445, 1579877910.8839839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.784328813393382e-05], 0, 2.9816770553588867, 1579877913.6848583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.86360321691678e-05], 0, 2.5491700172424316, 1579877916.1226192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.9125168516115363e-05], 0, 2.595658540725708, 1579877918.6887603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.8841066939043516e-05], 0, 3.0281996726989746, 1579877923.4107401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.648335948546025e-05], 0, 2.8742334842681885, 1579877926.152422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.5702275376344086e-05], 0, 2.999222993850708, 1579877928.8987167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.7981164402798964e-05], 0, 2.619515895843506, 1579877931.5264916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4346262973481757e-05], 0, 2.374955415725708, 1579877933.8908415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.427968747879199e-05], 0, 2.9276692867279053, 1579877936.7070978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.861145532207257e-05], 0, 2.540351629257202, 1579877939.2565074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.008441863503869e-05], 0, 3.0197315216064453, 1579877942.0626698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.7072119255750354e-05], 0, 2.468822956085205, 1579877944.553931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.865272197596113e-05], 0, 3.0157291889190674, 1579877947.390312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.301392919551599e-05], 0, 2.8357391357421875, 1579877950.15251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020818879851813336], 0, 3.6134393215179443, 1579877952.9781091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.058217256745296e-05], 0, 2.5156166553497314, 1579877955.523648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9355330683646478e-05], 0, 2.5533878803253174, 1579877958.0492594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.264609637007354e-05], 0, 3.113610029220581, 1579877960.8866246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.976374939660979e-05], 0, 2.793431043624878, 1579877963.3900087], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.128890337091209e-05], 0, 2.7937958240509033, 1579877966.0849724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.935383467308602e-05], 0, 3.100675582885742, 1579877968.9309132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.231498818371384e-05], 0, 2.890101671218872, 1579877971.7198694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.3308882163335936e-05], 0, 2.919387102127075, 1579877974.4938798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9889769924374637e-05], 0, 2.5652718544006348, 1579877977.047215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.792463354591327e-05], 0, 2.5436389446258545, 1579877979.4546366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.666033003774941e-05], 0, 4.080857753753662, 1579877982.3000937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9427747208334972e-05], 0, 2.672820568084717, 1579877984.9232898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8172320656319783e-05], 0, 2.420093059539795, 1579877987.2720685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.308536389884824e-05], 0, 2.5512337684631348, 1579877989.8546317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.88649495509669e-05], 0, 2.579826831817627, 1579877992.4092813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.858533261152014e-05], 0, 2.9937803745269775, 1579877995.176915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7293634667356e-05], 0, 2.6550748348236084, 1579877997.781193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.732111752398388e-05], 0, 2.593851327896118, 1579878000.363081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.857948266095356e-05], 0, 2.969486713409424, 1579878003.207734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2298402838133117e-05], 0, 1.8638300895690918, 1579878005.039507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.820370598047695e-05], 0, 3.1536622047424316, 1579878007.8453405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.828581619852741e-05], 0, 1.3765733242034912, 1579878009.081951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.26546489261787e-05], 0, 1.3343961238861084, 1579878010.3121054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7703469030318216e-05], 0, 2.641240358352661, 1579878012.8254497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[5.182225811551788e-05], 0, 3.04295015335083, 1579878015.5635908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001676414004793664], 0, 3.6244800090789795, 1579878018.400409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011367563781465335], 0, 3.2504642009735107, 1579878021.2489018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001802333630802447], 0, 2.629061222076416, 1579878022.4843326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.9593446898738846e-05], 0, 2.8588149547576904, 1579878025.3083286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.094010380744535e-05], 0, 2.2492668628692627, 1579878027.5010555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010789989094207767], 0, 3.161137580871582, 1579878030.3266323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.970264201816097e-05], 0, 3.273914337158203, 1579878033.1556537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.716805815902464e-05], 0, 2.8904902935028076, 1579878036.003365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3839936822092008e-05], 0, 2.700209856033325, 1579878038.7109928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8840037615311208e-05], 0, 2.572298288345337, 1579878041.2391732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.13341644124798e-05], 0, 2.5797958374023438, 1579878043.8419442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.491277790329107e-05], 0, 2.5925650596618652, 1579878049.2443442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[8.076011172848776e-05], 0, 5.462683916091919, 1579878052.0931733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.801695376903083e-05], 0, 4.07482647895813, 1579878054.8908272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.117573632282314e-05], 0, 3.0951385498046875, 1579878057.671063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1901199406380927e-05], 0, 2.2620644569396973, 1579878059.9175634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.247349188139781e-05], 0, 2.044639825820923, 1579878061.9761462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002154158125250903], 0, 3.4352376461029053, 1579878064.815642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.178614486030025e-05], 0, 3.820957899093628, 1579878067.5891166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.170471429880843e-05], 0, 1.4817020893096924, 1579878068.8200061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014339405541248556], 0, 5.213662147521973, 1579878071.6666398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.99258830790847e-05], 0, 2.885371208190918, 1579878074.4771407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.836183308181278e-05], 0, 2.941227674484253, 1579878077.132565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.106637770587782e-05], 0, 3.032336473464966, 1579878079.9282055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.246169816339101e-05], 0, 2.795271873474121, 1579878082.6099617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[7.02814618844371e-05], 0, 3.2758500576019287, 1579878085.3244958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.056153310618177e-05], 0, 2.722442150115967, 1579878087.9472365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.124085141587574e-05], 0, 3.056650161743164, 1579878090.774977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.61310351641414e-05], 0, 4.025850296020508, 1579878093.473453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1225636366190457e-05], 0, 2.727904796600342, 1579878096.1473088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9124496813269464e-05], 0, 2.5785880088806152, 1579878098.7191002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4581094413660255e-05], 0, 2.185765504837036, 1579878100.9309337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.712588403508043e-05], 0, 3.0885188579559326, 1579878103.7725801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.180201368994249e-05], 0, 2.780480146408081, 1579878106.357035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9231014745556e-05], 0, 3.2869160175323486, 1579878109.176991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.1359530944308986e-05], 0, 2.1428561210632324, 1579878111.2939615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002141552857142857], 0, 3.790029525756836, 1579878114.13837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002156394726520811], 0, 3.7501158714294434, 1579878116.9899592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8129159980916276e-05], 0, 2.5741841793060303, 1579878119.493175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.661453520662519e-05], 0, 3.382580518722534, 1579878122.3404768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.334874996004049e-05], 0, 1.3989934921264648, 1579878123.568592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.107667552104617e-05], 0, 3.2787435054779053, 1579878126.3640406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8094841105576918e-05], 0, 2.5377933979034424, 1579878128.8665621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.230589302215688e-05], 0, 2.953542709350586, 1579878131.7068598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8954851463532966e-05], 0, 2.653031826019287, 1579878134.207826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.746718007348173e-05], 0, 3.1838908195495605, 1579878136.9658408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8069836033519553e-05], 0, 2.7003848552703857, 1579878139.602426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.249933950063345e-05], 0, 3.1001505851745605, 1579878142.4360027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9139473726630112e-05], 0, 2.808540105819702, 1579878145.0073156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.7561491722696954e-05], 0, 2.4212605953216553, 1579878147.3554618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.894959142616775e-05], 0, 3.2630271911621094, 1579878150.1963556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.792850877811741e-05], 0, 2.4900448322296143, 1579878152.6447775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3451184854619065e-05], 0, 2.804368734359741, 1579878155.3476884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00010911418588651999], 0, 3.1815185546875, 1579878158.1716228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.6382179093653552e-05], 0, 2.7485320568084717, 1579878160.9301848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00021765230834799079], 0, 3.387716054916382, 1579878163.7703805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.5567403009116456e-05], 0, 2.7797272205352783, 1579878166.4138842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.129096179740401e-05], 0, 3.0678391456604004, 1579878169.2571416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017944654280307247], 0, 4.009412527084351, 1579878172.0990255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.9512382865426973e-05], 0, 2.492082357406616, 1579878176.9303107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014052292851419925], 0, 4.960773706436157, 1579878179.7225492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0242735125470127e-05], 0, 2.3468267917633057, 1579878182.0768814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.9352959094290888e-05], 0, 2.5919787883758545, 1579878184.5426598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.515619115137966e-05], 0, 3.846076726913452, 1579878187.3938909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.52800106362773e-05], 0, 2.075523614883423, 1579878188.6317961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.756637348681137e-05], 0, 3.194680690765381, 1579878191.4377315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.8262049052728305e-05], 0, 2.44467830657959, 1579878193.8550746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8964460471642848e-05], 0, 2.4782073497772217, 1579878196.3337176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.03704176550396e-05], 0, 3.290555715560913, 1579878199.1660092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9496819115130776e-05], 0, 2.5486390590667725, 1579878201.7165926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[4.175504338485722e-05], 0, 2.944869041442871, 1579878204.5249324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1064278755885708e-05], 0, 2.543820858001709, 1579878207.0843043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.1087366845140034e-05], 0, 2.0444788932800293, 1579878209.0529969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.654731074712378e-05], 0, 2.83233904838562, 1579878211.843606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.706977764471058e-05], 0, 3.0509843826293945, 1579878214.6254444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015860265496499357], 0, 3.704418897628784, 1579878217.4643083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.140621478388215e-05], 0, 2.599503517150879, 1579878220.0794775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.6902978246309643e-05], 0, 2.295210838317871, 1579878222.3489308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.3483862248370025e-05], 0, 2.90112042427063, 1579878225.0489395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8601964524581754e-05], 0, 2.763852596282959, 1579878227.800113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.628608359318781e-05], 0, 3.4679551124572754, 1579878230.6322458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[5.1229245461925634e-05], 0, 2.975757598876953, 1579878233.411633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.7656329582747304e-05], 0, 3.2819783687591553, 1579878236.1142588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.493353821912532e-05], 0, 3.093886613845825, 1579878238.8816547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.633976308722551e-05], 0, 2.722123146057129, 1579878241.6191106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.950565597194828e-05], 0, 3.027986764907837, 1579878244.4140358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3500382900238037, 1579878174.5417755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.177872420436156e-05], 0, 3.057656764984131, 1579878247.2550485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.927848733560643e-05], 0, 2.603604555130005, 1579878249.7900703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.944983796856107e-05], 0, 2.298691987991333, 1579878251.2782388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.317209604383209e-05], 0, 3.190493583679199, 1579878254.112978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8514622133946616e-05], 0, 2.4416465759277344, 1579878256.4890137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.037407718923982e-05], 0, 2.9293899536132812, 1579878259.2268913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.689826047629143e-05], 0, 3.086078405380249, 1579878261.9966452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8345604027085453e-05], 0, 2.8946290016174316, 1579878264.7881882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000216811237654321], 0, 3.573347330093384, 1579878267.632607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[5.932682222560744e-05], 0, 3.008145809173584, 1579878270.384095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.27801365635307e-05], 0, 3.0626983642578125, 1579878273.198355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2283635119576783e-05], 0, 2.8080825805664062, 1579878275.9022224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.3064770239381362e-05], 0, 2.1199300289154053, 1579878277.991822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011154644937635009], 0, 3.201852321624756, 1579878280.8104975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.528166108855936e-05], 0, 2.9756133556365967, 1579878283.5915687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.986760047438725e-05], 0, 2.588555097579956, 1579878286.1354055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.7937143756913266e-05], 0, 2.4474802017211914, 1579878288.5925262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.035331549834054e-05], 0, 3.18151593208313, 1579878291.4092546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.947123265666372e-05], 0, 3.1510331630706787, 1579878294.1887317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0441040000000002e-05], 0, 2.3820958137512207, 1579878296.5641305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9669995345217882e-05], 0, 2.4688148498535156, 1579878301.0515466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.1635020139840846e-05], 0, 2.440305471420288, 1579878303.4618783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.8619148547779176e-05], 0, 2.6973824501037598, 1579878306.1371143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.696512438918864e-05], 0, 2.4779484272003174, 1579878308.521291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5283692337749094e-05], 0, 2.288113594055176, 1579878310.7111936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[3.246871711519261e-05], 0, 2.742269992828369, 1579878313.2064323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.328305831271301e-05], 0, 3.006028175354004, 1579878315.9811664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1370599263439832e-05], 0, 2.145383358001709, 1579878318.1346898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.746879764293793e-05], 0, 2.8573224544525146, 1579878320.912469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017942503243723615], 0, 4.266342878341675, 1579878323.7609074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.851448344829664e-05], 0, 2.902538776397705, 1579878326.5967774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9017806558909966e-05], 0, 2.525505542755127, 1579878329.1291113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00018218262201172755], 0, 3.7540624141693115, 1579878331.9773068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.770824271660513e-05], 0, 2.547302007675171, 1579878334.472417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2682890361838526e-05], 0, 2.966784954071045, 1579878337.2464561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00016337691106335073], 0, 3.6396291255950928, 1579878340.0646467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.021660242925968e-05], 0, 2.3108325004577637, 1579878341.6219873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.23531389236450195, 1579878298.2956398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.980546397143222e-05], 0, 2.8848657608032227, 1579878344.3965507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0434395490916957e-05], 0, 2.6636664867401123, 1579878347.0703108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.997829910782177e-05], 0, 2.9529175758361816, 1579878349.8515308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[6.743867975301431e-05], 0, 3.583961248397827, 1579878352.6997173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.628567814577126e-05], 0, 2.553574323654175, 1579878355.223154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9593752734997342e-05], 0, 2.6172847747802734, 1579878357.706065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.535948383563866e-05], 0, 3.5566961765289307, 1579878360.5439315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8381332157599456e-05], 0, 2.566240072250366, 1579878363.097385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8136532780405623e-05], 0, 2.504383087158203, 1579878365.5913815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.8584457021627828e-05], 0, 2.6195857524871826, 1579878368.1557803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.121608244094891e-05], 0, 3.0448410511016846, 1579878370.9491103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001792332290290066], 0, 3.9996397495269775, 1579878373.771692], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.266455082496227e-05], 0, 3.0455002784729004, 1579878376.5702002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.751948840233212e-05], 0, 3.176231622695923, 1579878379.4088247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.778764773155712e-05], 0, 2.5362331867218018, 1579878381.9237952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00017947797354379724], 0, 3.660921573638916, 1579878384.7711139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.833480322361933e-05], 0, 2.8589909076690674, 1579878387.5380309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.758428107777098e-05], 0, 1.7586801052093506, 1579878388.7740495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.980432780852166e-05], 0, 2.7051873207092285, 1579878391.354988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.082625062516168e-05], 0, 2.5526721477508545, 1579878393.9282799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8074207063809146e-05], 0, 2.584033250808716, 1579878396.4465868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.360555494432367e-05], 0, 2.7298262119293213, 1579878399.0041575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.1756315892813896e-05], 0, 3.200016736984253, 1579878402.1696086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7956893942718487e-05], 0, 2.5707507133483887, 1579878404.6485436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.746224478442282e-05], 0, 4.301999092102051, 1579878407.4903905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.296930739739802e-05], 0, 1.664916753768921, 1579878408.7263374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8636478976713675e-05], 0, 2.5799074172973633, 1579878411.2530925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0798445296500254e-05], 0, 2.5716965198516846, 1579878413.6700006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001087176058939363], 0, 3.2017478942871094, 1579878416.490589], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2933469599085036e-05], 0, 2.5989584922790527, 1579878419.120135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9855759145376754e-05], 0, 2.580670118331909, 1579878423.1340754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.555096327815838e-05], 0, 2.83150577545166, 1579878425.8578606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.427050437989857e-05], 0, 2.772749423980713, 1579878428.5758648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015920660374912752], 0, 3.2469160556793213, 1579878431.3934436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017758029485040596], 0, 4.090012073516846, 1579878434.2145336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001796722776973611], 0, 3.715756893157959, 1579878437.061456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.575488521199586e-05], 0, 3.023279905319214, 1579878439.8221107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3228295068471816e-05], 0, 2.17199969291687, 1579878441.9739907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.9133933643370797e-05], 0, 2.3852572441101074, 1579878444.3618655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.979112290314309e-05], 0, 2.6276278495788574, 1579878446.968444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.608370018498944e-05], 0, 1.3945190906524658, 1579878448.1950388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.809134122740005e-05], 0, 2.619767665863037, 1579878450.7214746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2734010037035882e-05], 0, 2.6195812225341797, 1579878453.316242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.224548071896807e-05], 0, 3.1467771530151367, 1579878456.4755166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9219628381606447e-05], 0, 2.339674234390259, 1579878458.785857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.416845389698941e-05], 0, 3.5364599227905273, 1579878461.6117077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.17875194549560547, 1579878420.6775234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[9.292870421491432e-05], 0, 2.2482998371124268, 1579878462.869344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6121815229218906e-05], 0, 2.5386929512023926, 1579878465.3047638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3805000344347225e-05], 0, 2.732393741607666, 1579878467.988918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.2054770883787189e-05], 0, 2.032907009124756, 1579878469.995649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.80426573897685e-05], 0, 2.5558600425720215, 1579878472.5376601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001353837067872082], 0, 1.9064488410949707, 1579878473.777032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [256, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [256, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.288725801425493e-05], 0, 3.0273799896240234, 1579878476.5850258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00021463866698617008], 0, 3.178673267364502, 1579878490.3785584], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 440, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.963054546456823e-05], 0, 2.564044952392578, 1579878492.9141762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.777046438977015e-05], 0, 2.5412416458129883, 1579878495.4526024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 453, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011949295835812017], 0, 3.351102352142334, 1579878498.2841907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0002249322029792566], 0, 9.758214235305786, 1579878501.1336432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 438, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.911906900389538e-05], 0, 3.0038959980010986, 1579878503.9626517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010916497450674621], 0, 2.9027066230773926, 1579878506.7983441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011239884175963848], 0, 2.7992849349975586, 1579878509.6051013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.406862336817655e-05], 0, 2.7729504108428955, 1579878512.4125972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3811606167600658e-05], 0, 2.6176702976226807, 1579878515.0242467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 443, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001151181753921077], 0, 3.0866940021514893, 1579878517.856445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.720950172110456e-05], 0, 2.6989409923553467, 1579878519.0969267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011196449692780338], 0, 2.859250068664551, 1579878521.9182472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[8.720401526333446e-05], 0, 2.7673442363739014, 1579878524.6763601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.454576600446283e-05], 0, 2.7956221103668213, 1579878527.4841442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.776834420959279e-05], 0, 2.9406449794769287, 1579878530.2448306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00015762292152537034], 0, 8.142702579498291, 1579878531.4832013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.7199675622914744e-05], 0, 3.4552884101867676, 1579878534.324683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 452, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011944203743195884], 0, 3.4066455364227295, 1579878537.148097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00021477880885285126], 0, 3.263685941696167, 1579878539.990668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.725884024571065e-05], 0, 2.7712814807891846, 1579878542.7887552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.834592163310549e-05], 0, 2.7690820693969727, 1579878545.5711243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001550521459129106], 0, 1.4447176456451416, 1579878546.8202055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.742432729048403e-05], 0, 2.768381118774414, 1579878549.6298225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.9265068702290076e-05], 0, 2.369722843170166, 1579878551.8923476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.566691431689304e-05], 0, 2.812645435333252, 1579878554.721211], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00014824529753742154], 0, 2.8269460201263428, 1579878557.4278474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579878487.5943637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011010227016617144], 0, 1.5086963176727295, 1579878558.681893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001592286638690291], 0, 6.153979539871216, 1579878561.4042175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.3740161548352938e-05], 0, 2.2359068393707275, 1579878563.6039884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001353368866271232], 0, 1.6513903141021729, 1579878564.8411355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.850200116366623e-05], 0, 1.218949794769287, 1579878566.0680661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.816207027424093e-05], 0, 2.783618927001953, 1579878568.8904881], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.210024918235112e-05], 0, 1.3155896663665771, 1579878570.1247149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.017100574247927e-05], 0, 2.6027183532714844, 1579878572.7323577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001064317450106157], 0, 1.291301965713501, 1579878573.9618223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 468, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579878487.7201486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 464, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010923221236304612], 0, 3.9505724906921387, 1579878576.8266928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.0493820396839755e-05], 0, 1.276829481124878, 1579878578.0583382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7052890835492645e-05], 0, 2.418137550354004, 1579878580.4264174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.15040240146375e-05], 0, 3.1382038593292236, 1579878583.2711506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.006749380382273e-05], 0, 1.2007038593292236, 1579878584.4990778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013226441995378775], 0, 3.5727698802948, 1579878587.325954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 465, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.5396449197860962e-05], 0, 2.641686201095581, 1579878589.8291204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.46573369228068e-05], 0, 2.8096868991851807, 1579878592.6766417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.2222973277661797e-05], 0, 1.9206960201263428, 1579878594.548355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011038897660858828], 0, 2.999215602874756, 1579878597.3878286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010977891409923503], 0, 3.0105607509613037, 1579878607.341864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011165297026516477], 0, 2.907590389251709, 1579878610.1543605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2603137729363863e-05], 0, 2.1158559322357178, 1579878612.3093047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.277336141934675e-05], 0, 1.300750732421875, 1579878613.540688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00014873467989492446], 0, 4.689767360687256, 1579878616.3398702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.6405015718507113e-05], 0, 2.384458065032959, 1579878618.7074301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.973419059050636e-05], 0, 3.2027275562286377, 1579878621.5321615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011016343487834416], 0, 2.799766778945923, 1579878622.7659895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.697023769081918e-05], 0, 1.1872591972351074, 1579878623.9983141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.990050550849317e-05], 0, 3.5535905361175537, 1579878626.8125923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.271207242204684e-05], 0, 1.2374622821807861, 1579878628.0506954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8326939340006424e-05], 0, 2.4911177158355713, 1579878630.4952617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.2336361769865504e-05], 0, 2.8432209491729736, 1579878633.3269117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001118517139261745], 0, 2.8293590545654297, 1579878636.1448166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 437, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.935880005164956e-05], 0, 2.9044578075408936, 1579878638.8681467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.9209814926609845e-05], 0, 1.250856637954712, 1579878640.0954056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010945324710816479], 0, 3.1376774311065674, 1579878642.9466987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.866410810010764e-05], 0, 3.1621789932250977, 1579878646.0667284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.819087671961189e-05], 0, 1.465087890625, 1579878647.3205674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010999463221467299], 0, 3.045741558074951, 1579878650.1443853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011179829354275742], 0, 2.8363382816314697, 1579878652.9638321], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.551257926515328e-05], 0, 3.0564067363739014, 1579878655.8005445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3496956011853648e-05], 0, 3.3699538707733154, 1579878659.2053404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001580277316727101], 0, 2.1806955337524414, 1579878660.4432495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.623665633991944e-05], 0, 1.3112003803253174, 1579878661.6746035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.043164642441601e-05], 0, 2.4650208950042725, 1579878664.1167083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.390805367980673e-05], 0, 2.824321746826172, 1579878666.922637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.721351206423163e-05], 0, 2.818350315093994, 1579878669.764783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 424, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.579246519645724e-05], 0, 2.905374050140381, 1579878672.5984325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001068141635026738], 0, 2.7904844284057617, 1579878675.4140043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.875151188979078e-05], 0, 1.2727949619293213, 1579878676.6482072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00021539319749299906], 0, 3.8895153999328613, 1579878679.496358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.000146607500069377], 0, 1.3565468788146973, 1579878680.785373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011220262183932199], 0, 2.7797183990478516, 1579878683.6027582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00020540675258126195], 0, 9.594616651535034, 1579878686.4472492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.076204334912399e-05], 0, 3.9921038150787354, 1579878689.2945962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.4874070584999677e-05], 0, 2.7716894149780273, 1579878692.011783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.085181875047677e-05], 0, 2.937403917312622, 1579878694.8557687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0002037961734848485], 0, 6.165068626403809, 1579878697.7022915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.407875069137982e-05], 0, 2.8402371406555176, 1579878700.5188634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001100978899516271], 0, 1.31052827835083, 1579878701.7488253], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00023162779388106867], 0, 3.2554805278778076, 1579878704.5848277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00013587076144314255], 0, 3.271315574645996, 1579878707.4234698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010076651374873864], 0, 2.8924384117126465, 1579878710.2371597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011115619424261298], 0, 2.9081223011016846, 1579878713.0628674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 458, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.550294118058837e-05], 0, 2.7412428855895996, 1579878715.6530132], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011237142639308552], 0, 2.9073972702026367, 1579878718.4721093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012715037328685732], 0, 3.2279505729675293, 1579878721.3017042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7245373155327186e-05], 0, 2.1676764488220215, 1579878730.8074417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.438018055157479e-05], 0, 2.6742334365844727, 1579878733.5093918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010846277118093176], 0, 1.750593900680542, 1579878734.746218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 450, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.961049689467969e-05], 0, 5.466629505157471, 1579878737.5738828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002100640725051975], 0, 3.855884552001953, 1579878740.4239006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011138352484882186], 0, 2.894937753677368, 1579878743.2445216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 451, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.163427595911717e-05], 0, 2.967144012451172, 1579878745.7050843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011042025112045783], 0, 2.9644267559051514, 1579878748.526956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011150787009105442], 0, 2.881716251373291, 1579878751.3519876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.235681008753327e-05], 0, 2.811471462249756, 1579878754.195745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011979307565470416], 0, 3.021636962890625, 1579878757.0222247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00013322308629187203], 0, 3.2377634048461914, 1579878759.8379776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 471, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.945795866278263e-05], 0, 4.584027290344238, 1579878761.0736969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010167232696606381], 0, 1.249462366104126, 1579878762.3038125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001462410685818899], 0, 1.3477954864501953, 1579878763.574062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011993316770555061], 0, 3.0874009132385254, 1579878766.4188483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.468794610778444e-05], 0, 2.9260661602020264, 1579878769.2177987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010150071976882969], 0, 2.927183151245117, 1579878772.0634277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012028789172749391], 0, 3.086235761642456, 1579878774.8525496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.84487815254887e-05], 0, 2.813103675842285, 1579878777.693127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.544428165522501e-05], 0, 1.2278532981872559, 1579878778.923817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011262922235409104], 0, 2.84370756149292, 1579878781.761059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 435, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.2678548339828024e-05], 0, 2.694614887237549, 1579878784.2686796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[9.482762496285289e-05], 0, 2.9654881954193115, 1579878787.078069], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.1207071775861311e-05], 0, 2.03061842918396, 1579878788.9607837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.787037958818264e-05], 0, 3.1035287380218506, 1579878791.7633924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.725079551870779e-05], 0, 2.9426088333129883, 1579878794.5902483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010608409554699642], 0, 2.7455267906188965, 1579878797.3602695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010726784487929225], 0, 3.0105481147766113, 1579878800.0165882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.604779012660379e-05], 0, 2.82192325592041, 1579878802.7579017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.962378275611529e-05], 0, 6.53567910194397, 1579878805.9008574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.504407038745764e-05], 0, 2.8551175594329834, 1579878808.709836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.3740923926151553e-05], 0, 2.0554401874542236, 1579878810.709339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.813357274668945e-05], 0, 2.809387683868408, 1579878813.5162997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.767026599932987e-05], 0, 2.82163405418396, 1579878816.357489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.174470577336281e-05], 0, 2.6222188472747803, 1579878818.84793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011354077347866888], 0, 2.841330051422119, 1579878821.627673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00015214208335809806], 0, 1.4278507232666016, 1579878822.883804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011155920492830293], 0, 3.3856449127197266, 1579878825.7091599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.77146903729931e-05], 0, 2.492419719696045, 1579878828.1423373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011371581306128314], 0, 2.7981390953063965, 1579878830.932652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001518174128361625], 0, 9.724338293075562, 1579878833.742916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.693318886069187e-05], 0, 1.2125489711761475, 1579878834.9732273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.628104523708594e-05], 0, 2.812488317489624, 1579878837.7723405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.604092671253365e-05], 0, 3.079665184020996, 1579878840.6024437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00012318653718742463], 0, 3.152813673019409, 1579878843.3119006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001098509341130074], 0, 2.960110664367676, 1579878846.1587806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.4980661949021267e-05], 0, 2.0222105979919434, 1579878848.1558564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 428, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.785984580033245e-05], 0, 1.312371015548706, 1579878859.8062322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 456, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001230961896295136], 0, 3.3216922283172607, 1579878862.5910287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.2328902913806253e-05], 0, 2.8517045974731445, 1579878865.1933563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.294964286372007e-05], 0, 2.5361368656158447, 1579878867.6371932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.7084892905259108e-05], 0, 2.6733152866363525, 1579878870.1698778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001114465639683777], 0, 1.266280174255371, 1579878871.399779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 480, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579878858.3377018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.355090039354584e-05], 0, 2.8542447090148926, 1579878874.2598784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.1047583306487985e-05], 0, 2.7494542598724365, 1579878877.052388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.328539134443843e-05], 0, 3.1976940631866455, 1579878879.9325204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.323483577712609e-05], 0, 1.4628043174743652, 1579878881.3075755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.26354353601188e-05], 0, 1.2231190204620361, 1579878882.5369225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010072472939789123], 0, 2.62792706489563, 1579878885.116729], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.7744574315398625e-05], 0, 3.0062670707702637, 1579878887.9639664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.785451356259221e-05], 0, 1.1972389221191406, 1579878889.1907277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013074002268108285], 0, 3.624190092086792, 1579878892.0264187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.3661513150379415e-05], 0, 2.8239316940307617, 1579878894.8529499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010403417623577939], 0, 2.811858892440796, 1579878897.6075947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.697554772028796e-05], 0, 2.7769687175750732, 1579878900.4103036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.7459880608495e-05], 0, 2.7572145462036133, 1579878903.1942317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2630798811311312e-05], 0, 1.8248231410980225, 1579878905.0463428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.219876757554177e-05], 0, 2.839397668838501, 1579878907.8901348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 436, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.551786595442785e-05], 0, 1.6287827491760254, 1579878909.2681792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00021392545654224496], 0, 4.708831071853638, 1579878912.074273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 481, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579878858.4910855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00013269069509202453], 0, 3.1966872215270996, 1579878914.7759387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0002253637962280204], 0, 3.7313320636749268, 1579878917.5821168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.845162928802589e-05], 0, 2.805864095687866, 1579878920.3730867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.6436908321974066e-05], 0, 2.8329644203186035, 1579878923.2120013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.305064740562892e-05], 0, 2.8890509605407715, 1579878926.049722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011182900306727083], 0, 2.8371005058288574, 1579878928.8748593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.0001535146270934496], 0, 3.161372661590576, 1579878931.6059327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012062501293719444], 0, 3.0270588397979736, 1579878934.431238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.992272783836689e-05], 0, 1.449092149734497, 1579878935.6593325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9152794332956986e-05], 0, 2.7846343517303467, 1579878938.4773805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.63644644552611e-05], 0, 2.9122700691223145, 1579878941.2979193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9149143617769385e-05], 0, 1.7498836517333984, 1579878942.9811153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.315253996341657e-05], 0, 6.12534761428833, 1579878945.7844303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.09851346865938e-05], 0, 2.7739105224609375, 1579878948.5880935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.0186866923487684e-05], 0, 2.807865858078003, 1579878951.3694556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.974573607777983e-05], 0, 2.882568120956421, 1579878954.2105486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.993141527446301e-05], 0, 2.793842315673828, 1579878956.9999526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010025999359376963], 0, 2.8539884090423584, 1579878959.8108747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579878858.6645594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.5295456835284276e-05], 0, 1.275998830795288, 1579878961.0720835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 479, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579878858.682635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.202769277180024e-06], 0, 3.262263059616089, 1579878964.365821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.613783236086176e-05], 0, 1.2759597301483154, 1579878965.595802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4285290075445737e-05], 0, 2.2695934772491455, 1579878977.9120073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.518193610556784e-05], 0, 2.4868862628936768, 1579878980.4107397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010292830322978811], 0, 1.2445740699768066, 1579878981.6397874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.542547807744463e-05], 0, 1.1890451908111572, 1579878982.8676805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011692299150401836], 0, 1.4408361911773682, 1579878984.1181555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 469, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.000110457640313779], 0, 6.367544174194336, 1579878986.9710395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.970968829858776e-05], 0, 2.9121086597442627, 1579878989.824039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.756025581395349e-05], 0, 2.854628324508667, 1579878992.4936433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.747715422027792e-05], 0, 2.382833957672119, 1579878994.9201705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 484, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579878975.7953537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 470, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001331382625846726], 0, 4.598074674606323, 1579878996.1755369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[4.7922369705256765e-05], 0, 2.8062918186187744, 1579878998.9552252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010189237353316327], 0, 2.862560987472534, 1579879001.7694361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00020899282301916104], 0, 3.7670400142669678, 1579879004.6154985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.868799711657284e-05], 0, 1.214127779006958, 1579879005.8436391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010992982918956044], 0, 3.020721912384033, 1579879008.666428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00010997642961533158], 0, 2.9276816844940186, 1579879011.4823735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012607763279282117], 0, 2.859755277633667, 1579879014.3055272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00020842685708722742], 0, 4.743857383728027, 1579879017.1399832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.904181083170722e-05], 0, 2.7879390716552734, 1579879019.9629672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00015566465207620907], 0, 3.0073320865631104, 1579879022.778084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 431, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.8821317577463985e-05], 0, 2.3779358863830566, 1579879025.147662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.716148650355835e-05], 0, 2.7813405990600586, 1579879027.956459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011004525908841296], 0, 1.3037376403808594, 1579879029.1851633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.831114554118448e-05], 0, 1.3027052879333496, 1579879030.4138649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00015731043146067415], 0, 3.195939302444458, 1579879033.2534652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011858149100371747], 0, 3.0581607818603516, 1579879036.0701394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 444, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.119201834445118e-05], 0, 3.1865644454956055, 1579879038.9173546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.85775022504977e-05], 0, 2.7662527561187744, 1579879041.7116563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.027872243558671e-05], 0, 2.872692584991455, 1579879044.5551565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.3411316207296406e-05], 0, 2.8954036235809326, 1579879047.224755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.7678196738479946e-05], 0, 1.2780277729034424, 1579879048.4580457], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0983842599127422e-05], 0, 2.4583520889282227, 1579879050.8089583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 447, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011088557591394723], 0, 3.044461965560913, 1579879053.5174577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012818747356230033], 0, 4.538058042526245, 1579879056.3509936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0982275398445168e-05], 0, 2.44720458984375, 1579879058.758635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.022607778399552e-05], 0, 2.908891201019287, 1579879061.5975864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 425, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.987347390691114e-05], 0, 3.0074634552001953, 1579879064.3936718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.12426653425411e-05], 0, 1.2455623149871826, 1579879065.6213553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011240819821920713], 0, 2.7940454483032227, 1579879068.422022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.086673785238701e-05], 0, 1.2066857814788818, 1579879069.6517124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 430, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.86543597723195e-05], 0, 2.9399988651275635, 1579879072.4599788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.750929939021789e-05], 0, 2.7623586654663086, 1579879075.249125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.095031953924915e-05], 0, 1.3028833866119385, 1579879076.4750385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.509147437482172e-05], 0, 1.1858432292938232, 1579879077.7030556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.303289411171237e-05], 0, 2.8193840980529785, 1579879080.3721497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.525907765720132e-05], 0, 2.640279531478882, 1579879083.035153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.886978376706789e-05], 0, 2.8320672512054443, 1579879085.8309267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.601048983115885e-05], 0, 1.295318603515625, 1579879097.402072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.441695742353656e-05], 0, 2.877742290496826, 1579879100.209064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011159604321980558], 0, 2.9101336002349854, 1579879103.021429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.496795536612798e-05], 0, 2.80635929107666, 1579879105.8464336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.2520692042268706e-05], 0, 3.0739548206329346, 1579879108.519869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.780003079873205e-05], 0, 2.42812180519104, 1579879110.9534469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00013503144289717244], 0, 3.0721912384033203, 1579879113.7618546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00022994775128718536], 0, 3.852050304412842, 1579879116.5997305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.1654162979976262e-05], 0, 2.610062599182129, 1579879119.1014948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.399688627091451e-05], 0, 2.8172924518585205, 1579879121.942123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.544086535774176e-05], 0, 2.7829062938690186, 1579879124.7386963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.300303655778895e-05], 0, 1.2246925830841064, 1579879125.9694006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.850861446804901e-05], 0, 2.821521043777466, 1579879128.808951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.201101881525897e-05], 0, 3.9826712608337402, 1579879131.6068969], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001466641475604195], 0, 6.163304090499878, 1579879134.4444213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1712100882914882e-05], 0, 3.3745081424713135, 1579879137.6935182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.654715344273992e-05], 0, 2.816244125366211, 1579879140.4880621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.514474597798476e-05], 0, 1.309959888458252, 1579879141.714589], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 466, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.431039529134784e-05], 0, 3.9393861293792725, 1579879144.5393865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.283565548973371e-05], 0, 9.587924003601074, 1579879147.3876023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00016464037259174313], 0, 5.041266202926636, 1579879149.0563774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 446, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011093084752143904], 0, 3.130977153778076, 1579879151.8637023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.879250888025279e-05], 0, 2.8320062160491943, 1579879154.707783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012094525563337393], 0, 2.897854804992676, 1579879157.5100932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011844707950465305], 0, 3.1377272605895996, 1579879160.3610265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001621432761778773], 0, 4.714200735092163, 1579879163.1744802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.7103719126948177e-05], 0, 2.830556631088257, 1579879166.0160053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.3472461907240227e-05], 0, 2.519548177719116, 1579879168.4227223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011072268613087271], 0, 3.562808036804199, 1579879171.1917925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.417669512846377e-05], 0, 2.810544013977051, 1579879173.9884312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4142566716261988e-05], 0, 2.4683964252471924, 1579879176.3834436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.204790488081249e-05], 0, 3.4059388637542725, 1579879179.7332084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.000121051420639241], 0, 7.008308172225952, 1579879182.4872143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.931511228743222e-05], 0, 2.808467149734497, 1579879185.316875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010948246663749726], 0, 1.325319528579712, 1579879186.5441384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579879096.2793155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.076473142441029e-05], 0, 2.81942081451416, 1579879189.3291514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1754666053871503e-05], 0, 2.8689358234405518, 1579879192.1442938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.192993420049795e-05], 0, 2.8580124378204346, 1579879194.980365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 433, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.725608271815258e-05], 0, 2.938403367996216, 1579879197.7126908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.15541623084969e-05], 0, 4.112290620803833, 1579879198.9448452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011840898067561588], 0, 3.1519832611083984, 1579879201.7735808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013370429913535085], 0, 3.584535837173462, 1579879204.6081822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2552266491967644e-05], 0, 1.9768178462982178, 1579879206.6162596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.679653301660811e-05], 0, 2.2311017513275146, 1579879208.8857834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 442, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011527031466916804], 0, 3.054647207260132, 1579879211.7053416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.406334458120811e-05], 0, 2.811486005783081, 1579879214.549769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011621236632059496], 0, 3.008051872253418, 1579879217.3339102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011192844569832402], 0, 1.1871671676635742, 1579879228.839276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 448, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011012180627876623], 0, 3.091693162918091, 1579879231.6659827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.5854502809611832e-05], 0, 2.4505109786987305, 1579879233.9692476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00013117622965382104], 0, 1.993382215499878, 1579879235.209733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 460, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010923024741850578], 0, 3.9444828033447266, 1579879238.0634468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.195273962009756e-05], 0, 2.8464431762695312, 1579879240.8984735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 432, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.400478650972653e-05], 0, 3.0598762035369873, 1579879243.6105394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.050766513923158e-05], 0, 1.3308217525482178, 1579879244.8387554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 422, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.718996497722096e-05], 0, 2.6418633460998535, 1579879247.404146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011260839054251376], 0, 1.2898995876312256, 1579879248.6338305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00015591684378320935], 0, 3.7582828998565674, 1579879251.472112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.025700651599211e-05], 0, 2.8177225589752197, 1579879254.3164034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.430026996733967e-05], 0, 1.7396180629730225, 1579879255.5435967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.3844574859004884e-05], 0, 2.4390618801116943, 1579879257.9172583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.328714806880473e-05], 0, 1.3593723773956299, 1579879259.1468902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011297313819577736], 0, 1.3381693363189697, 1579879260.3756962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.031810908835314e-05], 0, 1.2107422351837158, 1579879261.6028907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 485, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.756127614715786e-05], 0, 1.9295752048492432, 1579879262.9334812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011089286920438198], 0, 1.4346394538879395, 1579879264.170748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.424197228401928e-05], 0, 1.3306360244750977, 1579879265.416377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.864691048558319e-05], 0, 1.9828846454620361, 1579879266.6491072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 467, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.5892015345388195e-05], 0, 2.580493927001953, 1579879269.077368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.766497089547733e-05], 0, 2.820312023162842, 1579879271.92068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011208351117986218], 0, 2.8107614517211914, 1579879274.7284722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001113512058433861], 0, 2.830002546310425, 1579879277.5405915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.197112437306854e-05], 0, 2.884089946746826, 1579879280.38488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[4.777889196054108e-05], 0, 2.892426013946533, 1579879283.2273102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00014222867845862285], 0, 2.9966163635253906, 1579879286.0117285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 482, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579879227.7059827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 475, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.4099742981505154e-05], 0, 2.9309310913085938, 1579879288.674002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.426057791749912e-05], 0, 3.489884376525879, 1579879291.4976902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.478948391301772e-05], 0, 2.787780523300171, 1579879294.3165712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.730106372828254e-05], 0, 3.3472981452941895, 1579879297.1513526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 427, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.808252512626262e-05], 0, 2.8435091972351074, 1579879299.894673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011150380108606709], 0, 2.7053561210632324, 1579879302.5523043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010642492446945555], 0, 2.7556421756744385, 1579879305.3185623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012059245955394816], 0, 1.504760980606079, 1579879306.5475824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.0753322160121072e-05], 0, 2.6802542209625244, 1579879309.0197854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.445343505063849e-05], 0, 12.63256025314331, 1579879311.8567145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00014523445063088325], 0, 2.6796844005584717, 1579879314.4748056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.647994505031029e-05], 0, 2.8318076133728027, 1579879317.2948167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.840364302368389e-05], 0, 2.793365478515625, 1579879320.118426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.241955942542306e-05], 0, 2.78263521194458, 1579879322.914486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.439252752020601e-05], 0, 2.6984498500823975, 1579879325.3048532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.7400576183878644e-05], 0, 2.830814838409424, 1579879328.1488469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.102253146696886e-05], 0, 2.508059024810791, 1579879330.5097225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.752378409504182e-05], 0, 2.7921557426452637, 1579879333.343216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.040424341381978e-05], 0, 3.160069465637207, 1579879335.9867897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010113988413413415], 0, 2.8949146270751953, 1579879348.9734864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 426, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.789672197748409e-05], 0, 1.3107264041900635, 1579879350.20333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.96114664114982e-05], 0, 2.6912317276000977, 1579879352.913774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.786905205776776e-05], 0, 2.0942606925964355, 1579879354.9141362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.294027461459404e-05], 0, 3.393514394760132, 1579879358.3339121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001568794613412229], 0, 3.019534111022949, 1579879361.142987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.266866361537193e-05], 0, 1.2163810729980469, 1579879362.3730888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.223586847599166e-05], 0, 2.808778762817383, 1579879365.1728315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 434, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[5.174308323509815e-05], 0, 1.3980648517608643, 1579879366.4138968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.711965373754152e-05], 0, 2.812567949295044, 1579879369.258732], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00020724205153185488], 0, 9.686578035354614, 1579879372.1104798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 478, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579879346.2008395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.724675181778784e-05], 0, 2.8260152339935303, 1579879374.8612733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00011828758916226863], 0, 3.083217144012451, 1579879377.6676872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.298864711881692e-05], 0, 1.343569040298462, 1579879378.896298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001110251047893905], 0, 3.0073256492614746, 1579879381.7378576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.073959922525491e-05], 0, 2.7728865146636963, 1579879384.5385582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[7.157648936936938e-05], 0, 2.891005754470825, 1579879387.339176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.23925091558276e-05], 0, 2.839596748352051, 1579879390.1806836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[3.5597452528208195e-05], 0, 2.9417243003845215, 1579879393.005672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010553542046245457], 0, 2.9393956661224365, 1579879395.5185459], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 454, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.22699259604625e-05], 0, 1.7397761344909668, 1579879396.7527473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.817337448737319e-05], 0, 2.8427019119262695, 1579879399.5953534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[3.149273590663143e-05], 0, 1.2271060943603516, 1579879400.8239095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.38321930571627e-05], 0, 2.786007881164551, 1579879403.6335657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011711005352194837], 0, 2.956144332885742, 1579879406.4650824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 445, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1.2644155882025185e-05], 0, 2.537595748901367, 1579879408.898766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.562579772708281e-05], 0, 2.7189581394195557, 1579879411.6050036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00014239231758152906], 0, 2.96185302734375, 1579879414.4009922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.275997571666861e-05], 0, 2.8361902236938477, 1579879417.2436426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00021658003722831932], 0, 8.16183590888977, 1579879418.4855723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.2505900672326643e-05], 0, 2.472548484802246, 1579879420.9414492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.367506815249267e-05], 0, 2.823392152786255, 1579879423.7522469], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00014854034280590425], 0, 1.3814010620117188, 1579879425.0614204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.487045719408337e-05], 0, 1.196079969406128, 1579879426.288485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.4813953863772696e-05], 0, 1.2263972759246826, 1579879427.519535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011174892416323807], 0, 1.4357318878173828, 1579879428.7519062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00015025813895613442], 0, 3.229870319366455, 1579879431.506105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.064542096365173e-05], 0, 1.2289619445800781, 1579879432.7393823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.647794568825056e-05], 0, 2.8804099559783936, 1579879435.5549958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.87637238657066e-05], 0, 3.050858974456787, 1579879438.6105497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001522485014191107], 0, 4.771385669708252, 1579879441.4493554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 462, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.0001093877567275186], 0, 3.920482635498047, 1579879444.3031325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013314777024124255], 0, 4.39901065826416, 1579879447.144962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.766015932394856e-05], 0, 2.6263113021850586, 1579879449.5244334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.000111478870483602], 0, 2.858048677444458, 1579879452.3475251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 459, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.216233793952661e-05], 0, 11.104888677597046, 1579879455.1399598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.234877907933398e-05], 0, 3.2419676780700684, 1579879457.9476728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.503656941554597e-05], 0, 2.7898006439208984, 1579879464.387767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011682817354227406], 0, 2.906693458557129, 1579879467.2100995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.278903262552094e-05], 0, 2.8580782413482666, 1579879469.9999042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.591885940255732e-05], 0, 3.6798176765441895, 1579879473.5067225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00010970380244287382], 0, 2.9067208766937256, 1579879476.3229158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 457, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00012284732244339765], 0, 3.3859429359436035, 1579879479.1735168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.189012024840045e-05], 0, 1.325272560119629, 1579879480.4197257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013179060728851465], 0, 2.8856773376464844, 1579879481.6554317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.640230231015139e-05], 0, 2.877840518951416, 1579879484.4699104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 441, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[7.553491540333146e-05], 0, 3.720175266265869, 1579879487.3156323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.1776554490488125e-05], 0, 3.1329967975616455, 1579879490.4483724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2595525832153782e-05], 0, 1.9688246250152588, 1579879492.461023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.755411463352777e-05], 0, 2.8135268688201904, 1579879495.2584028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.333566421267893e-05], 0, 2.8343403339385986, 1579879498.0730686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.72842180933517e-05], 0, 2.728846549987793, 1579879500.8276923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013120461237059363], 0, 2.8228156566619873, 1579879502.0628664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.846781709018647e-05], 0, 2.8505704402923584, 1579879504.9105337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.849989112542112e-05], 0, 2.8153655529022217, 1579879507.7389703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 472, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00013195831161727487], 0, 6.248891830444336, 1579879510.5935152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.490139459715639e-05], 0, 1.2013883590698242, 1579879511.8243103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.663539542667888e-05], 0, 2.809208631515503, 1579879514.6531324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.042169493832039e-05], 0, 2.8327760696411133, 1579879517.474703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001567925661678974], 0, 3.08373761177063, 1579879520.3209913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8688145426136365e-05], 0, 2.4430160522460938, 1579879522.6760921], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011974057271845384], 0, 3.032681703567505, 1579879525.501018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 420, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010301412896991561], 0, 2.8604772090911865, 1579879528.31896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.118001107527535e-05], 0, 1.2866406440734863, 1579879529.5516462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.7006521744189434e-05], 0, 2.7944834232330322, 1579879532.3926063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.9369267564712095e-05], 0, 2.7116830348968506, 1579879535.1370065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011201945347202699], 0, 2.820650339126587, 1579879537.9471622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.263800422967727e-05], 0, 2.8688387870788574, 1579879540.7630734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 423, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[6.71045265952963e-05], 0, 3.099458932876587, 1579879543.5674264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.0518609052726315e-05], 0, 2.837475299835205, 1579879546.4058642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 461, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.833204408010996e-05], 0, 2.3209521770477295, 1579879547.6428897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 473, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00011015703169734152], 0, 6.224116802215576, 1579879550.4894452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011062173462233082], 0, 4.6317243576049805, 1579879551.7670949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011197483274046175], 0, 2.8734121322631836, 1579879554.5925996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011081691577260693], 0, 3.0166995525360107, 1579879557.39377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.555775037266368e-05], 0, 3.23683500289917, 1579879560.2003088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.158650975905297e-06], 0, 3.3473522663116455, 1579879563.501315], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011079784882332279], 0, 2.8394956588745117, 1579879566.28031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 2, 0.27437877655029297, 1579879461.8678956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011000918508742989], 0, 1.3072545528411865, 1579879567.5275292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[8.218893293432812e-05], 0, 1.2235112190246582, 1579879568.7573369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.566899204553489e-05], 0, 1.2702233791351318, 1579879569.9919903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.23780923930198e-05], 0, 3.1023759841918945, 1579879572.8155775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011228847594972263], 0, 2.8347182273864746, 1579879575.6321013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.703229245055015e-05], 0, 2.4422547817230225, 1579879578.0239427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.033207102580381e-05], 0, 2.8119285106658936, 1579879584.7665389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012079896370481928], 0, 3.1402900218963623, 1579879587.5961986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011107119458619924], 0, 1.3231146335601807, 1579879588.8244781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.05698132079288e-05], 0, 1.2248570919036865, 1579879590.0503864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5867857883635087e-05], 0, 2.351656436920166, 1579879592.3489962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010635785394093902], 0, 1.1934423446655273, 1579879593.580019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[1.763561120461336e-05], 0, 2.4770617485046387, 1579879595.9947953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011017106157743998], 0, 1.4687507152557373, 1579879597.2291472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.160726448161358e-05], 0, 1.5970141887664795, 1579879598.457476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 429, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.706144942591579e-05], 0, 2.9014179706573486, 1579879601.2691936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[5.017580796058105e-05], 0, 2.7985289096832275, 1579879604.0343394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 455, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.4661001603540617e-05], 0, 2.880389451980591, 1579879606.756922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.223950658385093e-05], 0, 1.1889302730560303, 1579879607.9844408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.7154298020350864e-05], 0, 2.724151849746704, 1579879610.6690025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.548754794685265e-05], 0, 2.808152198791504, 1579879613.469633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011144434966841186], 0, 2.8995003700256348, 1579879616.2826967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.846849309354486e-05], 0, 1.2236907482147217, 1579879617.5119698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010929051785519275], 0, 1.7476370334625244, 1579879618.7457006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 474, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00013279694641439533], 0, 4.639240980148315, 1579879619.9810414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.0001249653127473318], 0, 1.3171968460083008, 1579879621.2498949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 476, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.479959670947704e-05], 0, 2.897350311279297, 1579879623.8733993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011005294025351148], 0, 2.9100711345672607, 1579879626.7026923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00010280340528151469], 0, 1.7734508514404297, 1579879627.967031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 421, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010332183178234458], 0, 2.879284381866455, 1579879630.782275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8007617139684105e-05], 0, 2.622821092605591, 1579879633.3714497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.360078310108028e-05], 0, 2.861070156097412, 1579879636.1616292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00014958698878923766], 0, 3.1304306983947754, 1579879637.397057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[0.00011263950585321926], 0, 1.2253608703613281, 1579879638.6237361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00012709214996034894], 0, 3.2513372898101807, 1579879641.4508128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5344616773542988e-05], 0, 2.7969508171081543, 1579879644.2821631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011008893767996709], 0, 2.8944802284240723, 1579879647.1094198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.827772743537541e-05], 0, 2.7705612182617188, 1579879649.9175267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2711015971369671e-05], 0, 1.9607734680175781, 1579879651.9198287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.805202070352882e-05], 0, 1.2082571983337402, 1579879653.150336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.109549069175991e-05], 0, 3.0358762741088867, 1579879655.966382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011604367067220159], 0, 2.923065185546875, 1579879658.7749615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[2.0754349343350775e-05], 0, 2.5786962509155273, 1579879661.2545538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.802114346793349e-05], 0, 1.3043198585510254, 1579879662.4855022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 463, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[0.00010951431300634989], 0, 2.3019449710845947, 1579879663.7171028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010229283630726399], 0, 2.8619754314422607, 1579879666.5605707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013239131601411802], 0, 4.387540340423584, 1579879669.403039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00013287271007596629], 0, 4.344238758087158, 1579879672.211675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.00011209247060544018], 0, 2.7209696769714355, 1579879674.9257557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[0.0001630338926425207], 0, 3.154904365539551, 1579879676.1651297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 449, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[2.1559720471077242e-05], 0, 2.6495635509490967, 1579879678.710078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00014710329642201835], 0, 6.164891481399536, 1579879681.5415769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.661631535485361e-05], 0, 2.8149569034576416, 1579879684.383803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.06523393615131e-05], 0, 2.7724764347076416, 1579879687.1378455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 439, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[9.392935253227407e-05], 0, 1.535456895828247, 1579879698.577034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001334346696964643], 0, 3.5534603595733643, 1579879701.4030561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.177290658602151e-05], 0, 1.1836683750152588, 1579879702.6317136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00010951073499148212], 0, 3.3213436603546143, 1579879705.4633193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]]]}], "r": [[6.087990342603298e-05], 0, 1.2409322261810303, 1579879706.6906443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 477, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]]]}], "r": [[1000000000.0], 6, 10, 1579879697.3166394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010175661074099252], 0, 2.7618143558502197, 1579879712.838476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015823422716516801], 0, 1.7347872257232666, 1579879714.077389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.379738599739876e-05], 0, 2.753807306289673, 1579879716.7892334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012114353935445218], 0, 3.549980401992798, 1579879719.642478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.9246116398120175e-05], 0, 2.462398052215576, 1579879722.0995498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010187287654320989], 0, 2.9517087936401367, 1579879724.9186275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010218531576213971], 0, 2.917701005935669, 1579879727.6990526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012250817795132307], 0, 3.0304691791534424, 1579879730.543074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.207107616395725e-05], 0, 2.770962953567505, 1579879733.305225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010779615246666667], 0, 3.040947675704956, 1579879736.1571445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 407, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003504093620501636], 0, 4.014249563217163, 1579879738.9958165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 401, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003068426531858069], 0, 3.5594794750213623, 1579879741.8325405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.649822886279358e-05], 0, 2.8578436374664307, 1579879744.586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.14861341760615e-05], 0, 2.8917014598846436, 1579879747.3877196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.692809773861547e-05], 0, 2.791945695877075, 1579879750.118095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.478351128959978e-05], 0, 2.848156690597534, 1579879752.9181485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.2884894176120536e-05], 0, 2.6438827514648438, 1579879755.538708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.1018325610783486e-05], 0, 2.741945743560791, 1579879758.2887313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.5635213851928711, 1579879708.869796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016940010898241207], 0, 3.6923646926879883, 1579879761.1536024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001320981027700377], 0, 3.5829150676727295, 1579879763.998605], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011857669234194122], 0, 3.260221004486084, 1579879766.8195498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 418, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013283479065445372], 0, 3.7354929447174072, 1579879768.056075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017341252651638899], 0, 3.1266326904296875, 1579879770.86215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010855579100671142], 0, 3.1043131351470947, 1579879773.7141988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012870810985735577], 0, 2.0262298583984375, 1579879775.1571763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.1228851721478434e-05], 0, 2.952831268310547, 1579879777.938907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.933894055463646e-05], 0, 2.5093882083892822, 1579879780.401919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00021094133590986505], 0, 3.21417498588562, 1579879783.244428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012291086679935696], 0, 3.0578043460845947, 1579879786.0739198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001500837343765775], 0, 2.8909568786621094, 1579879788.7232993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[1.8798958435744982e-05], 0, 2.4830100536346436, 1579879791.1720352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.752202265127818e-05], 0, 2.8954579830169678, 1579879793.9888053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00014129232581497797], 0, 3.385554075241089, 1579879796.8160353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.5236182668373514e-05], 0, 2.7689645290374756, 1579879799.5578327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.431976877312971e-05], 0, 2.6342852115631104, 1579879802.1582565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.0065331956400477e-05], 0, 2.491288661956787, 1579879804.5373673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7360526710403e-05], 0, 2.9426982402801514, 1579879807.3834274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2037932115629796e-05], 0, 2.9308907985687256, 1579879810.2237458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.279508872374798e-05], 0, 2.7819974422454834, 1579879812.915378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.46765033180778e-05], 0, 2.7064154148101807, 1579879815.5938857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015829453389830508], 0, 3.356379270553589, 1579879818.428807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.210239619765423e-05], 0, 2.7096550464630127, 1579879821.1088645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.382224230503429e-05], 0, 1.4669873714447021, 1579879822.3518517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[7.883000710374426e-05], 0, 3.1080405712127686, 1579879825.1678536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.2898363807600734e-05], 0, 2.7242376804351807, 1579879827.853098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.23891473711208e-05], 0, 2.9459025859832764, 1579879830.6780345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.783997584035024e-05], 0, 2.50730562210083, 1579879833.0586257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00040730441694141514], 0, 3.6425626277923584, 1579879838.5414057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00013942527673537297], 0, 2.930793285369873, 1579879841.2289338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8115841276547803e-05], 0, 2.3062939643859863, 1579879843.5420504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.1470654243573185e-05], 0, 2.6838481426239014, 1579879846.2160246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.518614647492108e-05], 0, 2.748546600341797, 1579879848.877314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.12797010822909e-05], 0, 2.5308492183685303, 1579879851.347783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020004874310827007], 0, 1.576561450958252, 1579879852.5792553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012938775236152856], 0, 1.986877679824829, 1579879854.0187616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.088136970576593e-05], 0, 2.7942631244659424, 1579879856.7566576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2378456892972796e-05], 0, 2.677988290786743, 1579879859.4604757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.095701469018451e-05], 0, 2.881204843521118, 1579879862.26512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001181909764018346], 0, 3.1974575519561768, 1579879865.0775537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.176612400184275e-05], 0, 3.1045315265655518, 1579879867.9109483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.548455032822758e-05], 0, 2.9711802005767822, 1579879870.708876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.335043616910338e-05], 0, 2.9268321990966797, 1579879873.5231903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8562208600055665e-05], 0, 2.6731371879577637, 1579879875.9106243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.080003809691786e-05], 0, 2.990966320037842, 1579879878.7380254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.8519744553161956e-05], 0, 2.487642526626587, 1579879881.1686022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010140131977186311], 0, 2.956688642501831, 1579879883.9893618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.177518385730478e-05], 0, 2.8527064323425293, 1579879886.8043444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.7277160228071936e-05], 0, 2.609672784805298, 1579879889.432518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.166091860805554e-05], 0, 2.7500338554382324, 1579879892.1087909], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020393711273512964], 0, 3.2746164798736572, 1579879894.9341373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001243902531743574], 0, 3.043245315551758, 1579879897.764268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010382471413276231], 0, 2.915182590484619, 1579879900.3489099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 409, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003440819145664246], 0, 4.086805820465088, 1579879903.1952972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020856692801657172], 0, 3.273486614227295, 1579879906.0402813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.499106400023136e-05], 0, 2.7355868816375732, 1579879908.784411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.198663319284595e-05], 0, 2.7532222270965576, 1579879911.5253973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012870236263824977], 0, 3.0798559188842773, 1579879914.3409011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015550055471698113], 0, 3.083829879760742, 1579879917.1683667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010895992075759227], 0, 1.492889165878296, 1579879918.396123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.257630400655426e-05], 0, 2.865414619445801, 1579879921.2296062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.0001308679029341662], 0, 3.17879056930542, 1579879924.0385425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001798444053688247], 0, 4.099512100219727, 1579879926.8564222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[8.890031761689796e-05], 0, 2.88649320602417, 1579879929.6650763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.63773204394113e-05], 0, 3.0268845558166504, 1579879932.4289875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00017031438784799406], 0, 3.465585708618164, 1579879935.266663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 413, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013258205420944557], 0, 5.015624761581421, 1579879938.1148453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016008739129135115], 0, 3.214752674102783, 1579879940.9448574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.510936343511719e-05], 0, 2.8512985706329346, 1579879943.7063015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.088636657735046e-05], 0, 2.8897528648376465, 1579879946.4715564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6689598113467364e-05], 0, 2.8820550441741943, 1579879949.2862105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017853357678650688], 0, 3.0988004207611084, 1579879952.1199346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.0574963484625106e-05], 0, 2.7239902019500732, 1579879954.8407798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015213576378550814], 0, 1.6741116046905518, 1579879956.0711005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.5803366676339935e-05], 0, 2.8511803150177, 1579879958.8953633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.6854849233999905e-05], 0, 2.7942168712615967, 1579879961.6211112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2312324047088623, 1579879962.1821666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.288577567469661e-05], 0, 2.9479682445526123, 1579879966.7859373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.456552490214604e-05], 0, 2.8937230110168457, 1579879969.6283748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.7706688745702406e-05], 0, 2.7773849964141846, 1579879972.3969615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00015410493513097072], 0, 1.4667034149169922, 1579879973.6294835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3264226680839754e-05], 0, 2.672959804534912, 1579879976.2898169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014119592919656924], 0, 3.2581217288970947, 1579879979.1303675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00017951282510562597], 0, 3.677889108657837, 1579879981.978932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.283624450232089e-05], 0, 2.8010804653167725, 1579879984.736283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 419, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026758075931842385], 0, 3.343254566192627, 1579879985.9759014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.903530221946823e-05], 0, 2.972479820251465, 1579879988.7648644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.295195063736033e-05], 0, 2.934910774230957, 1579879991.5507092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8356583632531435e-05], 0, 2.2844715118408203, 1579879993.8235884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012380066847615356], 0, 3.278959035873413, 1579879996.6404672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.480890612032068e-05], 0, 2.8157920837402344, 1579879999.4580421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.2446942579815226e-05], 0, 2.6005516052246094, 1579880001.937363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.606755286072487e-05], 0, 1.2792887687683105, 1579880003.1783152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.846645864102691e-05], 0, 2.7553741931915283, 1579880005.9209836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012379871947809879], 0, 2.87064528465271, 1579880008.4677775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00040618299474959617], 0, 2.1083552837371826, 1579880009.7051961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.454024293966624e-05], 0, 2.900944471359253, 1579880012.5458372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002080154785189008], 0, 3.210062026977539, 1579880015.3864827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.996803564694264e-05], 0, 1.5557973384857178, 1579880016.61751], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 405, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003209115946378552], 0, 3.45806884765625, 1579880019.451149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.34956461741693e-05], 0, 2.6417593955993652, 1579880022.035636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013220381971232428], 0, 3.2198922634124756, 1579880024.8874795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7848784741630496e-05], 0, 3.0024991035461426, 1579880027.7247663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000178912564410359], 0, 4.244130611419678, 1579880030.562846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.456929201574422e-05], 0, 2.772512674331665, 1579880033.3366344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.494816605835227e-05], 0, 2.729461669921875, 1579880036.0266771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.371516631061739e-05], 0, 2.860001564025879, 1579880038.809502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012217302565355483], 0, 1.5240747928619385, 1579880040.0448873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.309559220033209e-05], 0, 2.701753854751587, 1579880042.6592422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.4293287421316547e-05], 0, 2.355964422225952, 1579880044.957234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.0620361784766955e-05], 0, 2.8888099193573, 1579880047.7962322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[4.0813732080329555e-05], 0, 2.9543697834014893, 1579880050.5888934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.791652906163507e-05], 0, 2.9193005561828613, 1579880053.4200034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00018659416853542945], 0, 3.498867988586426, 1579880056.265746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00018123465364260782], 0, 3.0944838523864746, 1579880059.106228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.760898635746712e-05], 0, 2.8348493576049805, 1579880061.9369977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3834536365750034e-05], 0, 2.8275306224823, 1579880064.7521498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.992217072792779e-05], 0, 3.010446310043335, 1579880067.482999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00017541247266035753], 0, 1.5482428073883057, 1579880068.7192016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001329169728940784], 0, 3.5412418842315674, 1579880071.5322638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00016337386333704792], 0, 3.4013097286224365, 1579880074.3742042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8326398701193497e-05], 0, 2.4555656909942627, 1579880076.7985518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012210466699649872], 0, 2.944032907485962, 1579880079.6236053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011796660709654604], 0, 1.4879767894744873, 1579880080.852056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.311732854585748e-05], 0, 2.742694854736328, 1579880085.0326314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 404, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012793692757195101], 0, 3.544170379638672, 1579880087.873695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011042299883846988], 0, 2.727431297302246, 1579880090.4205296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.927633633606848e-05], 0, 1.6936054229736328, 1579880091.6483371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010014884449311639], 0, 3.40010404586792, 1579880094.4696198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.949944410060204e-05], 0, 3.142772674560547, 1579880097.2744682], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9731510830710514e-05], 0, 2.459965705871582, 1579880099.7463505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013604062819194516], 0, 2.971811056137085, 1579880102.5453444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010343701902410688], 0, 2.97224497795105, 1579880105.1035423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.822689323843417e-05], 0, 2.9936206340789795, 1579880107.9062426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.708939313635529e-05], 0, 2.8722000122070312, 1579880110.6533597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00042077976806282724], 0, 3.747931718826294, 1579880113.4946585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.18358849530316e-05], 0, 1.4744303226470947, 1579880114.947988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00013317014052044608], 0, 3.0688509941101074, 1579880117.7896893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0004222284284591195], 0, 3.49306321144104, 1579880120.6318328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001254044101979887], 0, 3.7381975650787354, 1579880123.4456675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020971738410509888], 0, 3.238213300704956, 1579880126.291937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.31243276596069336, 1579880082.1291766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.341433325599894e-05], 0, 2.9049806594848633, 1579880129.1481144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.657529438410094e-05], 0, 2.7259206771850586, 1579880131.8716402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2450122928997334e-05], 0, 2.7614076137542725, 1579880134.4872627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2791575617685303e-05], 0, 2.7807695865631104, 1579880137.1644416], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.757986892485321e-05], 0, 2.700885057449341, 1579880139.8567204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5593051393207366e-05], 0, 2.6718456745147705, 1579880142.5525758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00014070283473861719], 0, 1.9968197345733643, 1579880143.7863634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.1680934786647674e-05], 0, 2.7780399322509766, 1579880146.4988027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.6265265040533065e-05], 0, 2.646951675415039, 1579880149.1646183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8536158373360164e-05], 0, 2.7694666385650635, 1579880151.8239496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.694672383241517e-05], 0, 2.753941059112549, 1579880154.5342178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.954789874579383e-05], 0, 2.927539110183716, 1579880157.3400092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.093110422883013e-05], 0, 2.7617955207824707, 1579880159.9992561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 403, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00032768951237322516], 0, 3.5952870845794678, 1579880162.8489842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[2.267338442390298e-05], 0, 2.691117763519287, 1579880165.492293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00012834753844307545], 0, 3.3613474369049072, 1579880168.3203669], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.353905565993424e-05], 0, 2.964784622192383, 1579880171.125067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.261981776023062e-05], 0, 2.963740825653076, 1579880173.881048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.265071428571429e-05], 0, 2.8671865463256836, 1579880176.666592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012590365062318726], 0, 3.1819264888763428, 1579880179.494959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9333364711130935e-05], 0, 2.747901201248169, 1579880182.2288358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.390410842086523e-05], 0, 2.729994297027588, 1579880184.9194798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.295218181306465e-05], 0, 2.7276551723480225, 1579880187.6172864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.315721600808794e-05], 0, 2.815927743911743, 1579880190.3368502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00035186783428320915], 0, 3.7236714363098145, 1579880193.170094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4368353686383e-05], 0, 2.785839080810547, 1579880195.9321115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[3.6565212001145696e-05], 0, 2.740619421005249, 1579880198.6370792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.102288103744128e-05], 0, 2.7217698097229004, 1579880201.2768633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.6776045724494234e-05], 0, 2.686771869659424, 1579880203.9691815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.6500620561460365e-05], 0, 2.718273639678955, 1579880206.675657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.518940643396564e-05], 0, 3.063113212585449, 1579880212.2248018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.9319455225581046e-05], 0, 3.0189833641052246, 1579880214.9828138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.690255237604998e-05], 0, 2.8723747730255127, 1579880217.761462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012612500296898196], 0, 3.0126078128814697, 1579880220.6053636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.5088811035740756e-05], 0, 2.841094732284546, 1579880223.3954735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.292375319363514e-05], 0, 2.7005228996276855, 1579880226.1030817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.18550170772562e-05], 0, 2.7600274085998535, 1579880228.8532703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 400, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002986775359002976], 0, 3.616537570953369, 1579880231.6847017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.660719801602442e-05], 0, 2.6992533206939697, 1579880234.39527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00010269338413171712], 0, 3.017432689666748, 1579880237.1879652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001521475287862822], 0, 3.0113887786865234, 1579880239.9866855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.331695860190046e-05], 0, 2.682117462158203, 1579880242.6440349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.187226684566083e-05], 0, 2.6958608627319336, 1579880245.2539256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.794075172165998e-05], 0, 2.8042197227478027, 1579880248.077474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016600186324431052], 0, 3.676868438720703, 1579880250.8981829], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011045468448240237], 0, 3.0115742683410645, 1579880253.7238305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001809980494515375], 0, 2.164041042327881, 1579880254.9649196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.839631770913376e-05], 0, 2.6453394889831543, 1579880257.6171434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012189975461479787], 0, 2.992190361022949, 1579880260.4348247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.365375181955282e-05], 0, 2.749537944793701, 1579880263.155348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.097391877077905e-05], 0, 2.836141347885132, 1579880265.941083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.009115726650845e-05], 0, 1.3608143329620361, 1579880267.175036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016483919429997922], 0, 3.7640533447265625, 1579880269.9744174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.011498809165211e-05], 0, 2.6822168827056885, 1579880272.6294417], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[6.509271397770727e-05], 0, 3.012908458709717, 1579880275.453352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013350969063072058], 0, 3.3497588634490967, 1579880278.2804327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00041701268527131785], 0, 3.7204363346099854, 1579880281.1287055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.154079467557445e-05], 0, 2.7838847637176514, 1579880283.898439], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 415, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00026975622229695646], 0, 5.185867547988892, 1579880286.7322755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001459705944047171], 0, 1.756014347076416, 1579880288.1289058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.226420994007441e-05], 0, 2.6449737548828125, 1579880290.7030606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 408, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0003455614786892268], 0, 4.086903095245361, 1579880293.5496435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00014027235461364033], 0, 3.1120567321777344, 1579880296.3879879], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.5056443453820815e-05], 0, 2.7353811264038086, 1579880299.0820167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.47208518308421e-05], 0, 2.7944185733795166, 1579880301.8615606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00041166949821519634], 0, 3.561131000518799, 1579880304.7057793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010009418294496778], 0, 2.9948370456695557, 1579880307.5544972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013984299028873667], 0, 3.05206036567688, 1579880310.3948052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.988307952124326e-05], 0, 2.9689855575561523, 1579880313.2031846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7720035098085554e-05], 0, 3.1485073566436768, 1579880316.0525157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.962684386675458e-05], 0, 2.7705137729644775, 1579880318.8372447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.439348871011358e-05], 0, 2.6968023777008057, 1579880321.5332093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.65830229948088e-05], 0, 1.3626315593719482, 1579880322.7590475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016349735539116335], 0, 3.5754404067993164, 1579880325.599388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.971381393324232e-05], 0, 2.6707065105438232, 1579880328.255583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.317210945735127e-05], 0, 2.797762155532837, 1579880331.029525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0970220482713634e-05], 0, 2.6520872116088867, 1579880333.6482866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001723398120188195], 0, 3.0890042781829834, 1579880336.4853203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020251392760364006], 0, 1.6392238140106201, 1579880340.5915897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.0994518706416986e-05], 0, 2.8191330432891846, 1579880343.3786442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00042426906033578174], 0, 3.3611860275268555, 1579880346.2344065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.294901070580529e-05], 0, 2.869542360305786, 1579880349.0680141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003450643292525773], 0, 3.738734245300293, 1579880351.904307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[9.431978316773817e-05], 0, 3.0677297115325928, 1579880354.747377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00015953715746624305], 0, 2.926471710205078, 1579880357.5809472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[6.78823254384842e-05], 0, 2.852238416671753, 1579880360.3818357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00017373713769751692], 0, 3.100064754486084, 1579880363.2291474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.5128544502796345e-05], 0, 3.052733898162842, 1579880366.0795836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 406, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00017934166815792416], 0, 3.9595391750335693, 1579880368.9089553], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 412, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00018029286390069333], 0, 3.902045965194702, 1579880371.7549877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.8398927327528465e-05], 0, 2.7840325832366943, 1579880374.5236409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.288142308651209e-05], 0, 2.8164637088775635, 1579880377.311684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.435973839866035e-05], 0, 2.74446177482605, 1579880380.0680268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010497463763971927], 0, 3.077120542526245, 1579880382.9103918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.775050369362364e-05], 0, 2.74796724319458, 1579880385.6536915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00018072642839408646], 0, 4.266055583953857, 1579880388.4835885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.532438333032871e-05], 0, 2.8915154933929443, 1579880391.2835097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.504382375162318e-05], 0, 3.2870726585388184, 1579880394.1236298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.003339285534591e-05], 0, 2.9045565128326416, 1579880396.9259815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 411, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00034321758023379384], 0, 4.075804710388184, 1579880399.7772908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00031556756074471444], 0, 1.6894481182098389, 1579880401.0141947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.741433406342475e-05], 0, 2.987947702407837, 1579880403.840796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[2.0736097288333384e-05], 0, 2.493680715560913, 1579880406.2620049], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4414973258972168, 1579880338.2899], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.155420910038208e-05], 0, 2.7824127674102783, 1579880408.8636193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.373100792872671e-05], 0, 2.8473517894744873, 1579880411.6494272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.2445281866609844e-05], 0, 2.7212460041046143, 1579880414.3405747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.299011033830035e-05], 0, 2.745384454727173, 1579880416.993552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012511790870488323], 0, 3.4263551235198975, 1579880419.8047307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.237326238656514e-05], 0, 2.902733087539673, 1579880422.5867715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010013000461382884], 0, 3.0117969512939453, 1579880425.3848436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015523850984958758], 0, 3.351593494415283, 1579880428.20458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012068006962168693], 0, 3.445573568344116, 1579880431.0221117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.391289750676233e-05], 0, 2.8919267654418945, 1579880433.8362691], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.037270357161053e-05], 0, 2.841202735900879, 1579880436.306345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.551661564830273e-05], 0, 2.9595108032226562, 1579880439.1182728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 416, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001519469638086215], 0, 5.169780969619751, 1579880441.9503212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012209414419632648], 0, 2.9826018810272217, 1579880444.772578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00016147683319935692], 0, 3.5556764602661133, 1579880447.6003911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.503332568002665e-05], 0, 2.7711410522460938, 1579880450.3785613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.983990007406493e-05], 0, 2.8691015243530273, 1579880453.2305331], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 417, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015211179151709806], 0, 5.155898571014404, 1579880456.0750835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.433366073490457e-05], 0, 2.737959384918213, 1579880458.757333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00012388114856612815], 0, 3.1224451065063477, 1579880461.5818636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.120362557532031e-05], 0, 2.7670977115631104, 1579880464.2465878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00013358232182480542], 0, 3.5302248001098633, 1579880467.0928948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001248304062403221], 0, 3.637570858001709, 1579880472.7953408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5522980890415634e-05], 0, 2.7504734992980957, 1579880475.5553036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.905986137344424e-05], 0, 2.7829437255859375, 1579880478.322151], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015567661126082773], 0, 3.840376615524292, 1579880481.1746607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.863917862011512e-05], 0, 1.3445038795471191, 1579880482.424027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003467689580012923], 0, 3.764075756072998, 1579880485.2663424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020569585587668592], 0, 3.2319540977478027, 1579880488.088865], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00013031794931362195], 0, 3.3494462966918945, 1579880490.9161434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001465399097996555], 0, 2.9224092960357666, 1579880493.7653093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.543118062493878e-05], 0, 2.600156784057617, 1579880496.3748963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[4.758015390989443e-05], 0, 2.7250826358795166, 1579880499.1122928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.865581192126081e-05], 0, 2.770292282104492, 1579880501.9082427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00011316522706188483], 0, 1.786745548248291, 1579880503.1418667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.436732235604064e-05], 0, 1.3436498641967773, 1579880504.3756995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7660180750168265e-05], 0, 2.732212781906128, 1579880507.124702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.399222686328007e-05], 0, 2.8600916862487793, 1579880509.8968153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00010737325714285714], 0, 3.029108762741089, 1579880512.7243793], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.868611920759676e-05], 0, 2.7821662425994873, 1579880515.4813235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.858396661428188e-05], 0, 2.722419261932373, 1579880518.1199927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.32381706604325e-05], 0, 2.9931437969207764, 1579880520.9293783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.24852617455811e-05], 0, 2.968989610671997, 1579880523.7219806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[9.480603188646756e-05], 0, 2.871514081954956, 1579880526.536176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.702520783017059e-05], 0, 2.719437837600708, 1579880529.2626343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.0568751776324225e-05], 0, 2.7694902420043945, 1579880532.0522425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.906605712899354e-05], 0, 2.69169020652771, 1579880534.7548885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.947927663871562e-05], 0, 2.745020866394043, 1579880537.4828475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00019282735152680933], 0, 3.121450901031494, 1579880540.313603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.368480675152876e-05], 0, 1.4448273181915283, 1579880541.56948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017077121344480465], 0, 1.3217506408691406, 1579880542.8070269], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4521663188934326, 1579880468.3678415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00011008596278205833], 0, 2.912480115890503, 1579880545.6452222], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.25544602688728e-05], 0, 3.0339322090148926, 1579880548.4226177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000179783450123015], 0, 4.244486093521118, 1579880551.2595048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 410, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0001869854068050103], 0, 2.4104769229888916, 1579880552.495008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 402, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.0002518121352778476], 0, 2.091454267501831, 1579880553.7327347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00015342406120302189], 0, 3.7824583053588867, 1579880556.5655005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.323398686016866e-05], 0, 2.8215713500976562, 1579880559.2651486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00013128125695173137], 0, 1.6495392322540283, 1579880560.5024033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012222713279028664], 0, 3.312304735183716, 1579880563.31076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00015517206048387095], 0, 5.207089424133301, 1579880566.1609702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.037550604954289e-05], 0, 2.4789838790893555, 1579880568.5940523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.638428012377139e-05], 0, 2.8481593132019043, 1579880571.410774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.110038596548675e-05], 0, 2.8715364933013916, 1579880574.1659007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0003471765884390561], 0, 4.20594596862793, 1579880576.9997513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.159761040361508e-05], 0, 2.940410852432251, 1579880579.7988267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.839286816809962e-05], 0, 1.355360984802246, 1579880581.1469352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.811165197805094e-05], 0, 2.856337308883667, 1579880583.9484744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.867487884232506e-05], 0, 1.2251179218292236, 1579880585.177218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.897590940297688e-05], 0, 2.511204719543457, 1579880589.566483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00018922501341394292], 0, 1.5166573524475098, 1579880590.8040977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.119352507615426e-05], 0, 2.8626720905303955, 1579880593.5691452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0644705445544556e-05], 0, 2.8654890060424805, 1579880596.4045665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.060637690607108e-05], 0, 3.0694289207458496, 1579880599.2226896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2719221649363736e-05], 0, 2.625950336456299, 1579880601.7109978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00011423095166915796], 0, 2.8886351585388184, 1579880604.535504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.38198578541841e-05], 0, 2.7703745365142822, 1579880607.312929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00023689466207098855], 0, 3.4697282314300537, 1579880610.160846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001345108452444922], 0, 1.4896061420440674, 1579880611.3943954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00010079020720608403], 0, 2.896228790283203, 1579880614.2450526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.20040678977966309, 1579880586.108634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001269194956618642], 0, 3.06231689453125, 1579880617.0763333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[9.303150989784729e-05], 0, 3.271974563598633, 1579880619.9179082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0438835706040787e-05], 0, 2.4773149490356445, 1579880622.3847244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00013083442567953638], 0, 3.048069715499878, 1579880625.2061734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012086476031140056], 0, 3.4446310997009277, 1579880628.0544662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0001620549424506951], 0, 1.78125, 1579880629.2927601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010787101533953808], 0, 1.7173633575439453, 1579880630.780432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.509360453680939e-05], 0, 2.7176125049591064, 1579880633.4596975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7998277855292007e-05], 0, 2.289682626724243, 1579880635.7310333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.441841261658074e-05], 0, 2.603386163711548, 1579880638.3265107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.367116726748378e-05], 0, 2.958254814147949, 1579880641.1244006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4769096948420196e-05], 0, 2.627605438232422, 1579880643.7702215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[8.710778686011498e-05], 0, 2.981724500656128, 1579880646.5793374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.222399030512301e-05], 0, 2.832166910171509, 1579880649.3532305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0491431854545455e-05], 0, 2.5005311965942383, 1579880651.858052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[6.815274339264122e-05], 0, 2.9438705444335938, 1579880654.6447968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3662077308120134e-05], 0, 2.7533791065216064, 1579880657.4156387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9341643521338366e-05], 0, 2.55006742477417, 1579880659.9569602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00010902507485583725], 0, 1.4228098392486572, 1579880661.191201], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[3.274342292563379e-05], 0, 2.8439862728118896, 1579880663.9906738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0004007904885262621], 0, 2.3634746074676514, 1579880665.7979062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00034541621162540364], 0, 4.255961179733276, 1579880668.6332178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.08200434352009e-05], 0, 1.3018474578857422, 1579880669.8606033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.881266099967688e-05], 0, 2.8281664848327637, 1579880672.6158988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.0784842592177436e-05], 0, 2.5445878505706787, 1579880675.09389], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.246891095346498e-05], 0, 2.9817585945129395, 1579880677.9209664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.415800020266162e-05], 0, 2.74389386177063, 1579880680.5998526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00023160996828358208], 0, 3.4944541454315186, 1579880683.4438825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.694262073600297e-05], 0, 2.8143770694732666, 1579880686.2505696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 2]]}], "r": [[0.00011469587020506634], 0, 2.7562546730041504, 1579880688.796968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.3615070209396445e-05], 0, 2.7467644214630127, 1579880691.5004792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020452629858982218], 0, 1.5737500190734863, 1579880692.7306712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00016928274486680003], 0, 3.0765132904052734, 1579880695.5623736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.609992755701857e-05], 0, 2.7082996368408203, 1579880698.275154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.047634991504379e-05], 0, 2.725177764892578, 1579880701.0091403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.3390485718616685e-05], 0, 2.826341152191162, 1579880703.7293386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015631461182158453], 0, 1.888091802597046, 1579880706.5212579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.625351674356657e-05], 0, 2.7063276767730713, 1579880709.2181995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.653236633052557e-05], 0, 2.7359015941619873, 1579880711.9379368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00012609781985782362], 0, 3.1211605072021484, 1579880714.7858422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[1.9385622336168423e-05], 0, 3.568798065185547, 1579880718.3391001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00011945928830765558], 0, 1.6761443614959717, 1579880719.573901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00017972970504760195], 0, 2.5963094234466553, 1579880720.811238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1968960231902225e-05], 0, 2.5481815338134766, 1579880723.306652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001846684365389029], 0, 3.357011318206787, 1579880726.1452024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0003159073664772727], 0, 1.6843531131744385, 1579880727.3842587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8128991259652863e-05], 0, 2.688199758529663, 1579880730.0999334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.239056430660966e-05], 0, 2.7902286052703857, 1579880732.890209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001525082336404217], 0, 3.209683895111084, 1579880735.7185884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014822025953917052], 0, 3.1676535606384277, 1579880738.5512638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.049614905820244e-05], 0, 2.7334585189819336, 1579880741.291035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00010138189785696171], 0, 3.0004398822784424, 1579880744.1095982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2173781363952075e-05], 0, 2.6631414890289307, 1579880746.7387295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.896718071812717e-05], 0, 2.7071034908294678, 1579880749.358467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[9.58780014817449e-05], 0, 2.951935291290283, 1579880752.204629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.976287362889648e-05], 0, 2.7633490562438965, 1579880754.952603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.0001355106282148579], 0, 3.5814597606658936, 1579880757.7849145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.283422746223066e-05], 0, 2.845101833343506, 1579880760.5840368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.7860522657900915e-05], 0, 3.2470602989196777, 1579880763.760686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.1336971010143446e-05], 0, 2.7737622261047363, 1579880766.5208473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.0001260013856012062], 0, 1.5172688961029053, 1579880767.7559972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[0.00011070772339091669], 0, 3.1292457580566406, 1579880770.5559542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.0346566102107957e-05], 0, 2.662745714187622, 1579880773.20221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.464728992982158e-05], 0, 1.4380989074707031, 1579880774.4323857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.309954333663672e-05], 0, 2.5993893146514893, 1579880776.959212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[0.00021015897094621124], 0, 3.17315673828125, 1579880779.792406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[3.184058740330094e-05], 0, 2.7466487884521484, 1579880782.4618602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 28]], ["tile_oh", "ot", 1]]}], "r": [[0.00012202414924012159], 0, 3.047578811645508, 1579880785.2947044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 1]]}], "r": [[5.787893366274567e-05], 0, 2.90858793258667, 1579880788.0690937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.012769332437276e-05], 0, 2.8714988231658936, 1579880790.9029799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.930777807745505e-05], 0, 1.3851892948150635, 1579880792.1332073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 28, 28], "uint8"], ["TENSOR", [256, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 28, 28, "uint8"], [256, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00015165570194302963], 0, 2.985365867614746, 1579880794.961534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.806538083119131e-05], 0, 1.4015164375305176, 1579880804.4281588], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.0967680027448133e-05], 0, 2.809110403060913, 1579880807.142418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.556336020272375e-05], 0, 4.486803770065308, 1579880809.9797118], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.991632616806266e-05], 0, 2.796029567718506, 1579880812.8143556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.4916213349687916e-05], 0, 2.8915557861328125, 1579880815.6400697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1441862381892914e-05], 0, 2.865027666091919, 1579880818.4667902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9152077572826046e-05], 0, 2.9065589904785156, 1579880821.3093355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.1890164088999536e-05], 0, 2.5471606254577637, 1579880822.8900192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.530829013446226e-06], 0, 2.411630868911743, 1579880825.265951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.197278152061322e-05], 0, 2.1728641986846924, 1579880826.5119274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.55265657979453e-06], 0, 3.492048740386963, 1579880829.9030292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5196338227200622e-05], 0, 9.626864194869995, 1579880832.6542544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5121173870457344e-05], 0, 1.31412672996521, 1579880833.8822582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9185852567122e-05], 0, 2.7911596298217773, 1579880836.7167048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.554951920015586e-06], 0, 2.778902769088745, 1579880839.511637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.534558220007023e-06], 0, 3.364997148513794, 1579880842.7997139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.521383980252121e-05], 0, 2.7726480960845947, 1579880845.5957243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9202155373719973e-05], 0, 3.2277045249938965, 1579880848.4205089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1548022481689372e-05], 0, 2.7657902240753174, 1579880851.1755545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.0250127056040067e-05], 0, 2.8467190265655518, 1579880854.002281], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.3815950054177306e-06], 0, 3.2865631580352783, 1579880857.213737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.563498877890945e-05], 0, 2.8411924839019775, 1579880860.0451536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6084745396330068e-05], 0, 2.784569025039673, 1579880862.866956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.1465256155322087e-05], 0, 2.8060762882232666, 1579880865.684801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.22797925198579e-05], 0, 2.886598587036133, 1579880868.527127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.3987403779214324e-05], 0, 5.8468146324157715, 1579880871.1807857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.088296632816675e-06], 0, 3.2655282020568848, 1579880874.4420004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.8970609039319013e-05], 0, 1.77400541305542, 1579880875.6752255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4571015551382532e-05], 0, 2.354180097579956, 1579880877.997979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4943038146990602e-05], 0, 2.7201907634735107, 1579880880.4521487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.173998059127347e-05], 0, 2.839526891708374, 1579880883.292518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.509259877967492e-06], 0, 3.3981966972351074, 1579880886.557784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.340416109460963e-06], 0, 3.2232472896575928, 1579880889.820113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.43993906008451e-05], 0, 1.2673745155334473, 1579880891.0478616], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.3384185283481096e-06], 0, 1.2163708209991455, 1579880892.280431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.17381930351257324, 1579880802.839099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.863794256051722e-06], 0, 1.9371049404144287, 1579880894.1457415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.423480103156169e-05], 0, 1.7843058109283447, 1579880895.377177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.473013519349454e-05], 0, 3.594461679458618, 1579880898.219046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.7575575541556145e-05], 0, 9.643268585205078, 1579880900.876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0469151367747428e-05], 0, 2.030332565307617, 1579880902.9056304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5853574567030148e-05], 0, 2.7963452339172363, 1579880905.742197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.077312967601196e-06], 0, 1.9730076789855957, 1579880907.677765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.117656660735698e-05], 0, 3.1240715980529785, 1579880910.5210419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.16677260398864746, 1579880803.2002683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.730857956342929e-06], 0, 3.3450088500976562, 1579880913.9277918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.8645183945170944e-05], 0, 3.0787718296051025, 1579880916.581897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.793157435190231e-05], 0, 2.8482837677001953, 1579880919.4183872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9171018465943266e-05], 0, 3.0758838653564453, 1579880929.5403578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.912644923835776e-05], 0, 1.1872093677520752, 1579880930.77392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.9194106378092888e-05], 0, 1.2429378032684326, 1579880932.0045106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.37433118855068e-05], 0, 2.204585075378418, 1579880933.2415109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.854585396338121e-05], 0, 3.756031036376953, 1579880936.0675607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.190104918569441e-05], 0, 2.8096182346343994, 1579880938.8933144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.4480115536616375e-05], 0, 1.268834114074707, 1579880940.1213114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.83225876152448e-06], 0, 3.276334285736084, 1579880943.388145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.0307361805268498e-05], 0, 2.9912493228912354, 1579880946.224337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1133587181249524e-05], 0, 2.779458522796631, 1579880949.0437725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9609872127628434e-05], 0, 2.7851991653442383, 1579880951.873081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6732665040976307e-05], 0, 2.6211609840393066, 1579880954.5291238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.0606019206880074e-05], 0, 1.362699270248413, 1579880955.8177576], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.0560344357776985e-05], 0, 3.2728755474090576, 1579880958.6099954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.3217179656385358e-05], 0, 2.7806787490844727, 1579880961.4247792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.886174547988695e-05], 0, 2.0914011001586914, 1579880962.658673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.5287928346091904e-05], 0, 2.824779987335205, 1579880965.4762175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.073520418954647e-05], 0, 8.260749340057373, 1579880966.7096705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.804277430015552e-05], 0, 4.402679204940796, 1579880969.4777923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.387487955009505e-05], 0, 2.7371437549591064, 1579880972.2574022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.175337443799559e-05], 0, 4.632963418960571, 1579880973.5126042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.0503359432056563e-05], 0, 3.1634678840637207, 1579880976.267295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.158919647742127e-05], 0, 2.8152341842651367, 1579880979.0874522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 2, 0.24673676490783691, 1579880926.831684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.957053559338847e-05], 0, 2.846710205078125, 1579880981.8895621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.562142778849725e-06], 0, 1.634688377380371, 1579880983.5646555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7996339950174617e-05], 0, 3.5012073516845703, 1579880986.3547451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.494689055985278e-05], 0, 3.529103994369507, 1579880989.1174273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.0529663216646794e-05], 0, 2.8722212314605713, 1579880991.7731636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4856486032910389e-05], 0, 2.6333718299865723, 1579880994.4253218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.979068674762547e-05], 0, 2.7928457260131836, 1579880997.0698507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.435873307880741e-05], 0, 3.0749433040618896, 1579880999.8223388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.007087985105021e-05], 0, 1.8078763484954834, 1579881001.4320662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.66518974587765e-05], 0, 6.211889982223511, 1579881004.233089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.923981010385325e-05], 0, 2.938363552093506, 1579881007.0788631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.0825209217168414e-05], 0, 2.976306676864624, 1579881009.836975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.933295506752965e-05], 0, 2.7894155979156494, 1579881012.5996392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.0783765679342635e-05], 0, 2.925405979156494, 1579881015.4364047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.106790419207708e-05], 0, 2.9734702110290527, 1579881018.2595716], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.2713601589202881, 1579880926.8325555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.2121794313095533e-05], 0, 2.8211052417755127, 1579881021.1151078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.803591442727673e-05], 0, 2.8202061653137207, 1579881023.9285903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.4070438835680755e-05], 0, 5.933583974838257, 1579881026.4996092], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.8558967219531286e-05], 0, 4.464116334915161, 1579881029.2824256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.0797495800668168e-05], 0, 2.7388834953308105, 1579881032.0378678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.972504713568541e-06], 0, 3.4154930114746094, 1579881035.4058268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.7180829548133593e-05], 0, 5.089651346206665, 1579881038.115273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6657403510269404e-05], 0, 2.7382402420043945, 1579881040.8722787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.3308050359076345e-05], 0, 3.2514636516571045, 1579881053.9130895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.588916136404463e-05], 0, 2.8033366203308105, 1579881056.7227924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9483650114928978e-05], 0, 1.189964771270752, 1579881057.951259], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.7853773323949694e-05], 0, 2.964348077774048, 1579881060.715773], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.55174754360042e-06], 0, 2.7480788230895996, 1579881063.5095136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.489622835579515e-05], 0, 2.796739339828491, 1579881066.352815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.2273933941667135e-05], 0, 2.7713940143585205, 1579881069.1537309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.811126932989691e-05], 0, 9.673176527023315, 1579881071.9738839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6495958722934086e-05], 0, 2.8298964500427246, 1579881074.803897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.0003318374195955e-05], 0, 2.832813262939453, 1579881077.6345325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.3210515937742297e-05], 0, 2.811850070953369, 1579881080.478919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4256477370378394e-05], 0, 2.7393722534179688, 1579881083.256627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.223055151105533e-06], 0, 3.4105498790740967, 1579881086.5626667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.2087170787817008e-05], 0, 2.7998321056365967, 1579881089.3858175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.817099511893304e-05], 0, 2.818124771118164, 1579881092.1805913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.136385957546525e-05], 0, 2.927788019180298, 1579881095.0058603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5311258435880828e-05], 0, 2.74296498298645, 1579881097.765109], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.8077449747558567e-05], 0, 2.8188796043395996, 1579881100.5923088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.6635126392643308e-05], 0, 1.3427133560180664, 1579881101.8731434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.0844789549413104e-05], 0, 2.998445987701416, 1579881104.7200038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.863634344019766e-05], 0, 2.8800435066223145, 1579881107.5281818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.22942209243774414, 1579881048.0413885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.429421012288213e-06], 0, 3.4038288593292236, 1579881110.8992522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3098591135829368e-05], 0, 2.822824716567993, 1579881113.7335293], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.5415945652517463e-05], 0, 2.838008403778076, 1579881116.5650518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.6383240146627566e-05], 0, 2.973435640335083, 1579881119.3550925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.3936942344500905e-06], 0, 3.4987316131591797, 1579881122.7527275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579881051.1990952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.468914533631901e-05], 0, 2.8715550899505615, 1579881125.6059587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8834127918453782e-05], 0, 2.938446283340454, 1579881128.4346352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.057679614553026e-05], 0, 2.7794384956359863, 1579881131.0927541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3068131695114774e-05], 0, 2.801135540008545, 1579881133.9034305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.047291681362116e-05], 0, 1.229980230331421, 1579881135.1330528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5124415826660386e-05], 0, 2.8073976039886475, 1579881137.9490483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.0829047112264764e-05], 0, 2.8007845878601074, 1579881140.7430649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.987907360903419e-05], 0, 3.1688904762268066, 1579881143.477001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.652469337388443e-05], 0, 2.889274835586548, 1579881146.2859125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.8777044308087475e-05], 0, 2.9071967601776123, 1579881149.1234353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.7533992506381287e-05], 0, 2.9002327919006348, 1579881151.7792137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8042794452626963e-05], 0, 2.8384647369384766, 1579881154.6023448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579881051.3278196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.4757615260040717e-05], 0, 2.8315727710723877, 1579881157.4448333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0315188379072664e-05], 0, 2.7897281646728516, 1579881160.2563612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.222167805688188e-05], 0, 2.7884740829467773, 1579881163.07999], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.141884163853156e-05], 0, 1.4591023921966553, 1579881164.3080494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9747305641891458e-05], 0, 2.6880898475646973, 1579881167.031077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.583325598483744e-05], 0, 4.375699520111084, 1579881169.8078554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.865496907272492e-06], 0, 1.8490755558013916, 1579881171.672229], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.332522267725691e-05], 0, 2.7178690433502197, 1579881181.8965096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.7067418618183415e-06], 0, 3.3510634899139404, 1579881185.1918862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6656323908441936e-05], 0, 2.785562753677368, 1579881188.018066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.1635344877469245e-06], 0, 1.7591605186462402, 1579881189.7888496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.742411416434648e-06], 0, 3.364539384841919, 1579881193.143369], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.0980091626775786e-05], 0, 2.8251142501831055, 1579881195.9679317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.215956181180668e-05], 0, 3.0544655323028564, 1579881198.7372484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.741545160149064e-05], 0, 3.0315728187561035, 1579881201.5325203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.845289374386745e-05], 0, 2.62980055809021, 1579881204.1636283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.024914300385431e-06], 0, 3.3658950328826904, 1579881207.4808705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.137635233259891e-06], 0, 2.306175470352173, 1579881209.77192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4805370315165113e-05], 0, 2.7985496520996094, 1579881212.612177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9789363964687e-05], 0, 2.7462973594665527, 1579881215.391579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.502350047121124e-05], 0, 1.9751684665679932, 1579881216.6264238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.639669243954179e-05], 0, 6.286305904388428, 1579881219.3784747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8205335550882998e-05], 0, 2.8881216049194336, 1579881222.1724443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.0443884880767337e-05], 0, 2.8421292304992676, 1579881224.9974036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9492003630813917e-05], 0, 2.7837092876434326, 1579881227.7897363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.023501301050295e-05], 0, 2.747695207595825, 1579881230.4073267], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.195578174924791e-05], 0, 2.792146921157837, 1579881233.2203002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.707511592944543e-06], 0, 1.9703805446624756, 1579881235.198157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.430470703468204e-06], 0, 2.553152561187744, 1579881237.5110142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0612353876618436e-05], 0, 1.3180241584777832, 1579881238.7435513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.749825566892069e-06], 0, 3.5074336528778076, 1579881242.1688647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9450141954568696e-05], 0, 2.7983274459838867, 1579881245.0038455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.076884296951255e-05], 0, 2.915118932723999, 1579881247.831038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.106985878805645e-05], 0, 2.863474130630493, 1579881250.466599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.8491787443294377e-05], 0, 2.8065292835235596, 1579881253.2499495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.524679555173766e-05], 0, 2.865644931793213, 1579881256.1104655], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.9772494559403933e-05], 0, 2.9323198795318604, 1579881258.951449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7042297168759754e-05], 0, 2.773991346359253, 1579881261.7678916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.7504947586990733e-05], 0, 2.837743043899536, 1579881264.5862482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.10742978009153e-05], 0, 2.8266000747680664, 1579881267.415791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.065105652950248e-05], 0, 1.4968135356903076, 1579881268.6488607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9203411017486635e-05], 0, 2.7900235652923584, 1579881271.4810195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.074176304422614e-05], 0, 2.850024461746216, 1579881274.309859], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8521627047071558e-05], 0, 2.9992942810058594, 1579881277.1395433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.735265118790497e-05], 0, 4.713426113128662, 1579881279.777139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.187494799363187e-05], 0, 2.824860095977783, 1579881282.6032941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.611849308643578e-05], 0, 2.838416576385498, 1579881285.43467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.5227810941247869e-05], 0, 2.8673999309539795, 1579881288.2166195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.965057681920666e-05], 0, 9.815666198730469, 1579881291.0386086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.355885228558213e-06], 0, 3.563185453414917, 1579881294.4735992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.201381054797083e-05], 0, 3.700415849685669, 1579881297.247424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.1288102268984096e-05], 0, 2.8489816188812256, 1579881300.0877895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.755183623810323e-05], 0, 2.9493486881256104, 1579881302.8530383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6447769312952006e-05], 0, 2.7852261066436768, 1579881305.680895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.131852039740787e-05], 0, 2.825946569442749, 1579881308.5040698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.260660568889445e-05], 0, 2.715843677520752, 1579881319.738149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.125467777917127e-06], 0, 3.482470750808716, 1579881323.1349595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3176124304160687e-05], 0, 2.828291177749634, 1579881325.9781635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5473177913086176e-05], 0, 2.77195143699646, 1579881328.747541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4167667271809494e-05], 0, 2.770587682723999, 1579881331.5642505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.6082664777143333e-05], 0, 2.698047161102295, 1579881334.3014889], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.925195140040988e-05], 0, 2.87666916847229, 1579881337.1348853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.1210920253881305e-06], 0, 1.837153673171997, 1579881339.0000925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1463316027389934e-05], 0, 2.797682762145996, 1579881341.8241715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.122690703221174e-05], 0, 3.756300687789917, 1579881344.6584818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.1116420323414764e-05], 0, 2.8494603633880615, 1579881347.4959967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5955641005907105e-05], 0, 2.8067305088043213, 1579881350.2979825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6335733140593893e-05], 0, 3.9788661003112793, 1579881353.0298343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8427582941425513e-05], 0, 2.8284897804260254, 1579881355.8640778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6880352775442502e-05], 0, 2.659512758255005, 1579881358.4943855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.022411202194367e-06], 0, 3.384294271469116, 1579881361.7894633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1457735129713828e-05], 0, 2.81278920173645, 1579881364.6154745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.196894031794998e-06], 0, 3.3731837272644043, 1579881367.933123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.4520194703383356e-05], 0, 2.8294970989227295, 1579881370.7591653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5806622332835008e-05], 0, 2.7710301876068115, 1579881373.4657075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.06010696312738e-05], 0, 2.913635730743408, 1579881376.2831357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.4246543289022294e-05], 0, 3.0387043952941895, 1579881379.1000116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8111444042796303e-05], 0, 1.808889389038086, 1579881380.68453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0737206814290385e-05], 0, 2.9081358909606934, 1579881383.4953666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9283584952053112e-05], 0, 2.808507204055786, 1579881386.0114741], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.952357169306727e-05], 0, 1.1976580619812012, 1579881387.242756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.03814359837383e-05], 0, 2.9160735607147217, 1579881390.0711913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4557607303668762e-05], 0, 2.3309826850891113, 1579881392.384892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.099623588796288e-05], 0, 2.7204151153564453, 1579881394.9502068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.448252758184508e-05], 0, 3.3479950428009033, 1579881397.7867177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.4559503350083753e-05], 0, 3.327848196029663, 1579881400.6229339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.618172356885836e-05], 0, 2.836326837539673, 1579881403.4406285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.0545704440284925e-05], 0, 3.166971445083618, 1579881406.1982055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.79646870117647e-05], 0, 4.458416938781738, 1579881409.042579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.9594043749195314e-05], 0, 2.8997318744659424, 1579881411.7583516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.967262235940716e-06], 0, 3.131563186645508, 1579881414.9101624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.3480779454828253e-05], 0, 2.7844088077545166, 1579881417.6473505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.268474252596244e-06], 0, 3.3601975440979004, 1579881420.9499586], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.432532196775187e-05], 0, 1.2284464836120605, 1579881422.1815906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.2218125995703929e-05], 0, 2.066694974899292, 1579881424.1750443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.049519124927014e-05], 0, 2.849088430404663, 1579881427.013522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.560540886489558e-05], 0, 3.1702678203582764, 1579881429.7741363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.0331763132442724e-05], 0, 1.333254098892212, 1579881431.0056338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4269041205210281e-05], 0, 2.809521198272705, 1579881433.838387], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.916125966291322e-05], 0, 2.8051915168762207, 1579881436.6376162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.0761205010948124e-05], 0, 10.92914605140686, 1579881439.440115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.6257310782731713e-05], 0, 3.049705982208252, 1579881442.051162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.60516677220328e-05], 0, 2.7808802127838135, 1579881444.87585], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.530160433166947e-06], 0, 1.819284200668335, 1579881450.523543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0461086866534777e-05], 0, 1.3105783462524414, 1579881451.7517536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.156275762757628e-06], 0, 2.4885592460632324, 1579881454.0309656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.827900574272588e-05], 0, 4.521504163742065, 1579881456.855634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.3259842600118994e-05], 0, 2.766314744949341, 1579881459.606787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5331380097209948e-05], 0, 2.782104730606079, 1579881462.4313986], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.2587696745373326e-05], 0, 2.181457996368408, 1579881464.3987956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.75355365080163e-06], 0, 3.3658809661865234, 1579881467.8081167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.7565003064841575e-05], 0, 2.8482964038848877, 1579881470.6414347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.691385257974844e-06], 0, 3.415818691253662, 1579881473.9164975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.6317065280055662e-05], 0, 1.3383712768554688, 1579881475.2017725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.9760087142824928e-05], 0, 4.310840845108032, 1579881478.5898552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.534779049994332e-06], 0, 1.7483205795288086, 1579881480.3442886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.082029386045939e-05], 0, 1.2368662357330322, 1579881481.5714781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.552544157375022e-05], 0, 2.836928606033325, 1579881484.398086], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.20061499120196e-06], 0, 2.191531181335449, 1579881486.4361947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.8337291557278504e-05], 0, 2.732451915740967, 1579881489.0807292], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.070467190409684e-05], 0, 2.8009531497955322, 1579881491.8711004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3298694460278114e-05], 0, 1.1978106498718262, 1579881493.1007845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.876493508264387e-05], 0, 2.8342111110687256, 1579881495.857567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1048373730632327e-05], 0, 2.809595823287964, 1579881498.6887758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.49088148223382e-05], 0, 2.814251184463501, 1579881501.49415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.107161572898971e-05], 0, 3.005784034729004, 1579881504.243538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.463836073443203e-05], 0, 3.027707815170288, 1579881507.009362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.659329087358071e-06], 0, 1.9519810676574707, 1579881508.857131], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[4.1485062214260883e-05], 0, 3.755319118499756, 1579881511.5963957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.792866830955469e-05], 0, 3.073086977005005, 1579881514.4373112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.1185491807831155e-05], 0, 2.8434090614318848, 1579881517.0339372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.236776834823688e-05], 0, 2.8045060634613037, 1579881519.8370678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5105296689637524e-05], 0, 2.825160503387451, 1579881522.6978636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7057322915765805e-05], 0, 2.861985683441162, 1579881525.4793735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.8871002431732108e-05], 0, 2.6225998401641846, 1579881528.0278764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4017701520689498e-05], 0, 2.830353260040283, 1579881530.768557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4712869798554514e-05], 0, 2.7889928817749023, 1579881533.598606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.162899298192576e-05], 0, 1.2303855419158936, 1579881534.8279014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.124973482178884e-05], 0, 3.1895627975463867, 1579881537.6050105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0410175581513202e-05], 0, 2.883821487426758, 1579881540.4387724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.513071255573809e-05], 0, 2.9717564582824707, 1579881543.2660534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1219025861727024e-05], 0, 2.817715883255005, 1579881546.091033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.049675742185138e-05], 0, 6.017843246459961, 1579881548.7697055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.1285301683670276e-05], 0, 3.0639076232910156, 1579881551.4245667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.084298634420519e-05], 0, 3.0031867027282715, 1579881554.1775272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.49485635213038e-05], 0, 2.833063840866089, 1579881557.0151994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.40433165135627e-05], 0, 3.278534412384033, 1579881559.7888005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.253073555766875e-06], 0, 3.510122060775757, 1579881563.198775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.151785346044039e-05], 0, 2.3558335304260254, 1579881565.556462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0521206942900715e-05], 0, 2.790520668029785, 1579881568.3516192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.848825114739965e-05], 0, 2.646643877029419, 1579881570.937103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.4373772105992127e-05], 0, 2.8532657623291016, 1579881580.9713788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.123425134292725e-05], 0, 2.8068723678588867, 1579881583.7913904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.5442152084738144e-05], 0, 3.5928683280944824, 1579881586.6446426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.6551927382871916e-06], 0, 1.9141302108764648, 1579881588.5249298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.612809350015258e-06], 0, 2.7430553436279297, 1579881591.3037775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.344344069424663e-05], 0, 9.727429628372192, 1579881594.1479363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.138271752003634e-06], 0, 2.6204423904418945, 1579881596.812595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.605252407502717e-05], 0, 3.5775086879730225, 1579881599.6504788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.262046012849052e-05], 0, 2.790339708328247, 1579881602.4768722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.976330450416351e-05], 0, 2.8759171962738037, 1579881605.2682168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.490654166576738e-05], 0, 2.8397717475891113, 1579881608.1110556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0975204896065581e-05], 0, 2.6293020248413086, 1579881610.703598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.327517351788123e-06], 0, 1.8244059085845947, 1579881612.4741383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.2650261266734164e-05], 0, 1.9740715026855469, 1579881613.7134805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.118334048633615e-05], 0, 9.83041524887085, 1579881616.5573633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.6826317862964717e-05], 0, 3.0335745811462402, 1579881619.379994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.947917088193754e-05], 0, 2.9418692588806152, 1579881622.0163696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5412982457253433e-05], 0, 2.8232266902923584, 1579881624.8357236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8929090811179523e-05], 0, 2.90160870552063, 1579881627.669971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.506374726620593e-05], 0, 3.3425235748291016, 1579881630.4969761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.353380676392769e-05], 0, 2.787564992904663, 1579881633.3001177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.013141501173784e-06], 0, 2.4586381912231445, 1579881635.5737684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.988566012338197e-06], 0, 1.6482059955596924, 1579881637.2634048], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.9026476215772445e-05], 0, 6.2178404331207275, 1579881640.1099968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.036349711599647e-05], 0, 2.8335154056549072, 1579881642.7370455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9840316467204753e-05], 0, 2.7872138023376465, 1579881645.5646396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0808699502165902e-05], 0, 2.8035852909088135, 1579881648.3925807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.539198210033402e-05], 0, 6.168795347213745, 1579881651.1965463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0463297131264105e-05], 0, 2.9241158962249756, 1579881654.0231178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.251585838416193e-05], 0, 6.055322170257568, 1579881656.7525592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6825241399027923e-05], 0, 2.771869421005249, 1579881659.550955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.961419394740851e-06], 0, 3.3775644302368164, 1579881662.9161031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.761305475719622e-05], 0, 2.8302879333496094, 1579881665.7353091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.937560900750018e-05], 0, 2.806962013244629, 1579881668.573448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8548327441032488e-05], 0, 2.8848202228546143, 1579881671.393979], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 256, 30, 30], "uint8"], ["TENSOR", [256, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 256, 30, 30, "uint8"], [256, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.1692491997216426e-05], 0, 3.0093882083892822, 1579881674.1335645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.317694663134576e-05], 0, 2.7036969661712646, 1579881678.691948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.5829321918433486e-05], 0, 2.4786157608032227, 1579881681.1634212], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4974173298868241e-05], 0, 1.9441025257110596, 1579881683.1215343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.815498256477315e-05], 0, 2.5012621879577637, 1579881685.642308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.939152406742194e-05], 0, 3.225071430206299, 1579881688.4943311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9425467775497405e-05], 0, 2.4342000484466553, 1579881690.927994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014935778193701725], 0, 1.7590467929840088, 1579881692.167361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.999745719268229e-05], 0, 2.8754019737243652, 1579881694.8606615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7191567077064738e-05], 0, 2.129692554473877, 1579881696.9694896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9261129407453653e-05], 0, 2.5233609676361084, 1579881699.496833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.036969523984658e-05], 0, 2.8374035358428955, 1579881702.212892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.685209732765189e-05], 0, 2.206732988357544, 1579881704.3753552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5146339830549978e-05], 0, 2.7631149291992188, 1579881707.098805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.251757726352329e-05], 0, 3.8304054737091064, 1579881709.9199526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.757724694583716e-05], 0, 3.074974298477173, 1579881712.7358856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.091542576488511e-05], 0, 3.4214444160461426, 1579881715.5663059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.977025398482634e-05], 0, 1.37837553024292, 1579881716.7973914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.719534240997738e-05], 0, 2.522597551345825, 1579881719.300557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8906225217757426e-05], 0, 2.569145441055298, 1579881721.8524344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.597166158561706e-05], 0, 2.7690072059631348, 1579881724.6316948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0437972976284916e-05], 0, 3.423185110092163, 1579881728.0548081], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.803143683501861e-05], 0, 2.4818568229675293, 1579881730.4983225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.286671995726068e-05], 0, 2.9852776527404785, 1579881733.2948217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.496696159083438e-05], 0, 3.355560064315796, 1579881736.1119215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.316941753134989e-05], 0, 1.9302101135253906, 1579881738.0777566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.926395082110031e-05], 0, 3.194469928741455, 1579881740.886375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3094034928389706e-05], 0, 2.313713788986206, 1579881743.1999543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.693295476139828e-05], 0, 3.1515016555786133, 1579881746.0308695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7431077404868824e-05], 0, 3.065788507461548, 1579881748.8621707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8019812801005095e-05], 0, 2.3844902515411377, 1579881751.1860144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.652918341865402e-05], 0, 3.028994560241699, 1579881754.007339], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8753764851804956e-05], 0, 2.712533712387085, 1579881756.589965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8512165544187958e-05], 0, 2.6050779819488525, 1579881759.1549857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.5651184962137024e-05], 0, 2.9614522457122803, 1579881761.86491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.509341522505534e-05], 0, 3.066084623336792, 1579881764.661236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.611848445468005e-05], 0, 3.25236177444458, 1579881767.4951918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.94873010130689e-05], 0, 3.2616817951202393, 1579881770.3445628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010141866135054743], 0, 3.218651294708252, 1579881773.164593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.067971751707338e-05], 0, 2.526505708694458, 1579881775.7030623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8760676849059313e-05], 0, 2.3282854557037354, 1579881778.0458174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6048149519577684e-05], 0, 2.2946724891662598, 1579881780.3321393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010536500314341847], 0, 3.0539932250976562, 1579881783.1686451], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.565044272934332e-05], 0, 2.095223903656006, 1579881785.2583659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020881985124500063], 0, 3.4478917121887207, 1579881788.1132226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0334567907366152e-05], 0, 2.6381876468658447, 1579881790.665376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.909996544756516e-05], 0, 3.0920801162719727, 1579881793.4342663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.878375865857946e-05], 0, 3.2122297286987305, 1579881796.2004802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.761330141695314e-05], 0, 2.9327890872955322, 1579881799.0428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.2460209284732506e-05], 0, 2.105820894241333, 1579881802.328353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0872284855363658e-05], 0, 2.3971385955810547, 1579881804.759873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.994435699253874e-05], 0, 2.6006600856781006, 1579881807.3469355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.144566349312062e-05], 0, 2.4867587089538574, 1579881809.867656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.275526808323931e-05], 0, 1.4756669998168945, 1579881811.0962658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.036683031685678e-05], 0, 3.3494410514831543, 1579881813.8938508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.979755867537779e-05], 0, 3.280226469039917, 1579881816.7163963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.285349153916304e-05], 0, 3.0333125591278076, 1579881819.4804306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.927275925604464e-05], 0, 2.8195924758911133, 1579881822.2693172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.214828433476395e-05], 0, 2.973581075668335, 1579881825.1080794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.000171760537862628], 0, 3.782864570617676, 1579881827.9482636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7602647002854426e-05], 0, 2.862464189529419, 1579881830.6895905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.624942574502288e-05], 0, 2.9112281799316406, 1579881833.5252466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.961220368525896e-05], 0, 3.190650701522827, 1579881836.3479307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9824550241905474e-05], 0, 2.9507265090942383, 1579881839.1756089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.668331702119843e-05], 0, 2.598525285720825, 1579881841.6059895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.663642155643958e-05], 0, 2.930363416671753, 1579881844.4368515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.810851969325378e-05], 0, 2.7506535053253174, 1579881847.1478922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.927646372286649e-05], 0, 2.520167112350464, 1579881849.6801887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.9890702365102986e-05], 0, 2.556764602661133, 1579881852.1609943], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0233178828293127e-05], 0, 2.628857374191284, 1579881854.701052], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.549723438463571e-05], 0, 2.9771623611450195, 1579881857.5405414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8554471703730552e-05], 0, 2.5334277153015137, 1579881860.0848534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.7507139452067804e-05], 0, 1.372544288635254, 1579881861.315411], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.05889524957967e-05], 0, 2.681896924972534, 1579881863.9544306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.930097209709162e-05], 0, 3.0046701431274414, 1579881866.7520225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.1054569450232414e-05], 0, 2.963351011276245, 1579881869.566449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.80033449885717e-05], 0, 3.315369129180908, 1579881872.3945858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3364882076502733e-05], 0, 2.645171642303467, 1579881875.0476487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.344225247749608e-05], 0, 3.0411858558654785, 1579881877.8988814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.126009173133255e-05], 0, 3.4039316177368164, 1579881880.6907182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0820440859937544e-05], 0, 2.924281120300293, 1579881883.479234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.48447793067591e-05], 0, 2.8992440700531006, 1579881886.2721882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.7886477748723087e-05], 0, 2.683014154434204, 1579881888.871634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9251189455573634e-05], 0, 2.5530154705047607, 1579881891.4329762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010800060512301988], 0, 3.0250155925750732, 1579881894.2567718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.0516476138962925e-05], 0, 3.528412342071533, 1579881897.6849055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.175306402781772e-05], 0, 3.0257718563079834, 1579881900.5004435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[6.17093688278231e-05], 0, 3.2411279678344727, 1579881903.2902818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.788343792970259e-05], 0, 1.4591143131256104, 1579881904.532704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1970627219445751e-05], 0, 2.3009989261627197, 1579881906.779209], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8113436614019422e-05], 0, 2.335552453994751, 1579881909.1119568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2767546266110113e-05], 0, 2.6338980197906494, 1579881911.7571106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.686218751182145e-05], 0, 2.86395525932312, 1579881914.5098307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.828768375635802e-05], 0, 2.635197639465332, 1579881917.0742614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4367713928222656, 1579881800.3041215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.997949821852732e-05], 0, 3.431121349334717, 1579881919.9406443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.9213935140751e-05], 0, 3.38177227973938, 1579881922.7630396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.630876891238566e-05], 0, 3.122727632522583, 1579881926.867642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.2655457046766594e-05], 0, 3.2510058879852295, 1579881929.7112913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00019575809129537453], 0, 3.2479326725006104, 1579881932.5554721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6849185249027138e-05], 0, 2.3314785957336426, 1579881934.872534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.153852074816027e-05], 0, 3.1016030311584473, 1579881937.6862946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.945001238436288e-05], 0, 2.5753705501556396, 1579881940.2360475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5959148381033364e-05], 0, 2.850370407104492, 1579881943.0632057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.745614172564655e-05], 0, 2.3240060806274414, 1579881945.4023376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002081312215747216], 0, 3.297574043273926, 1579881948.237857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3257337302884538e-05], 0, 2.6241374015808105, 1579881950.8851666], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7748473966044816e-05], 0, 2.7597246170043945, 1579881953.5916445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0853326622305637e-05], 0, 2.595099687576294, 1579881956.1960382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.975707363291824e-05], 0, 1.2989380359649658, 1579881957.4552903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.213563375777994e-05], 0, 3.8631908893585205, 1579881960.2990954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2090287396903066e-05], 0, 2.6997568607330322, 1579881962.9671075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4582846164703369, 1579881924.120821], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.458133644126471e-05], 0, 3.37644100189209, 1579881965.8365684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.0530676431113372e-05], 0, 1.912735939025879, 1579881967.7396874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.206821641417062e-05], 0, 3.188835620880127, 1579881970.577918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.2328939506571856e-05], 0, 2.9005141258239746, 1579881973.3509994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.982710987756046e-05], 0, 2.467299222946167, 1579881975.8008485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.18978518417388e-05], 0, 2.7799503803253174, 1579881978.514567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0502600436929896e-05], 0, 1.8681941032409668, 1579881980.3772984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.2737622944669192e-05], 0, 2.747201919555664, 1579881982.8612611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.693322204237969e-05], 0, 2.5093421936035156, 1579881985.3042653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.801932704725565e-05], 0, 3.0747697353363037, 1579881988.0948813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6741936340123242e-05], 0, 2.5263540744781494, 1579881990.5942235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.767601532150447e-05], 0, 2.8107290267944336, 1579881993.291302], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7879613910103918e-05], 0, 2.58318829536438, 1579881995.8303936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.175108800897554e-05], 0, 2.0385632514953613, 1579881997.8575983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002086708354069466], 0, 3.227184295654297, 1579882000.695025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.523756070391088e-05], 0, 2.657337188720703, 1579882003.3008327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1992940730691864e-05], 0, 2.502750873565674, 1579882005.817823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9885684340066274e-05], 0, 2.5826046466827393, 1579882008.3859577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6858958249296505e-05], 0, 2.5291290283203125, 1579882010.878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.03173476026022e-05], 0, 1.8987104892730713, 1579882012.1127872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.063576750481784e-05], 0, 2.1789276599884033, 1579882013.8878992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8562914694213638e-05], 0, 2.3150274753570557, 1579882016.126508], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.3075981611247488e-05], 0, 2.18157958984375, 1579882018.034769], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.383182701513973e-05], 0, 2.9478096961975098, 1579882020.845779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7030458804408265e-05], 0, 2.1817126274108887, 1579882023.0093246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5653981162297526e-05], 0, 2.8242907524108887, 1579882025.7915285], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7983325843122396e-05], 0, 2.5832366943359375, 1579882028.3214898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.871508671197563e-05], 0, 2.417902946472168, 1579882030.7469618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.684355582489998e-05], 0, 2.795431137084961, 1579882033.5058289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.035215744332469e-05], 0, 2.80680775642395, 1579882036.25397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.914588566458449e-05], 0, 1.5817205905914307, 1579882037.4900246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.739563415588324e-05], 0, 3.054753065109253, 1579882040.2733989], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2815386229216642e-05], 0, 2.247473955154419, 1579882043.7550328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.655711037301377e-05], 0, 2.5396065711975098, 1579882046.2042003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015163501301061896], 0, 3.4399898052215576, 1579882049.0023966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.545030860013068e-05], 0, 2.901455879211426, 1579882051.8243911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.754081337540964e-05], 0, 1.429905652999878, 1579882053.1901379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2019246458540107e-05], 0, 2.592684507369995, 1579882055.7879333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.227159779236708e-05], 0, 1.2962391376495361, 1579882057.0171561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6806264834871943e-05], 0, 2.5724129676818848, 1579882059.4911044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.362760971483809e-05], 0, 2.7362449169158936, 1579882062.12581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.912236332718836e-05], 0, 2.8419535160064697, 1579882064.8609834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2470982096914155e-05], 0, 2.5918734073638916, 1579882067.4767184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.690381665406269e-05], 0, 3.187803268432617, 1579882070.2836356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.972303731699554e-05], 0, 1.7763783931732178, 1579882071.5184917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.900591989768057e-05], 0, 2.3424360752105713, 1579882073.8885698], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.014399139458365e-05], 0, 3.140259265899658, 1579882076.6822672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.216793515473345e-05], 0, 2.5277044773101807, 1579882079.1522634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3624660957050528e-05], 0, 2.6143527030944824, 1579882081.781628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010893234173003802], 0, 3.043351650238037, 1579882084.6120093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.688394798208404e-05], 0, 2.8060154914855957, 1579882087.3607178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.7980064591510018e-05], 0, 2.48591947555542, 1579882089.841651], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.231296517412935e-05], 0, 2.194469690322876, 1579882091.0787344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0668385908546755e-05], 0, 1.9332339763641357, 1579882092.9965727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6833110185920036e-05], 0, 2.3173627853393555, 1579882095.3266153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.002754933954934e-05], 0, 1.3593645095825195, 1579882096.5635028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.88405182313278e-05], 0, 2.56138277053833, 1579882099.1420405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.2821319103240967, 1579882041.628932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.870236613618308e-05], 0, 2.879899024963379, 1579882101.8314524], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0687642148124139e-05], 0, 1.9485418796539307, 1579882103.7641726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.7893235541056572e-05], 0, 2.531184196472168, 1579882106.2857978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.267640129557346e-05], 0, 2.8474202156066895, 1579882109.0623558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0495012562673313e-05], 0, 2.608907699584961, 1579882111.6577134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.4078649445487114e-05], 0, 3.0655925273895264, 1579882114.453419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.1078372581090555e-05], 0, 2.624725580215454, 1579882117.049977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.803240212020104e-05], 0, 3.039106845855713, 1579882119.8910174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.005130418351922e-05], 0, 2.8024706840515137, 1579882122.5049405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010125584590800852], 0, 3.108220100402832, 1579882125.3512437], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011408730554566812], 0, 3.107261896133423, 1579882128.1771238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.1443101548631054e-05], 0, 2.759113073348999, 1579882130.7935965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.3573565791394664e-05], 0, 3.0903074741363525, 1579882133.6319568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.0194073579801624e-05], 0, 2.654330015182495, 1579882136.2975738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9125373865674964e-05], 0, 2.5814061164855957, 1579882138.88894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7675473981199154e-05], 0, 2.598480463027954, 1579882141.3768706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.387351790874858e-05], 0, 1.3714802265167236, 1579882142.6099463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.4754786491394043, 1579882041.6299279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.716678523014061e-05], 0, 2.601679563522339, 1579882145.1679523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.696461603502594e-05], 0, 2.8897922039031982, 1579882147.9772077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.715074864897613e-05], 0, 3.003392219543457, 1579882150.6921167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.43452920289562e-05], 0, 3.051158905029297, 1579882153.4939313], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.829989788256495e-05], 0, 2.9180688858032227, 1579882157.4226177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.6118187085608977e-05], 0, 2.893150806427002, 1579882160.2523837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015139023629365378], 0, 3.5105600357055664, 1579882163.09526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0286995717704356e-05], 0, 2.603060483932495, 1579882165.6693587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.087011976186794e-05], 0, 2.9145617485046387, 1579882168.4482749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.579536120323396e-05], 0, 2.5232837200164795, 1579882171.0029058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.6638111729733683e-05], 0, 2.4547362327575684, 1579882173.4416575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.592064686282791e-05], 0, 3.1018505096435547, 1579882176.2941506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9723450570532735e-05], 0, 2.423199415206909, 1579882178.7526207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7049751253526505e-05], 0, 2.5136539936065674, 1579882181.2240064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.617081877537354e-05], 0, 3.167710065841675, 1579882184.0135503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.181704559151055e-05], 0, 2.968144178390503, 1579882186.8309932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.548394267968898e-05], 0, 3.322509527206421, 1579882189.6397517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.783668834426862e-05], 0, 3.1114535331726074, 1579882192.4824176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.769009451313755e-05], 0, 1.7165467739105225, 1579882193.7222948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.805367869292749e-05], 0, 2.9905622005462646, 1579882196.5584958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8612300993874147e-05], 0, 2.4220082759857178, 1579882198.935683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.592913564229634e-05], 0, 1.460242748260498, 1579882200.171798], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.993165751195453e-05], 0, 3.0250966548919678, 1579882202.9838755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6799616676192292e-05], 0, 2.3406896591186523, 1579882205.3546143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7212927866293815e-05], 0, 2.3893027305603027, 1579882207.7236784], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.00479100539777e-05], 0, 3.381821632385254, 1579882210.5248184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.7090416933971577e-05], 0, 2.4627366065979004, 1579882212.9926796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.6751146735756244e-05], 0, 2.9840660095214844, 1579882215.7152538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.25968362937191e-05], 0, 3.569474220275879, 1579882218.5137587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.225492492403781e-05], 0, 1.408395528793335, 1579882219.7494051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.1857322984830457e-05], 0, 3.3802998065948486, 1579882223.120159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2669678263026523e-05], 0, 2.6093292236328125, 1579882225.712797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.2660151712605236e-05], 0, 1.9979352951049805, 1579882227.7267625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.145746129803859e-05], 0, 2.9324560165405273, 1579882230.5720878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.606675640338337e-05], 0, 3.106964111328125, 1579882233.3084722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.330432854845194e-05], 0, 2.8745250701904297, 1579882236.0827796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.0851846182539006e-05], 0, 1.9237143993377686, 1579882237.9605007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.0433670885278934e-05], 0, 2.9955313205718994, 1579882240.7852373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.788212859728052e-05], 0, 2.5895674228668213, 1579882243.3200107], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6971213749016053e-05], 0, 2.6196982860565186, 1579882245.8518162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1465646925905686e-05], 0, 2.7238800525665283, 1579882248.431324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2415686051140713e-05], 0, 2.684398651123047, 1579882251.0286536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8326621620566223e-05], 0, 2.5080997943878174, 1579882253.533526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.74886153112773e-05], 0, 2.597247362136841, 1579882256.0503116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.631098663558017e-05], 0, 3.275702953338623, 1579882258.8606558], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.955076836676718e-05], 0, 3.225804567337036, 1579882261.66703], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.29240857592612e-05], 0, 2.924351215362549, 1579882264.4378452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.733949539624713e-05], 0, 2.5490126609802246, 1579882266.9160473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.530395238719832e-05], 0, 2.3300178050994873, 1579882269.2205482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2586524639781738e-05], 0, 2.161597728729248, 1579882271.3572898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.776092928224666e-05], 0, 2.5053396224975586, 1579882273.842622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9250533290515948e-05], 0, 2.3945164680480957, 1579882276.2520082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.1105992002080758e-05], 0, 2.165360927581787, 1579882279.7405493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.246412423194093e-05], 0, 2.9714391231536865, 1579882282.5597074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.655291880916251e-05], 0, 2.0683560371398926, 1579882284.649493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.253854754791804e-05], 0, 2.9651665687561035, 1579882287.4867277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.813084738390687e-05], 0, 2.4933531284332275, 1579882290.0095623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.333293369003521e-05], 0, 3.0824155807495117, 1579882292.839079], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.1626471723044398e-05], 0, 2.617954969406128, 1579882295.4490893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0315208507411238e-05], 0, 2.6430513858795166, 1579882298.0619807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.037266584700612e-05], 0, 2.57354998588562, 1579882300.6238382], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.2402828376887266e-05], 0, 2.890829563140869, 1579882303.401133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0685098240233662e-05], 0, 2.488875150680542, 1579882305.9246976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.738164544859201e-05], 0, 2.427659511566162, 1579882308.3034842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.26041507720947266, 1579882276.8044162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.9349635973989557e-05], 0, 2.621196746826172, 1579882310.9015398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.6416950779755346e-05], 0, 2.956101417541504, 1579882313.7263217], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.210382965184851e-05], 0, 2.7911994457244873, 1579882316.4118974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.227757322412559e-05], 0, 2.383875608444214, 1579882318.8042452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.072377001238143e-05], 0, 1.9161362648010254, 1579882320.7278464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001747695861314667], 0, 3.736788749694824, 1579882323.5473626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00020890312392494136], 0, 3.166533946990967, 1579882326.3764384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001709387040501754], 0, 3.69604754447937, 1579882329.212869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010684677718973274], 0, 3.035001754760742, 1579882332.0623991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002081111126484793], 0, 3.1599857807159424, 1579882334.8771822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.8674303422020207e-05], 0, 2.289797306060791, 1579882337.1897511], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9182359259405783e-05], 0, 2.6157495975494385, 1579882339.8054738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.6506303942263808e-05], 0, 2.079033613204956, 1579882341.907868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.949778850708978e-05], 0, 2.839833974838257, 1579882344.609314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.805866981132075e-05], 0, 1.3960366249084473, 1579882345.8457105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2963325496567433e-05], 0, 2.576239585876465, 1579882348.4123929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.694457055812178e-05], 0, 2.3754494190216064, 1579882350.7230377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.8362508252172385e-05], 0, 1.4848637580871582, 1579882351.957376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4762748924621057e-05], 0, 2.638587474822998, 1579882354.533548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.252117181492343e-05], 0, 2.942688465118408, 1579882357.3706896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.997207232854864e-05], 0, 1.7837088108062744, 1579882358.607597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.685094378331022e-05], 0, 2.9477789402008057, 1579882361.36031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.933764961810693e-05], 0, 2.561967134475708, 1579882363.936363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.978843080753303e-05], 0, 3.164351224899292, 1579882366.777247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.810065785861359e-05], 0, 3.152372121810913, 1579882369.586612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.8494608315288e-05], 0, 2.8579747676849365, 1579882372.3797646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.13615487545565e-05], 0, 2.2907633781433105, 1579882373.815566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.71734348292683e-05], 0, 2.93963623046875, 1579882376.608115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00020961913316582914], 0, 1.6391644477844238, 1579882377.8433406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.857969523693408e-05], 0, 2.4938488006591797, 1579882380.2931683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.207612388358485e-05], 0, 2.8990378379821777, 1579882383.1285913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.132303817763587e-05], 0, 2.303565502166748, 1579882385.308845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.138557227301387e-05], 0, 3.2418854236602783, 1579882388.060574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.3567967819210955e-05], 0, 2.9081900119781494, 1579882390.8550112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.643352086770043e-05], 0, 3.2488136291503906, 1579882393.695198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.079633788395904e-05], 0, 3.5056450366973877, 1579882397.4232628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0493585393395594e-05], 0, 1.9791736602783203, 1579882399.3240268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.8835641622770535e-05], 0, 2.8870842456817627, 1579882402.127365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.036938289306109e-05], 0, 2.6423141956329346, 1579882404.7589715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.819591351212627e-05], 0, 2.555785655975342, 1579882407.2821996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.41595155109489e-05], 0, 3.0587613582611084, 1579882410.1338034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.723526572075045e-05], 0, 3.0436339378356934, 1579882412.9234805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.8885969769630014e-05], 0, 3.424302816390991, 1579882415.763427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.482859690788861e-05], 0, 2.9136929512023926, 1579882418.4169862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[4.356036581874243e-05], 0, 3.059757947921753, 1579882421.207577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.38634746065463e-05], 0, 2.794309377670288, 1579882423.8399653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.6123576478134636e-05], 0, 2.589820384979248, 1579882426.3872435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.684188620898414e-05], 0, 2.475268602371216, 1579882428.8651671], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.807729519989814e-05], 0, 2.543107509613037, 1579882431.3890085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2126510730894925e-05], 0, 2.4723265171051025, 1579882433.9034123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.222753041188518e-05], 0, 2.98453688621521, 1579882436.7335296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.0436738903478906e-05], 0, 2.9085187911987305, 1579882439.4866803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.795532629287445e-05], 0, 2.456744909286499, 1579882441.9552493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.947325955942578e-05], 0, 3.2408699989318848, 1579882444.7968736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.97272054268582e-05], 0, 3.0692596435546875, 1579882447.6439822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8150232614063063e-05], 0, 2.541646718978882, 1579882450.157781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.6243178866152296e-05], 0, 2.79833984375, 1579882452.9187174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0505123933633811e-05], 0, 3.469132900238037, 1579882456.3511312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7236302747726822e-05], 0, 2.9149606227874756, 1579882459.2005851], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2443011821250256e-05], 0, 2.6211442947387695, 1579882461.7660012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8451894364384974e-05], 0, 2.561418056488037, 1579882464.3154378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7758283801404213e-05], 0, 2.6159684658050537, 1579882466.839443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.770365573140565e-05], 0, 2.841815233230591, 1579882469.6068347], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.494338816601766e-05], 0, 3.291414260864258, 1579882472.3935835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.314115692761564e-05], 0, 2.9033093452453613, 1579882475.1730464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.1149833105526558e-05], 0, 1.9146525859832764, 1579882477.0759776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010712690830926311], 0, 3.0653457641601562, 1579882479.8843265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.722340337934317e-05], 0, 2.3559887409210205, 1579882482.2182162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.730022247706422e-05], 0, 2.5055434703826904, 1579882484.7086728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.778505985987856e-05], 0, 2.710527181625366, 1579882487.3436007], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.0442209505188747e-05], 0, 1.4365220069885254, 1579882488.5814114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.36648325908558e-05], 0, 3.1943957805633545, 1579882491.3981733], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.289578954476842e-05], 0, 3.037726402282715, 1579882494.190305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.167885709200222e-05], 0, 2.906221866607666, 1579882496.942996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3169189294351086e-05], 0, 2.6537249088287354, 1579882499.5895581], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7215727389217954e-05], 0, 2.3936126232147217, 1579882501.9477043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.4002556968154447e-05], 0, 2.021543502807617, 1579882504.000322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.109807111572153e-05], 0, 2.6102545261383057, 1579882506.5976858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.4445927877479425e-05], 0, 3.044496536254883, 1579882509.4435875], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.2862476293069803e-05], 0, 2.5854592323303223, 1579882512.0398962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.779654924724073e-05], 0, 2.5438811779022217, 1579882514.5344923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.149804295560186e-05], 0, 2.90385365486145, 1579882517.3667498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [512, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.224331955672145e-05], 0, 2.920959949493408, 1579882520.1480205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.621228168175214e-06], 0, 2.003732204437256, 1579882533.0393772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.0197011294414054e-05], 0, 2.1112680435180664, 1579882535.1769922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.191982078853046e-05], 0, 3.075021743774414, 1579882537.95629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.764438046679266e-06], 0, 1.9854683876037598, 1579882539.985628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.2571776359499885e-05], 0, 2.841829299926758, 1579882542.831696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.637469990051951e-05], 0, 3.000720977783203, 1579882545.5400598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010708904104703586], 0, 7.870067834854126, 1579882548.3479383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.840662516480882e-05], 0, 2.8435378074645996, 1579882551.1886473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.531861767594107e-05], 0, 5.942474842071533, 1579882554.0266528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5752636228270653e-05], 0, 3.590327262878418, 1579882556.868489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.1337889543435626e-05], 0, 2.7456490993499756, 1579882559.639256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.105424811763035e-05], 0, 1.2339611053466797, 1579882560.8665278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882531.0359414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 393, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579882531.047228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.537313146506228e-05], 0, 5.226018190383911, 1579882563.7472115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.01567830621657e-06], 0, 3.5395748615264893, 1579882567.164819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.6548279595478885e-05], 0, 2.863666534423828, 1579882570.006042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.495149412328051e-05], 0, 2.8008832931518555, 1579882572.8334112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.024428265950302e-05], 0, 2.8130855560302734, 1579882575.4926438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.00012245510766997338], 0, 8.112837314605713, 1579882576.7368824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.164015400812018e-06], 0, 3.335326910018921, 1579882580.072869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5457940098975874e-05], 0, 2.9005656242370605, 1579882582.9103906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.285214022188669e-05], 0, 1.2209875583648682, 1579882584.1429493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.976139860640908e-06], 0, 1.8078441619873047, 1579882585.9919734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.2143385410308838, 1579882531.0478039], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.290365490816709e-05], 0, 2.7740843296051025, 1579882588.7963085], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.385257142857143e-05], 0, 1.1934897899627686, 1579882590.0230997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.9316109743488745e-05], 0, 1.242823600769043, 1579882591.2516766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.34988094038623e-06], 0, 3.202199697494507, 1579882594.4976385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579882531.1884503], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.349874837255883e-05], 0, 3.620640993118286, 1579882595.7449288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.010942371438586e-05], 0, 1.2012202739715576, 1579882596.9757705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.9558228992629e-06], 0, 1.8941059112548828, 1579882598.832247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.270129216999437e-05], 0, 1.9853382110595703, 1579882600.0653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.7550774458071874e-05], 0, 2.851922035217285, 1579882602.9032621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.95611715162604e-05], 0, 1.7700810432434082, 1579882604.1375573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.200984714932127e-05], 0, 3.2438693046569824, 1579882606.943167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.64614008118282e-05], 0, 2.8589797019958496, 1579882609.7717335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.702703711185803e-05], 0, 4.544997930526733, 1579882612.5140471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.7089667485831785e-05], 0, 2.8585731983184814, 1579882615.3629186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.5627313084943594e-05], 0, 1.4065296649932861, 1579882616.5910766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.2791143465304386e-05], 0, 2.848057746887207, 1579882619.4344885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5513438189894014e-05], 0, 2.8287041187286377, 1579882622.275215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.984923365297493e-05], 0, 3.060770034790039, 1579882625.07306], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.6708664229024945e-05], 0, 1.2212209701538086, 1579882626.2993073], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.1928572581007594e-05], 0, 2.773115396499634, 1579882629.1010444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5840455462707794e-05], 0, 2.8051908016204834, 1579882631.935634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.4061832782824112e-05], 0, 2.777221918106079, 1579882634.7502398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.146892521239096e-06], 0, 1.8699922561645508, 1579882646.9271116], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.733900446684229e-05], 0, 1.222172498703003, 1579882648.1564887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.292519111728534e-05], 0, 2.824247360229492, 1579882650.9903667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.38746523715415e-05], 0, 3.049499034881592, 1579882653.8382359], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.736075399725902e-05], 0, 1.3320152759552002, 1579882655.070836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.339510262053088e-05], 0, 2.975466012954712, 1579882657.8556006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.069967239715895e-05], 0, 2.1288509368896484, 1579882659.9683924], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882644.9393196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.8282007409348644e-05], 0, 2.7877237796783447, 1579882662.8140008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.545058903350872e-05], 0, 1.18491792678833, 1579882664.043449], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882644.953465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.6889624006658072e-05], 0, 1.2598545551300049, 1579882665.2923934], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.0955497400429285e-05], 0, 1.3492686748504639, 1579882666.5874288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 389, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.2607604148311855e-05], 0, 3.130664348602295, 1579882669.268043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011177188347670652], 0, 2.086760997772217, 1579882670.5012171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882644.9876795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010985680780583797], 0, 6.321886777877808, 1579882671.758115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.821731880501016e-05], 0, 4.407945156097412, 1579882674.6009994], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.029223957614499e-05], 0, 2.0192511081695557, 1579882676.6615493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.71286192645968e-05], 0, 2.8096542358398438, 1579882679.506639], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.8063299109403394e-05], 0, 2.8447563648223877, 1579882682.3450541], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.037060221431396e-05], 0, 2.895237922668457, 1579882685.1805737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.195335698258573e-05], 0, 2.88268780708313, 1579882688.0105252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.987916591540831e-05], 0, 2.9147191047668457, 1579882690.8192606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.829779085252999e-06], 0, 1.7054142951965332, 1579882692.570783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.9115995098934554e-05], 0, 2.8472981452941895, 1579882695.4094207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.3077677105907024e-05], 0, 2.586575508117676, 1579882697.951892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0593032146957518e-05], 0, 2.8662919998168945, 1579882700.7841103], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.770585255625287e-05], 0, 2.76043963432312, 1579882703.4530966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.938474559154577e-05], 0, 2.793463945388794, 1579882706.2404633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.45012242343542e-05], 0, 5.20244026184082, 1579882709.036597], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.68193008355568e-05], 0, 2.930974006652832, 1579882711.8796427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.8190149221820465e-05], 0, 2.2910642623901367, 1579882713.643693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0761991643562302e-05], 0, 2.799172878265381, 1579882716.4511495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 396, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579882645.1710234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.3681836715181126e-05], 0, 4.3942790031433105, 1579882717.716198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.356217234059282e-05], 0, 2.9632256031036377, 1579882720.5594995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 395, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579882645.2070227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.8809426989275947e-05], 0, 2.749741792678833, 1579882723.3224077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.57373833848691e-05], 0, 6.0216474533081055, 1579882726.139659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882645.2389975], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.4870146035218536e-05], 0, 2.847026824951172, 1579882728.9978826], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.758499827576297e-05], 0, 1.2104244232177734, 1579882730.228218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.772470056564101e-05], 0, 2.876762866973877, 1579882733.0619893], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.57899208095238e-05], 0, 2.961009979248047, 1579882735.8714054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.042312621959152e-05], 0, 2.7331063747406006, 1579882738.6162162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.364797144387318e-05], 0, 2.267820358276367, 1579882740.9038835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.687630883271798e-05], 0, 1.3238914012908936, 1579882742.132566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.087444152143148e-05], 0, 2.762407064437866, 1579882755.0166523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.278433285701116e-05], 0, 3.187380313873291, 1579882757.8026752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.321927912812642e-05], 0, 2.877936363220215, 1579882760.6235423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.67412061341061e-05], 0, 2.7823476791381836, 1579882763.4340844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00012244594929446427], 0, 7.854997873306274, 1579882766.225035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5741297231917614e-05], 0, 2.90898060798645, 1579882769.0649917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.6210891962421714e-05], 0, 2.87627911567688, 1579882771.9050837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882752.3170748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.0020200085373902e-05], 0, 3.242117404937744, 1579882774.6596982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.44423003931296e-06], 0, 3.4519646167755127, 1579882778.116368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010383706390149061], 0, 3.6828219890594482, 1579882780.9402936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.803146935308507e-05], 0, 1.332146167755127, 1579882782.17242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.551280334512484e-05], 0, 2.9038596153259277, 1579882785.0150526], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.677012971490843e-05], 0, 3.0696873664855957, 1579882787.861031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.408404975817863e-05], 0, 2.8432435989379883, 1579882790.6977792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.1960511745121225e-05], 0, 2.8389182090759277, 1579882793.2468178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.81555254815313e-05], 0, 1.278465986251831, 1579882794.4764345], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.612082234508659e-05], 0, 2.9081871509552, 1579882797.3134625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.940971130108605e-05], 0, 2.9979257583618164, 1579882800.123044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.401281511382305e-05], 0, 3.179673433303833, 1579882802.906618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.3316189239370374e-05], 0, 2.829469680786133, 1579882805.746063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.850792039575635e-05], 0, 2.803206205368042, 1579882808.5874908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.761311497157296e-05], 0, 1.2284424304962158, 1579882809.8172984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.110956952103356e-05], 0, 9.571106910705566, 1579882812.5593312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.4946549099462074e-05], 0, 2.8304443359375, 1579882815.3833482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.7361668034441e-05], 0, 1.5396113395690918, 1579882816.6163483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.072901038766537e-05], 0, 2.7838993072509766, 1579882819.433828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.4821947086171475e-05], 0, 2.8293426036834717, 1579882822.269512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 388, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.2655952448259956e-05], 0, 3.153996467590332, 1579882824.968357], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.0001094200758940759], 0, 6.081990480422974, 1579882827.7945795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.73101714977089e-05], 0, 2.7688183784484863, 1579882830.5976334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.686068143092708e-05], 0, 3.1257646083831787, 1579882833.432023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.21425938606262207, 1579882752.3184915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.94389055751865e-05], 0, 4.2269628047943115, 1579882834.6875722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.6206528002244666e-05], 0, 1.546370506286621, 1579882835.920448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.625443800699426e-05], 0, 1.1995160579681396, 1579882837.1513765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.408223262068038e-05], 0, 2.8760392665863037, 1579882839.9818373], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.231002930261768e-05], 0, 2.830880880355835, 1579882842.7447276], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.603128975412467e-05], 0, 2.1094913482666016, 1579882844.8418853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.169166042400896e-05], 0, 2.779744863510132, 1579882847.6413987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.0848198421851294e-05], 0, 1.258486270904541, 1579882848.8687756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.002472722207778e-05], 0, 2.860747814178467, 1579882851.70945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.232449372300488e-05], 0, 3.0150105953216553, 1579882854.441333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.268370516020965e-05], 0, 2.286611795425415, 1579882856.6309114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3805551583954053e-05], 0, 2.6859538555145264, 1579882859.3497443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.551777474968005e-05], 0, 2.080085277557373, 1579882860.5874906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.808433732701774e-05], 0, 3.284728765487671, 1579882863.333481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 387, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.755599534722877e-05], 0, 9.355047464370728, 1579882866.0193381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.063414075670437e-05], 0, 2.8146860599517822, 1579882874.1131947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.710901531072834e-05], 0, 2.7453184127807617, 1579882876.9024959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.747713406746262e-05], 0, 2.8170948028564453, 1579882879.7460093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.966407530061107e-05], 0, 3.6391093730926514, 1579882880.9860492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011350739124171708], 0, 7.850266218185425, 1579882883.7704248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.637455041378146e-05], 0, 1.2719478607177734, 1579882885.0004663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.7104676447083e-05], 0, 1.2339293956756592, 1579882886.2275443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.686049625739217e-05], 0, 4.4784462451934814, 1579882889.0759203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.6622962454627954e-05], 0, 2.811314821243286, 1579882891.9147182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.136133309831571e-05], 0, 2.909074068069458, 1579882894.7354825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.22227334395354e-05], 0, 2.7751402854919434, 1579882897.5481598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.912034260923943e-05], 0, 1.1835484504699707, 1579882898.7745728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.692451895504151e-06], 0, 2.026681423187256, 1579882900.6997964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.496579767670514e-06], 0, 3.3013651371002197, 1579882904.009619], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.040645201549998e-05], 0, 1.1934020519256592, 1579882905.2403433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.1205437639479144e-05], 0, 2.8926033973693848, 1579882908.069226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.588712293905556e-05], 0, 4.445787668228149, 1579882910.8862574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.6802647205448674e-05], 0, 2.92997407913208, 1579882913.7326708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.1611626148223877, 1579882871.374301], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.376631107436253e-05], 0, 2.3290982246398926, 1579882916.0659342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.409270465185155e-06], 0, 3.477928400039673, 1579882919.4363108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5189265894437766e-05], 0, 2.8215372562408447, 1579882922.2670624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.020829770072479e-05], 0, 2.2672863006591797, 1579882924.3750534], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.6859259652816065e-05], 0, 2.8170788288116455, 1579882927.205847], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010749500514870266], 0, 3.647172212600708, 1579882930.006697], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7203857701329164e-05], 0, 2.8014113903045654, 1579882932.591065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9059712394682645e-05], 0, 1.2414698600769043, 1579882933.836864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8399286688594375e-05], 0, 1.1878395080566406, 1579882935.063288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.687250151727357e-05], 0, 2.82867693901062, 1579882937.890817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5998122739529034e-05], 0, 1.2036914825439453, 1579882939.1192422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.881386932363836e-05], 0, 1.431656837463379, 1579882940.3545601], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.42782319672306e-05], 0, 3.1077377796173096, 1579882943.182106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.0241974794652924e-05], 0, 2.895519733428955, 1579882945.838423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.1728229522705078, 1579882871.375114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0926333794905293e-05], 0, 2.878618001937866, 1579882948.6784308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4572133620286332e-05], 0, 2.7423691749572754, 1579882951.4561932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.286253345252849e-05], 0, 2.950979232788086, 1579882954.2993248], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.968999529071378e-05], 0, 2.9296762943267822, 1579882957.1382916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.772528111803021e-05], 0, 2.863112688064575, 1579882959.9773874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.443848239307269e-05], 0, 5.233337879180908, 1579882962.802434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8692133590259934e-05], 0, 2.8337738513946533, 1579882965.6410756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[9.141642766159267e-06], 0, 1.9616343975067139, 1579882967.5093725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.661845699977237e-05], 0, 3.01289439201355, 1579882970.3426044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.098436143070332e-06], 0, 3.4703383445739746, 1579882973.7218919], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.3472619968220335e-05], 0, 2.844592571258545, 1579882976.5652714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 399, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.7236839776059718e-05], 0, 3.824510335922241, 1579882979.2779374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.739722005246283e-05], 0, 4.539621114730835, 1579882982.129949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.338267483842573e-06], 0, 2.081221103668213, 1579882984.214673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3907374226905653e-05], 0, 2.5226259231567383, 1579882996.9483113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.101705318090352e-06], 0, 3.38193416595459, 1579883000.3005028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.6773950797778875e-05], 0, 2.8435471057891846, 1579883003.1410472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.526115810665908e-05], 0, 2.823270559310913, 1579883005.9793317], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.7512599864372904e-05], 0, 2.799848794937134, 1579883008.8145413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.9203272533755014e-05], 0, 2.9317989349365234, 1579883011.6598115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.861699855356078e-05], 0, 3.114048480987549, 1579883014.5062425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.102773790337835e-05], 0, 2.842285394668579, 1579883017.3453262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010656015648117295], 0, 7.847449064254761, 1579883020.1630254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.495091591254305e-06], 0, 3.4294676780700684, 1579883023.57761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.362787511867267e-06], 0, 2.2912323474884033, 1579883025.6099868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.968687043238543e-05], 0, 2.7913036346435547, 1579883028.4354327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.970210626003803e-05], 0, 2.8189494609832764, 1579883031.2657287], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.017560655798858e-05], 0, 9.696111917495728, 1579883034.1121645], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.6331731615336266e-05], 0, 2.937588691711426, 1579883036.9493291], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.860397230246389e-05], 0, 3.1424460411071777, 1579883039.7973077], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.144236138108434e-05], 0, 2.8121023178100586, 1579883042.6417127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.864233984162486e-05], 0, 2.904517889022827, 1579883045.4756596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.331633921451356e-05], 0, 1.2226853370666504, 1579883046.704594], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.752548703435568e-05], 0, 2.790611505508423, 1579883049.4259198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.019041732492785e-05], 0, 3.054521083831787, 1579883052.224063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.95387962510898e-05], 0, 2.8846988677978516, 1579883055.0359232], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.927913669405814e-05], 0, 1.437241792678833, 1579883056.2706335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 391, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579882994.5237155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.594022672924349e-05], 0, 1.5053505897521973, 1579883057.524367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.073817701730303e-06], 0, 3.299633502960205, 1579883060.8643064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.742072376592498e-05], 0, 2.8078014850616455, 1579883063.7122667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579882994.5449886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.960386527835207e-05], 0, 2.8135077953338623, 1579883066.525835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.595322668415014e-05], 0, 2.0235116481781006, 1579883067.7794864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.820815614217117e-05], 0, 2.770561695098877, 1579883070.5679016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.6035257108104e-05], 0, 1.4021539688110352, 1579883071.7992163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.6669368596053004e-05], 0, 2.89396333694458, 1579883074.6347163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.186813106729042e-05], 0, 2.824666976928711, 1579883077.4753916], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.0432236112166575e-05], 0, 3.031303644180298, 1579883080.2819831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[7.626137536457321e-05], 0, 3.696436643600464, 1579883083.0552568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.436644678437212e-05], 0, 2.868824005126953, 1579883085.769481], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010021672391115523], 0, 7.937459707260132, 1579883088.6175556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5892051773089125e-05], 0, 2.005185842514038, 1579883089.856379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.6367828322126526e-05], 0, 3.589346170425415, 1579883092.7035506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.3614980615796516e-05], 0, 1.228208303451538, 1579883093.9314303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.616141671811076e-06], 0, 3.299238681793213, 1579883097.2542224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.688360815852457e-05], 0, 2.8498306274414062, 1579883100.0976782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.70026486898454e-05], 0, 2.7289066314697266, 1579883102.8684218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5332402903012975e-05], 0, 2.7960715293884277, 1579883105.6932824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8095082445759366e-05], 0, 2.7788245677948, 1579883108.4883993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.967009879785463e-05], 0, 2.9262442588806152, 1579883111.324834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.4574168427166926e-05], 0, 2.936466932296753, 1579883114.1503496], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.669003723832528e-05], 0, 2.777712345123291, 1579883127.382611], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.206534101361505e-05], 0, 3.3048558235168457, 1579883130.1730168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2100637372827706e-05], 0, 2.6507108211517334, 1579883132.6011014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5067568745234847e-05], 0, 2.0773355960845947, 1579883133.9208255], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.269317765879776e-05], 0, 2.9200985431671143, 1579883136.7552164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010864675598053329], 0, 3.6636624336242676, 1579883139.5537634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.695878441429517e-05], 0, 4.6235082149505615, 1579883142.4072025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.874103303393815e-05], 0, 2.9215965270996094, 1579883145.2507505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.761869154618617e-05], 0, 2.8166940212249756, 1579883148.0963082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.620633821932682e-05], 0, 5.22847580909729, 1579883150.9034765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.398104350409575e-05], 0, 2.828542709350586, 1579883153.7217662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.0131173789031226e-05], 0, 1.196899652481079, 1579883154.9530864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.373964983995989e-06], 0, 2.0209603309631348, 1579883156.9425795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6908576651010777e-05], 0, 3.7791247367858887, 1579883159.5663788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.390158845577212e-05], 0, 5.993106365203857, 1579883162.3523846], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.838355309247822e-05], 0, 3.7027153968811035, 1579883165.2004762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.1842594494474005e-05], 0, 3.760514259338379, 1579883167.9501991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.616593261756196e-05], 0, 4.552252292633057, 1579883170.792652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.7635678551034974e-05], 0, 2.798811912536621, 1579883173.6317406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.719347207060325e-05], 0, 2.848008394241333, 1579883176.4704854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.940311324480427e-05], 0, 1.3745059967041016, 1579883177.6999075], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.791280064128854e-05], 0, 9.803159713745117, 1579883180.449329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.072123859406776e-05], 0, 7.955116510391235, 1579883183.243565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.949826448629642e-05], 0, 1.326594352722168, 1579883184.4979346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5655895438519174e-05], 0, 2.83134388923645, 1579883187.3433225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.19250798225402832, 1579883121.6228395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7466849901416848e-05], 0, 2.706576347351074, 1579883190.057465], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.517845576806482e-05], 0, 1.7967638969421387, 1579883191.2933614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.748286457185512e-05], 0, 2.821913003921509, 1579883194.1400745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.499764001808416e-06], 0, 2.1542809009552, 1579883196.1671546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[0.00011220848492708917], 0, 6.016002178192139, 1579883198.9890747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.9676136365413437e-05], 0, 2.740882635116577, 1579883201.6573799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5417062597602554e-05], 0, 2.865434169769287, 1579883204.4912367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.608877381696894e-05], 0, 3.122337818145752, 1579883207.3354542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0343760834290507e-05], 0, 2.1878139972686768, 1579883209.4113348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.5011278367432445e-05], 0, 1.2375805377960205, 1579883210.6405811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8632449033153337e-05], 0, 2.9169859886169434, 1579883213.4755807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.015676940817617e-05], 0, 3.0960047245025635, 1579883216.3198419], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.563810599179931e-05], 0, 2.8244991302490234, 1579883219.1619568], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.22170142643728e-05], 0, 1.3807833194732666, 1579883220.474686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.627002109747031e-06], 0, 2.190011739730835, 1579883222.550065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.315734706917307e-05], 0, 3.2033419609069824, 1579883225.3378143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.220646230421023e-05], 0, 3.159423589706421, 1579883228.173482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 394, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579883124.687262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[9.962026349964391e-06], 0, 2.2255144119262695, 1579883230.3421106], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.4438464325030956e-05], 0, 3.0036489963531494, 1579883233.1365237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.555576107323023e-05], 0, 1.7865562438964844, 1579883234.369341], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00010908209688888889], 0, 7.874641418457031, 1579883237.1818197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.283639331874303e-05], 0, 2.7952983379364014, 1579883247.2418017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.957741261270187e-05], 0, 1.1857647895812988, 1579883248.4711857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.502451745832023e-05], 0, 1.2124121189117432, 1579883249.7001305], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.655799686451801e-05], 0, 1.194990634918213, 1579883250.928663], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[0.00011707485414480588], 0, 3.603684425354004, 1579883253.687901], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.924279899941142e-05], 0, 2.9406633377075195, 1579883256.523566], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.043639681042092e-05], 0, 1.2141869068145752, 1579883257.750647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.682024859255988e-05], 0, 5.164670467376709, 1579883260.526677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.708607029855085e-05], 0, 4.477572917938232, 1579883263.3748927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[8.598993320683111e-05], 0, 9.63320279121399, 1579883266.1766603], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.921911611513609e-05], 0, 1.2943761348724365, 1579883267.4075308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.734803647085767e-05], 0, 1.2783782482147217, 1579883268.6357765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5262479741798014e-05], 0, 3.137267589569092, 1579883271.4750926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.3994743528762234e-05], 0, 2.8118703365325928, 1579883274.2951796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.679155835094525e-05], 0, 3.3563637733459473, 1579883277.14226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.4490726699069728e-05], 0, 2.783935785293579, 1579883279.8931997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.866919171066359e-05], 0, 2.684647798538208, 1579883282.6197414], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.284376844404524e-05], 0, 2.8294224739074707, 1579883285.4487002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.2093813054375454e-05], 0, 2.4985673427581787, 1579883287.8774939], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1000000000.0], 2, 0.25802087783813477, 1579883244.3437018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.569447641843972e-05], 0, 2.995229721069336, 1579883290.670432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7027457135210183e-05], 0, 2.797468900680542, 1579883293.499], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.013575449101796e-05], 0, 3.106156587600708, 1579883296.347607], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.954927642461492e-05], 0, 5.663541078567505, 1579883299.1251059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.5013931038405533e-05], 0, 2.3622043132781982, 1579883301.4905677], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.518205481665903e-05], 0, 2.810636281967163, 1579883304.3254123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.227447032507242e-05], 0, 1.1985588073730469, 1579883305.556721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8559801483952604e-05], 0, 2.8658316135406494, 1579883308.3914473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.2641000747680664, 1579883244.3441641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8744322019114782e-05], 0, 1.2334110736846924, 1579883309.6484563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.451660055399406e-05], 0, 2.837900161743164, 1579883312.4387329], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.834338328098575e-05], 0, 1.2635889053344727, 1579883313.6665154], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.0253089645822742e-05], 0, 1.9516973495483398, 1579883315.5593169], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.702431746936449e-05], 0, 1.265960454940796, 1579883316.7876544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.215263937352104e-05], 0, 2.8170576095581055, 1579883319.6096897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.201461689670887e-06], 0, 3.3263566493988037, 1579883322.9361265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.635744913779948e-05], 0, 2.84722900390625, 1579883325.7642517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1.0176640178938239e-05], 0, 2.1292777061462402, 1579883327.7922947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[4.5675612208667156e-05], 0, 1.3205828666687012, 1579883329.021384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.1977253572352917e-05], 0, 2.812392473220825, 1579883331.8557906], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.807197803873912e-05], 0, 2.724924087524414, 1579883334.4378695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.32457480474958e-05], 0, 2.139129638671875, 1579883336.5567925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.557571509706733e-05], 0, 2.915555000305176, 1579883339.395715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.4804682891516425e-05], 0, 2.935041666030884, 1579883342.1995673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 385, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[0.0001056126056711276], 0, 9.512263298034668, 1579883345.0126338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.01196000420271e-06], 0, 1.765946388244629, 1579883346.8156428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.862020342685508e-05], 0, 1.300001859664917, 1579883348.0517554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.789242316800867e-05], 0, 1.345329999923706, 1579883349.285928], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.6721940032523597e-05], 0, 2.815168857574463, 1579883362.559538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 386, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.332509451761382e-05], 0, 9.575884103775024, 1579883365.3967023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.3652749121574134e-05], 0, 2.842805862426758, 1579883368.2351136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6989260481499213e-05], 0, 2.740647077560425, 1579883371.0158174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.3722156796473185e-05], 0, 2.8160605430603027, 1579883373.8422208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.434342622756958, 1579883356.3137712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 1.0053985118865967, 1579883356.313833], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.4800050292781696e-05], 0, 1.3771960735321045, 1579883375.1141381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.37775600622351e-05], 0, 1.1968772411346436, 1579883376.34471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579883359.488757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.554124661395668e-05], 0, 3.1073269844055176, 1579883379.2106528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.83839269470424e-06], 0, 3.4902188777923584, 1579883382.6492074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.023160058161351e-05], 0, 2.8216283321380615, 1579883385.4816725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.375987154590496e-05], 0, 2.8124852180480957, 1579883388.326044], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.688734733431852e-05], 0, 1.2226579189300537, 1579883389.554923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.91949381666257e-05], 0, 1.313016653060913, 1579883390.7830684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.928062638751728e-05], 0, 2.7686665058135986, 1579883393.4562178], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3919443341295908e-05], 0, 2.7815396785736084, 1579883396.275215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579883359.5545738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.178323110124552e-05], 0, 1.5225582122802734, 1579883397.5294673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.031982177322074e-05], 0, 1.4878919124603271, 1579883398.763491], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.09606083182108e-05], 0, 1.7628943920135498, 1579883400.0305374], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 398, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579883359.5756528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.826090592158021e-05], 0, 3.632349967956543, 1579883402.89834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 390, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579883359.6152768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[7.635087225837551e-05], 0, 2.961942434310913, 1579883405.7148385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.7821928616842954e-05], 0, 1.193948745727539, 1579883406.9433854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.5281827122226135e-05], 0, 1.7667005062103271, 1579883408.1767647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.3932254028838e-05], 0, 6.055071830749512, 1579883410.970589], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.560774306517961e-05], 0, 3.182237386703491, 1579883413.8206136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.872218973557692e-05], 0, 2.9763760566711426, 1579883416.6535525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7004863759489017e-05], 0, 2.794964075088501, 1579883419.482668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.958715889482335e-05], 0, 2.9742343425750732, 1579883422.225799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 397, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579883359.7098489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[3.4905486308327394e-05], 0, 2.8272268772125244, 1579883425.0831397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.339620616291394e-05], 0, 2.716275453567505, 1579883427.826278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[6.196214735025606e-05], 0, 3.172253370285034, 1579883429.1717944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.968010658338292e-05], 0, 3.7690327167510986, 1579883430.4045644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.670680690308323e-05], 0, 2.94701886177063, 1579883433.2465432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 2, 0.22436738014221191, 1579883359.7101843], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[2.0716579026496363e-05], 0, 2.8687431812286377, 1579883436.0958407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579883359.834115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.3976186005051254e-05], 0, 2.9027278423309326, 1579883438.934988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[1000000000.0], 6, 10, 1579883359.8595707], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.670060967458223e-05], 0, 2.9072952270507812, 1579883441.7919877], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.583860771328399e-05], 0, 1.7429883480072021, 1579883443.0265825], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[5.7253385558824575e-05], 0, 2.873441696166992, 1579883445.868613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[6.621209130043994e-05], 0, 8.430114507675171, 1579883448.3642278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0451090655852644e-05], 0, 2.8184688091278076, 1579883451.7765882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.831133926259115e-05], 0, 1.2979366779327393, 1579883453.0146308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0796292905084723e-05], 0, 3.48337459564209, 1579883456.4488323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.211504953651e-05], 0, 2.1462559700012207, 1579883458.4869518], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.6574743027174304e-05], 0, 2.8468596935272217, 1579883461.2689512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[3.350667821683214e-05], 0, 1.2270967960357666, 1579883462.4994545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.070963106138007e-06], 0, 3.0593907833099365, 1579883465.521505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.834032085900167e-05], 0, 1.6347856521606445, 1579883466.764766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2749692067549962e-05], 0, 1.985959768295288, 1579883468.6962802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[2.5184765872871156e-05], 0, 2.4615519046783447, 1579883471.193141], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.8303078380319624e-05], 0, 2.796380043029785, 1579883474.0349402], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.836118058311154e-05], 0, 2.950291395187378, 1579883476.7289445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3159084047286131e-05], 0, 2.6856777667999268, 1579883479.467746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.1220433603101526e-05], 0, 2.0863037109375, 1579883481.5685818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1506779846860051e-05], 0, 2.269897222518921, 1579883483.7328632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]]]}], "r": [[5.5323179978998954e-05], 0, 2.971520185470581, 1579883486.521398], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.4939444323870195e-05], 0, 2.7679011821746826, 1579883491.0120482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.63129696012398e-05], 0, 2.9869816303253174, 1579883493.8554873], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.570734835689586e-05], 0, 2.7282493114471436, 1579883496.5365152], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.179063088368947e-05], 0, 2.6951985359191895, 1579883499.1989486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.757058607076648e-05], 0, 2.381943702697754, 1579883501.5600224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 379, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001582519548864758], 0, 3.533961057662964, 1579883504.3878636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.4878900911558e-05], 0, 2.869955539703369, 1579883507.1674035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.856365851292777e-05], 0, 2.8754866123199463, 1579883509.987737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 292, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3351951835303677e-05], 0, 2.774820327758789, 1579883512.7394495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.124411412055477e-05], 0, 2.690333843231201, 1579883515.444688], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.683335667653669e-05], 0, 2.7167797088623047, 1579883518.1132045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.9560470163628226e-05], 0, 2.6589608192443848, 1579883520.7955115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.8092761921458625e-05], 0, 2.871290683746338, 1579883523.6152563], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.140819246632398e-05], 0, 2.7021732330322266, 1579883526.3483782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.286740829289463e-05], 0, 2.8439974784851074, 1579883529.152562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.96129400039374e-05], 0, 3.0576376914978027, 1579883532.001837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.307653829473501e-05], 0, 2.685586929321289, 1579883534.6979058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014263930121125758], 0, 3.126826286315918, 1579883537.525812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 357, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011895996945937874], 0, 3.157879590988159, 1579883540.3392723], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.053944310911509e-05], 0, 2.824791193008423, 1579883543.1673026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.894907911975932e-05], 0, 2.8404834270477295, 1579883545.9922397], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0281119531615924e-05], 0, 2.8663265705108643, 1579883548.8246543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 332, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014707767506181885], 0, 3.389984369277954, 1579883551.6557527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.3531681384763614e-05], 0, 2.8611011505126953, 1579883554.4880946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5491114532710284e-05], 0, 2.7036783695220947, 1579883557.1721795], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 272, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.355755512449334e-05], 0, 3.108577251434326, 1579883560.019163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.94105298692574e-05], 0, 2.6820733547210693, 1579883562.7154348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 354, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001218860770224079], 0, 3.1041769981384277, 1579883565.544273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 328, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014297443231054912], 0, 3.3795242309570312, 1579883568.3941307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.718063214069948e-05], 0, 1.3182201385498047, 1579883569.6241887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001348393749663526], 0, 1.6491367816925049, 1579883570.858913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 378, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001559758298904083], 0, 3.510202169418335, 1579883573.6948884], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0624202228001395e-05], 0, 2.8238964080810547, 1579883576.4505868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.995128151120028e-05], 0, 3.089022397994995, 1579883579.2973042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.7625411870669745e-05], 0, 2.901339292526245, 1579883582.1552384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017320326904217065], 0, 3.2133381366729736, 1579883584.9631333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002646236580338266], 0, 1.6207880973815918, 1579883586.1997702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 291, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8732308901236587e-05], 0, 2.5508224964141846, 1579883588.6550791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 252, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.1862073105414335e-05], 0, 2.631197452545166, 1579883591.269386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 280, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012699192458100558], 0, 1.6654281616210938, 1579883592.5058556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 365, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002615265163219134], 0, 3.330991268157959, 1579883595.3610148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 256, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6719788236920314e-05], 0, 2.838545560836792, 1579883598.1662962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4515373374595425e-05], 0, 2.7504055500030518, 1579883600.93251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.701511957982168e-05], 0, 2.933401584625244, 1579883603.7316425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 344, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.977541065292096e-05], 0, 2.9792871475219727, 1579883606.5257072], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.570937088092424e-05], 0, 1.489290714263916, 1579883607.7644787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 279, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.147033911047346e-05], 0, 3.103825807571411, 1579883610.5750816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.217860407225102e-05], 0, 2.6656301021575928, 1579883613.206296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 263, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0468449854549415e-05], 0, 2.3653078079223633, 1579883616.9437544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.543385535533509e-05], 0, 2.9184446334838867, 1579883619.7960346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.790801974726518e-05], 0, 2.618539333343506, 1579883622.4152064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.169041256026059e-05], 0, 3.002854585647583, 1579883625.2377095], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 253, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.227719855224422e-05], 0, 2.91007137298584, 1579883628.0556426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00014164768158006513], 0, 1.428001880645752, 1579883629.2898903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.547016906878803e-05], 0, 2.911447048187256, 1579883632.135264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 287, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012623650620130388], 0, 3.1814236640930176, 1579883634.939421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1304121440448975e-05], 0, 2.8401756286621094, 1579883637.7384443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 353, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.680981230352303e-05], 0, 3.166826009750366, 1579883640.5653021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.991257501397428e-05], 0, 2.9838523864746094, 1579883643.4047792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.287425014899372e-05], 0, 2.529460906982422, 1579883645.9565926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0473863936670434e-05], 0, 2.8173789978027344, 1579883648.667708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.254833727581414e-05], 0, 2.5530049800872803, 1579883651.2103415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 265, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.689716874964972e-05], 0, 2.8285629749298096, 1579883653.9490492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1268415000395165e-05], 0, 2.863175392150879, 1579883656.710424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 359, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.781532611457261e-05], 0, 3.098013162612915, 1579883659.5616755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.339872935635793e-05], 0, 2.8903088569641113, 1579883662.3745923], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1767729685500285e-05], 0, 2.6979806423187256, 1579883665.0537913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.682869278033794e-05], 0, 2.914517879486084, 1579883667.8973625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2657389759592754e-05], 0, 2.335578680038452, 1579883670.2633452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.978558759611907e-05], 0, 2.2461047172546387, 1579883672.5279806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.581573669953408e-05], 0, 3.142601728439331, 1579883675.3255615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.790806404277369e-05], 0, 2.8444063663482666, 1579883678.1598845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.667968754880173e-05], 0, 3.023625373840332, 1579883680.9975533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001662905863771993], 0, 3.083052396774292, 1579883683.8490388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.8855062507193003e-05], 0, 2.349604368209839, 1579883686.1959274], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.196728630705394e-05], 0, 2.8182647228240967, 1579883688.958649], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.18061410069202e-05], 0, 2.6849918365478516, 1579883691.6196234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.16330000426785e-05], 0, 2.6476500034332275, 1579883694.2454774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 349, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.36236798825257e-05], 0, 2.995772361755371, 1579883697.0556474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.235725485868564e-05], 0, 2.664682149887085, 1579883699.7264569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.459788658885708e-05], 0, 2.7998430728912354, 1579883702.4994342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.441935915321599e-05], 0, 3.0210280418395996, 1579883705.3001432], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012004219233915953], 0, 3.0478529930114746, 1579883708.1447818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.751324963344644e-05], 0, 2.96401047706604, 1579883710.984759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.52840947351382e-05], 0, 3.1066064834594727, 1579883713.8265157], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.972497118081021e-05], 0, 3.1677823066711426, 1579883716.6755252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 372, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015844661147122372], 0, 3.774822950363159, 1579883719.5208967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 367, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00012275566283260486], 0, 3.221325397491455, 1579883722.342849], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.425180086891925e-05], 0, 2.679928779602051, 1579883725.0322244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 319, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010267917376578057], 0, 1.4476196765899658, 1579883726.2597592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.677619693678036e-05], 0, 2.9700326919555664, 1579883729.0770485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.886656055190268e-05], 0, 2.273118019104004, 1579883731.3772724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.999383266709306e-05], 0, 1.3912947177886963, 1579883732.6130998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001440181984172662], 0, 1.5131440162658691, 1579883733.8462117], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0218698034011742e-05], 0, 2.5073087215423584, 1579883736.3419771], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00012162320826747721], 0, 1.3873345851898193, 1579883737.5774672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 337, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.4374997142278523e-05], 0, 2.74108624458313, 1579883741.7978623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.405420611755722e-05], 0, 2.836812973022461, 1579883744.6293538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.90112037699833e-05], 0, 2.3421854972839355, 1579883746.9218755], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 281, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001295593669511249], 0, 1.7036638259887695, 1579883748.1600482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 330, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001446970778564206], 0, 1.7450587749481201, 1579883749.3959813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.445049339726138e-05], 0, 2.8521296977996826, 1579883752.194758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.816085625489003e-05], 0, 2.8238558769226074, 1579883754.9626489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 341, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.253809157152742e-05], 0, 2.6970560550689697, 1579883757.63031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.8839678113553113e-05], 0, 2.436943769454956, 1579883760.0560882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 262, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.426881760386819e-05], 0, 2.779592514038086, 1579883762.759206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 314, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011066833237488875], 0, 3.152160406112671, 1579883765.6046767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 351, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[5.2420681898296234e-05], 0, 2.9811155796051025, 1579883768.435712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001565423943908852], 0, 3.476175308227539, 1579883771.2702308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.9467149216769198e-05], 0, 2.648163318634033, 1579883773.9235673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 360, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001146222899496337], 0, 1.6316840648651123, 1579883775.1590004], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.564098013503909e-05], 0, 3.0192222595214844, 1579883777.926346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 342, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8577918754574632e-05], 0, 2.407388925552368, 1579883780.2979648], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 315, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016038887524930196], 0, 3.0864040851593018, 1579883783.131595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.8789761345541405e-05], 0, 2.7514121532440186, 1579883785.8810835], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.093004047186933e-05], 0, 1.3837130069732666, 1579883787.1143124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0413115034421494e-05], 0, 2.664102077484131, 1579883789.7806213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.9149397818871507e-05], 0, 2.716862678527832, 1579883792.5233262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 363, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002547163598675914], 0, 3.325730800628662, 1579883795.3737953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 374, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015855088738154612], 0, 3.7304599285125732, 1579883798.182102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.5966534541285436e-05], 0, 2.788541793823242, 1579883801.0014458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.2937176011109184e-05], 0, 2.7129952907562256, 1579883803.6876981], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.898910778910403e-05], 0, 1.8128244876861572, 1579883805.3347766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.200053909110036e-05], 0, 2.754289150238037, 1579883808.0285428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4461445601475214e-05], 0, 2.80521559715271, 1579883810.8298163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.627999988625247e-05], 0, 2.8127856254577637, 1579883813.6408477], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.0412255848937095e-05], 0, 2.7126309871673584, 1579883816.3506143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.128752236918692e-05], 0, 2.768768787384033, 1579883819.1005635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.184554393844874e-05], 0, 2.728323459625244, 1579883821.8044696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 383, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015711726875919566], 0, 3.4224743843078613, 1579883824.629624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.225784203198264e-05], 0, 2.7720160484313965, 1579883827.4051523], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8697594765614323e-05], 0, 2.5213000774383545, 1579883829.8440375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011911656522063764], 0, 3.198615789413452, 1579883832.662055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.972172130234038e-05], 0, 1.4778618812561035, 1579883833.8981936], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 300, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0281357740076305e-05], 0, 2.831935405731201, 1579883836.5422685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 339, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.28364086151123047, 1579883738.9234872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.032311385852794e-05], 0, 2.6839518547058105, 1579883839.2565343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014427897251566697], 0, 3.1003332138061523, 1579883842.0973148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.182350614296852e-05], 0, 2.739152669906616, 1579883844.8411138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.982825474051896e-05], 0, 2.9702961444854736, 1579883847.6649787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013206024369886787], 0, 3.219975709915161, 1579883850.4877572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 373, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002899714181785196], 0, 3.749890089035034, 1579883853.3099766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 299, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.089598942107617e-05], 0, 2.9201571941375732, 1579883856.112791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.915449249477951e-05], 0, 2.843229055404663, 1579883858.9179747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.169617116775241e-05], 0, 2.6933865547180176, 1579883862.9263725], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 326, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012116709205273981], 0, 1.7913291454315186, 1579883864.1633346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 336, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.361060557155294e-05], 0, 2.6931350231170654, 1579883866.835014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.490914787831727e-05], 0, 2.688347816467285, 1579883869.536787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.446015873323192e-05], 0, 3.007000684738159, 1579883872.3696227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 381, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015778660498501343], 0, 1.908783197402954, 1579883873.6062174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 343, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.268775130924907e-05], 0, 2.638267993927002, 1579883876.2241042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.015821178157175e-05], 0, 3.091233730316162, 1579883879.069405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 309, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.242989229680312e-05], 0, 3.058077335357666, 1579883881.8690717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 358, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[7.901460395303908e-05], 0, 3.155780076980591, 1579883884.6811712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.859346851021575e-05], 0, 2.8922009468078613, 1579883887.521062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 333, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029317018496267976], 0, 3.3925514221191406, 1579883890.3600323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00012355668112126375], 0, 3.056414842605591, 1579883893.1751332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5459485486608556e-05], 0, 2.7658371925354004, 1579883895.9625404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.445577225937773e-05], 0, 2.6730127334594727, 1579883898.6712976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 258, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.059900236013985e-05], 0, 2.983816385269165, 1579883901.5141227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 375, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00028796672193467785], 0, 3.7068002223968506, 1579883904.36135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2420035777234105e-05], 0, 2.8526997566223145, 1579883907.199427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.335741544101409e-05], 0, 2.668532133102417, 1579883909.87078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.335874272405144e-05], 0, 2.844003677368164, 1579883912.6746864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013334579050533455], 0, 3.2728495597839355, 1579883915.5185475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 306, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010407273636185883], 0, 2.9606845378875732, 1579883918.3317263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.975168426116238e-05], 0, 3.100738048553467, 1579883921.1438444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.867095670377056e-05], 0, 2.7172412872314453, 1579883923.8653736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011531011096605745], 0, 3.050199031829834, 1579883926.6732845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.406348884025261e-05], 0, 2.6197500228881836, 1579883929.3240535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 335, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015354373935029116], 0, 1.7402825355529785, 1579883930.5597045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 294, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.242837282557593e-05], 0, 2.8670051097869873, 1579883933.3529005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.100036535683035e-05], 0, 2.711998701095581, 1579883936.043634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0777347501695684e-05], 0, 2.9114620685577393, 1579883938.8815234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.561517310778283e-05], 0, 2.8612587451934814, 1579883941.693493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 371, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015794733758865248], 0, 2.186948299407959, 1579883942.9319632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011699055021356909], 0, 3.4568209648132324, 1579883945.982629], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011852887433439829], 0, 1.3968467712402344, 1579883947.2186973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.207536116595372e-05], 0, 2.70725679397583, 1579883949.9318242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.298807464906572e-05], 0, 1.3454852104187012, 1579883951.159752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002608279563382568], 0, 3.2355728149414062, 1579883953.9953406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.218509030749984e-05], 0, 2.949333429336548, 1579883956.7875147], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.522091766609555e-05], 0, 1.5086376667022705, 1579883958.0210767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 268, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.934215028614083e-05], 0, 2.8843929767608643, 1579883960.8327758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.12413422070388e-05], 0, 2.8894035816192627, 1579883963.6094701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6546018778699196e-05], 0, 2.8608763217926025, 1579883966.4285529], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 274, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010091214266658198], 0, 3.0858347415924072, 1579883969.2310145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 340, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.321566391551859e-05], 0, 2.8227803707122803, 1579883972.006542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.554405709225839e-05], 0, 2.8215909004211426, 1579883974.755933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.281021437979742e-05], 0, 2.9430418014526367, 1579883977.5777223], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.065021276501571e-05], 0, 3.0051798820495605, 1579883980.3942807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.495330748201761e-05], 0, 2.730928421020508, 1579883983.1457672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.616632792454517e-05], 0, 2.891127586364746, 1579883987.1940198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.020887550200804e-05], 0, 2.956362247467041, 1579883990.0137193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.46456995701285e-05], 0, 2.663233518600464, 1579883992.6956177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.395695866912917e-05], 0, 2.7718498706817627, 1579883995.4687428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 273, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00016127506475541298], 0, 3.1090736389160156, 1579883998.3081982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 308, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.691009891845911e-05], 0, 2.9441232681274414, 1579884001.1169713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.315368036253777e-05], 0, 2.7647640705108643, 1579884003.9080167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.386478099287647e-05], 0, 2.933244228363037, 1579884006.7145777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 311, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.298417688225346e-05], 0, 2.924746513366699, 1579884009.5238066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.14079675847601e-05], 0, 2.6736299991607666, 1579884012.2110016], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.331715949085193e-05], 0, 2.681208372116089, 1579884014.9097593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.4648838712732956e-05], 0, 2.588240146636963, 1579884017.507539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.363997152744316e-05], 0, 1.929145097732544, 1579884019.1929903], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.569661014307187e-05], 0, 1.2649757862091064, 1579884020.4229105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.4116654396057129, 1579883983.7842093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0001552253612403101], 0, 2.1827824115753174, 1579884021.6787617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.749627877937226e-05], 0, 2.7265512943267822, 1579884024.4160573], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 366, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011959602788255306], 0, 3.3108596801757812, 1579884027.2704294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 322, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012164962176204818], 0, 3.410282850265503, 1579884030.1199336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.198006409247551e-05], 0, 2.7301506996154785, 1579884032.851482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012727871602077507], 0, 3.2213828563690186, 1579884035.6635463], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.623948810890602e-05], 0, 3.189540386199951, 1579884038.450973], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.823716976604679e-05], 0, 2.4545137882232666, 1579884040.891693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 277, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014257684775240812], 0, 3.0919063091278076, 1579884043.7118065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0291562625443053e-05], 0, 2.568303108215332, 1579884046.2391787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.889441442182979e-05], 0, 2.8406949043273926, 1579884048.990735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 327, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002652381853128314], 0, 1.7918696403503418, 1579884050.227486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010792683333333334], 0, 3.0753347873687744, 1579884053.040742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0745538496302384e-05], 0, 2.6457152366638184, 1579884055.6881406], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.041083370066528e-05], 0, 2.7899084091186523, 1579884058.3283134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.639762489070242e-05], 0, 2.921609401702881, 1579884061.1396747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 257, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.6603023500458424e-05], 0, 2.7869210243225098, 1579884063.821351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.809438806244261e-05], 0, 2.4913690090179443, 1579884066.2834744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.015006697330639e-05], 0, 2.6654508113861084, 1579884068.9552064], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[6.819926200339558e-05], 0, 1.482006549835205, 1579884070.191547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.371960002820079e-05], 0, 2.7300591468811035, 1579884072.9263704], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.48877223183391e-05], 0, 2.99892520904541, 1579884075.7090836], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.1664316125022556e-05], 0, 2.8910398483276367, 1579884078.4907076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010586913481658059], 0, 3.0026588439941406, 1579884081.311096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.919421503791983e-05], 0, 2.9145348072052, 1579884084.1280031], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 350, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.372490412861186e-05], 0, 3.010638952255249, 1579884086.896867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 348, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.497486405706037e-05], 0, 1.4597103595733643, 1579884088.1291504], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 286, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[8.006309730159519e-05], 0, 3.2425835132598877, 1579884090.9759243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.7744834024154936e-05], 0, 2.9476170539855957, 1579884093.8183856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.628968757140281e-05], 0, 3.173520088195801, 1579884096.643473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00010380879616963064], 0, 2.8948376178741455, 1579884099.4556053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 355, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011880643505730237], 0, 3.148627281188965, 1579884102.3056436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3736824837042035e-05], 0, 2.706827402114868, 1579884104.9814186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 376, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002934371200729927], 0, 3.443554401397705, 1579884109.0189028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.981861631501142e-05], 0, 2.792738914489746, 1579884111.77572], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011981119288625416], 0, 2.9992222785949707, 1579884114.630053], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.004300462832308e-05], 0, 2.9330694675445557, 1579884117.4440436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.847791359108814e-05], 0, 2.6776535511016846, 1579884120.1525202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002632613206619695], 0, 3.212878942489624, 1579884122.98727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011128351941346551], 0, 3.058462619781494, 1579884125.836839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.527607449490589e-05], 0, 2.8939192295074463, 1579884128.6581278], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 361, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011946194686567164], 0, 1.687171220779419, 1579884129.894361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.57524719098513e-05], 0, 2.694275379180908, 1579884132.613148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.841409644845081e-05], 0, 2.937293767929077, 1579884135.4204202], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.123471959942775e-05], 0, 2.7810420989990234, 1579884138.2012017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.8409246853798746e-05], 0, 2.6072845458984375, 1579884140.837322], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3504380547062226e-05], 0, 2.4863901138305664, 1579884143.3613467], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 275, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[9.554455528618732e-05], 0, 3.126213312149048, 1579884146.2116559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 370, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015737580031186045], 0, 3.7916393280029297, 1579884149.0591235], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3842210673027185e-05], 0, 2.6861495971679688, 1579884151.755519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.11221813837629e-05], 0, 2.947730541229248, 1579884154.5685353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 324, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002592483373562135], 0, 2.162433385848999, 1579884156.1755426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 347, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.629693158464035e-05], 0, 3.015869617462158, 1579884158.9941838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 289, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.258093296340732e-05], 0, 2.792952299118042, 1579884161.6831996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 346, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[8.985367629362215e-05], 0, 2.9594476222991943, 1579884164.4537983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.541849353103976e-05], 0, 2.7694461345672607, 1579884167.2295964], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00014444726231128684], 0, 3.107597827911377, 1579884170.0677307], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.817430651723892e-05], 0, 2.80794620513916, 1579884172.8924866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.420916530734036e-05], 0, 3.07121205329895, 1579884175.7361133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.796980042133432e-05], 0, 2.2554824352264404, 1579884178.0055878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[9.606699218181819e-05], 0, 2.887936592102051, 1579884180.8044183], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011577083493531835], 0, 2.9291460514068604, 1579884183.6246257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0832548771696336e-05], 0, 2.675920248031616, 1579884186.2403173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 312, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010278345358636218], 0, 3.1491434574127197, 1579884189.0617342], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.21739341751023e-05], 0, 2.850083112716675, 1579884191.8330839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.727265374797538e-05], 0, 2.482102394104004, 1579884194.228794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.767871432326874e-05], 0, 2.742522954940796, 1579884196.8403244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.692416420102823e-05], 0, 1.3064827919006348, 1579884198.1271954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[1.7462515839753057e-05], 0, 2.47209095954895, 1579884200.5045333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[4.90569048957029e-05], 0, 2.9168498516082764, 1579884203.3337476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.062647869013669e-05], 0, 2.858700752258301, 1579884206.0849779], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.0002593491632784769], 0, 3.1820569038391113, 1579884208.9256728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 310, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.50365976280835e-05], 0, 1.3852519989013672, 1579884210.1566894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002281572343306034], 0, 3.1372013092041016, 1579884212.7538497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[2.9610498214569117e-05], 0, 2.687281370162964, 1579884215.448501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 364, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00026014279451170295], 0, 3.3099043369293213, 1579884218.293632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 293, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2592917866898435e-05], 0, 2.8070294857025146, 1579884221.0710907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.391194108798089e-05], 0, 2.725813865661621, 1579884223.780023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00026189772807160293], 0, 3.179954767227173, 1579884226.6187778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 345, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[9.752852030983167e-05], 0, 3.0032060146331787, 1579884229.4392595], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.464440522356108e-05], 0, 2.907498836517334, 1579884232.1729343], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.8531824811464505e-05], 0, 2.624983787536621, 1579884236.20633], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.685641596259535e-05], 0, 2.5288689136505127, 1579884238.3804247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.985046719319563e-05], 0, 2.9305026531219482, 1579884241.167475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.414960206406648e-05], 0, 2.6939001083374023, 1579884243.8676536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 320, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011561168179843615], 0, 3.41245436668396, 1579884246.6850162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.707020335120393e-05], 0, 2.6706650257110596, 1579884249.259448], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 313, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011515172185764765], 0, 3.0679948329925537, 1579884252.0715375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.2475399606929994e-05], 0, 2.6667702198028564, 1579884254.7593753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1960787972556924e-05], 0, 2.5169126987457275, 1579884257.2602296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[7.971929371911366e-05], 0, 1.343820571899414, 1579884258.4927864], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.586675877595824e-05], 0, 2.7949271202087402, 1579884261.3102643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 362, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.0002525828423522052], 0, 3.3103461265563965, 1579884264.1608837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 285, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001530592848732314], 0, 3.2702298164367676, 1579884267.0052977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.5712525044619055e-05], 0, 2.6892518997192383, 1579884269.7261512], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.0841585470431194e-05], 0, 2.685868978500366, 1579884272.4288404], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.902548166368516e-05], 0, 2.9706108570098877, 1579884275.2474148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.031964285852807e-05], 0, 2.9032633304595947, 1579884278.0039554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.597650080936371e-05], 0, 2.9040963649749756, 1579884280.807606], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9982680690654287e-05], 0, 2.445554733276367, 1579884283.226328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 380, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015849996172097438], 0, 1.9175386428833008, 1579884284.4637127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011935657139661472], 0, 2.962463140487671, 1579884287.2872133], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010427764033277441], 0, 3.0383176803588867, 1579884290.1374543], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00012114853622089055], 0, 3.445446729660034, 1579884292.9581938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 334, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014661587890341322], 0, 3.477910041809082, 1579884295.807453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 270, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.3181314468383789, 1579884233.2387753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.225918288224016e-05], 0, 2.548154354095459, 1579884298.3981822], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.165199930923325e-05], 0, 2.6959238052368164, 1579884301.0789309], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.114989152443714e-05], 0, 2.679957151412964, 1579884303.731388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.786908414929155e-05], 0, 1.4109199047088623, 1579884304.967661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.382809203808472e-05], 0, 2.8114309310913086, 1579884307.7201161], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.7348654341729452e-05], 0, 2.4280951023101807, 1579884310.1166596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.067363273687298e-05], 0, 1.3876776695251465, 1579884311.3866494], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 329, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00029005777817919077], 0, 3.3917391300201416, 1579884314.2217498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011435968469106095], 0, 3.139373779296875, 1579884317.0716746], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001647055303109622], 0, 3.0614757537841797, 1579884319.8691018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[4.4333757609983196e-05], 0, 3.1490211486816406, 1579884322.709019], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.486665542179918e-05], 0, 2.7808289527893066, 1579884325.3569853], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 368, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00014745543075578857], 0, 4.417563438415527, 1579884328.8134632], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 296, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.093461091560294e-05], 0, 2.7623119354248047, 1579884331.447539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.827371137956935e-05], 0, 2.847841262817383, 1579884334.220166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.009737973279686e-05], 0, 2.7772953510284424, 1579884336.963945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 254, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.088007651552962e-05], 0, 2.8541650772094727, 1579884339.7944977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 307, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.913580104390543e-05], 0, 3.003676414489746, 1579884342.6374803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.703184513354733e-05], 0, 2.9873313903808594, 1579884345.4700413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.156978364860191e-05], 0, 2.733063220977783, 1579884348.2260554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.533892688440716e-05], 0, 2.6611578464508057, 1579884350.924959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 284, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.0001271360896866675], 0, 1.6363763809204102, 1579884352.1598413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011744316492668622], 0, 1.5454397201538086, 1579884353.394766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011999104945137532], 0, 3.0266430377960205, 1579884357.269487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 283, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00012776547381164775], 0, 1.6144483089447021, 1579884358.5080376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 266, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[6.817862231889051e-05], 0, 2.8560047149658203, 1579884361.297598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011152459160251925], 0, 3.0145580768585205, 1579884364.1119344], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5095765207137457e-05], 0, 3.4784014225006104, 1579884367.5511944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 331, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014545767211477344], 0, 3.324636697769165, 1579884370.378327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.754507487453007e-05], 0, 2.6417036056518555, 1579884373.0137167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.679329851541498e-05], 0, 2.6609954833984375, 1579884375.702045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 298, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.104304536116027e-05], 0, 2.785186529159546, 1579884378.4006104], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 267, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00010280567607802875], 0, 2.8978753089904785, 1579884381.2206006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 338, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[3.478725028611468e-05], 0, 2.6762266159057617, 1579884383.8546667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.8999941022060878e-05], 0, 2.431997299194336, 1579884386.2841961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.155004928824159e-05], 0, 2.7154173851013184, 1579884388.9951198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[3.097345525883063e-05], 0, 2.686248779296875, 1579884391.6366203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.062762822758464e-05], 0, 2.6419150829315186, 1579884394.2669196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001676096543971557], 0, 3.0918378829956055, 1579884397.0941556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.702782670731708e-05], 0, 2.9214253425598145, 1579884399.9041188], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.2051078796209926e-05], 0, 2.4178264141082764, 1579884402.3125453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 382, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00015748128893462707], 0, 3.475935697555542, 1579884405.1452763], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7373104329120736e-05], 0, 2.776179313659668, 1579884407.9415944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2050769329071045, 1579884354.4375372], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[0.00011692490957943925], 0, 1.5830941200256348, 1579884409.1944876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.238843422139612e-05], 0, 2.6675236225128174, 1579884411.8882515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.948878822560368e-05], 0, 2.902710437774658, 1579884414.713144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.5088779926300049, 1579884354.4377468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1685242607044926e-05], 0, 2.6543636322021484, 1579884417.3913193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.060186484467165e-05], 0, 2.8264758586883545, 1579884420.138015], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[2.9808068813969842e-05], 0, 2.6970927715301514, 1579884422.8352995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.126726399433141e-05], 0, 2.715334415435791, 1579884425.5625968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 305, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.727192302347128e-05], 0, 1.3650648593902588, 1579884426.7919497], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 288, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.287458484710376e-05], 0, 2.7086777687072754, 1579884429.4698017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.3405029773712158, 1579884354.4380727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[7.872941537111944e-05], 0, 2.884892463684082, 1579884432.3292098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 278, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[0.00014214709200817852], 0, 3.0926551818847656, 1579884435.1544333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 352, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[0.00011520588584264486], 0, 1.4723985195159912, 1579884436.3890579], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.418390461000206e-05], 0, 2.832705020904541, 1579884439.1718984], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 325, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00026643147442727754], 0, 1.8357470035552979, 1579884440.4070659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.037115069804949e-05], 0, 2.9656283855438232, 1579884443.220715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 318, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016054054266279884], 0, 3.0764143466949463, 1579884446.0462034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.7241162503773014e-05], 0, 2.668806552886963, 1579884448.7294743], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 260, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[2.0912296296856105e-05], 0, 2.4924070835113525, 1579884451.1944535], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.454708576219086e-05], 0, 2.8914756774902344, 1579884454.0065393], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 264, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.846207727070678e-05], 0, 2.873232364654541, 1579884456.791886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[8.251033935047806e-05], 0, 1.3202869892120361, 1579884458.0243332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.826687859896941e-05], 0, 2.878481864929199, 1579884460.8671918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 261, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[3.423311720121612e-05], 0, 2.851682186126709, 1579884463.6819656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.458583460487485e-05], 0, 2.7780537605285645, 1579884466.471078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 14, 14], "uint8"], ["TENSOR", [512, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 14, 14, "uint8"], [512, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 269, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[5.9458781319051726e-05], 0, 2.859860897064209, 1579884469.2680264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.519541511219661e-05], 0, 2.6160480976104736, 1579884482.9128683], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.1091880782943835e-05], 0, 2.791100263595581, 1579884485.5118148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5314253448918715e-05], 0, 2.670670509338379, 1579884488.1330237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884480.090527], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3665391490006057e-05], 0, 12.161321640014648, 1579884490.922258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0819211009701762e-05], 0, 2.7559053897857666, 1579884493.4997933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.5604621415053295e-06], 0, 3.2879509925842285, 1579884496.83294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3224809044639133e-05], 0, 2.7467823028564453, 1579884499.6237125], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6273728833326067e-05], 0, 2.7207930088043213, 1579884502.2660098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1423052452453899e-05], 0, 2.7420198917388916, 1579884505.0501895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5706497710937143e-05], 0, 2.4244275093078613, 1579884507.5121145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.025684158584664e-06], 0, 2.72501277923584, 1579884510.2508056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.634581048402673e-06], 0, 2.2252235412597656, 1579884512.4960887], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.039406032425818e-05], 0, 2.001770257949829, 1579884513.7269871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3706267992837991e-05], 0, 2.7738845348358154, 1579884516.5426018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.044850666555226e-05], 0, 1.2466936111450195, 1579884517.7703385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6888729780586952e-05], 0, 2.7344653606414795, 1579884520.3031142], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2586867171210745e-05], 0, 2.7474253177642822, 1579884523.0922165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.850815713927685e-06], 0, 2.714611768722534, 1579884525.8332834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2221467076463141e-05], 0, 2.7835824489593506, 1579884528.6509542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5965183908409003e-05], 0, 1.6484477519989014, 1579884529.8898797], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.861691283846041e-06], 0, 2.283970594406128, 1579884532.1772263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.516092823089808e-05], 0, 2.6673150062561035, 1579884534.8781946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.252456387462455e-05], 0, 1.3359324932098389, 1579884536.1397312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.3468284009806597e-05], 0, 5.180969715118408, 1579884538.9503996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.105366786156319e-06], 0, 3.4478836059570312, 1579884542.3713596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0697832639320768e-05], 0, 2.883005142211914, 1579884545.0800889], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0327341072936925e-05], 0, 6.06571626663208, 1579884547.8087525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.7318766892307696e-05], 0, 6.04339075088501, 1579884550.555213], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0813469180832553e-05], 0, 2.874112129211426, 1579884553.3971236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9585232110877522e-05], 0, 3.1477487087249756, 1579884556.0645144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5661847592950783e-05], 0, 2.5586233139038086, 1579884558.6498098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9700926369863016e-05], 0, 3.5831873416900635, 1579884561.4515433], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1976460817838304e-05], 0, 2.807894468307495, 1579884564.2692912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.2700175304007185e-05], 0, 5.1863322257995605, 1579884567.038349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1836604764951635e-05], 0, 2.258981704711914, 1579884569.30284], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1095739315134533e-05], 0, 2.8304266929626465, 1579884572.1014447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5794749961490216e-05], 0, 3.4859609603881836, 1579884574.645593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.042117427749405e-06], 0, 1.875899314880371, 1579884576.5138938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.986727140167549e-05], 0, 3.1799378395080566, 1579884579.2804358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884480.3745334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.556523047317184e-06], 0, 2.243396282196045, 1579884581.5759866], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7742147864353554e-05], 0, 3.0554580688476562, 1579884584.4030871], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5203007793744906e-05], 0, 2.817704200744629, 1579884586.8392947], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3031998659506401e-05], 0, 2.7826802730560303, 1579884589.6316738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.0865201824540684e-06], 0, 3.2894487380981445, 1579884592.9097338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5246674066990003e-05], 0, 2.3678038120269775, 1579884595.3058429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3806390365217391e-05], 0, 2.7634775638580322, 1579884598.1024559], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.702995111131833e-06], 0, 2.3395743370056152, 1579884610.6500738], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.543363482773328e-05], 0, 2.3784286975860596, 1579884612.9877634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.343079510384035e-05], 0, 4.603529214859009, 1579884614.2301097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.484780984400894e-06], 0, 3.4080471992492676, 1579884617.613872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.591057651249428e-05], 0, 2.5527098178863525, 1579884620.2078664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.511556169587152e-06], 0, 2.575713634490967, 1579884622.8211808], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1109293801119241e-05], 0, 2.789278745651245, 1579884625.6331618], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884608.2885637], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.126944612340218e-05], 0, 2.7099125385284424, 1579884628.3856974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.541850181060665e-05], 0, 2.749537229537964, 1579884631.1774845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.397631472616507e-06], 0, 1.2333953380584717, 1579884632.4396574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4756881832073853e-05], 0, 2.4706993103027344, 1579884634.9476998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.817272300787535e-05], 0, 2.9343855381011963, 1579884637.609008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2805681643778677e-05], 0, 2.7769150733947754, 1579884640.4277022], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5110987380523483e-05], 0, 2.7591605186462402, 1579884643.1385624], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.48343175323013e-06], 0, 2.072148561477661, 1579884645.065634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.154900450648315e-06], 0, 1.1934123039245605, 1579884646.2957604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0518076042255187e-05], 0, 2.7951319217681885, 1579884649.1127334], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6099426351613217e-05], 0, 2.4562039375305176, 1579884651.4891143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.989182500882457e-05], 0, 3.179806709289551, 1579884654.266802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.737810516223257e-06], 0, 2.713052272796631, 1579884656.997018], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6069765337103393e-05], 0, 2.469238519668579, 1579884659.4699423], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884608.4029937], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3701681359453845e-05], 0, 2.7298402786254883, 1579884662.254782], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.16158390045166016, 1579884608.4031363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.0075993223057646e-05], 0, 2.0099477767944336, 1579884663.5095856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.358962819473713e-05], 0, 5.2156548500061035, 1579884666.3452413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.11276699327145e-06], 0, 1.7186176776885986, 1579884668.0868783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.039084255693127e-05], 0, 3.562262535095215, 1579884670.8732615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2492841953972623e-05], 0, 2.6069815158843994, 1579884673.409434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.895686257202707e-06], 0, 2.7612953186035156, 1579884676.2136545], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7821161441294077e-05], 0, 2.9890189170837402, 1579884678.9839122], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3537541595251564e-05], 0, 2.8300819396972656, 1579884681.8046978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.7859519073664556e-06], 0, 3.460073947906494, 1579884685.1745386], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.4339052550925275e-06], 0, 2.643923044204712, 1579884687.863555], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.3516572215443022e-05], 0, 6.110133647918701, 1579884690.6780138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3015186540136243e-05], 0, 2.8198399543762207, 1579884693.494054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.820424457668318e-05], 0, 2.8571815490722656, 1579884696.2905562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5801455859870702e-05], 0, 2.7567226886749268, 1579884699.0768254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5659238431449247e-05], 0, 2.7806577682495117, 1579884701.895051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0333580677806543e-05], 0, 2.767895460128784, 1579884704.2585063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.144515435359896e-06], 0, 3.336665630340576, 1579884707.628399], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6479335720648912e-05], 0, 2.7052009105682373, 1579884710.1445227], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.426136826967017e-05], 0, 2.7626304626464844, 1579884712.9461992], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4195778211790318e-05], 0, 2.8384134769439697, 1579884715.7894282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1639010783553143e-05], 0, 2.439591646194458, 1579884718.1991045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4870113225623425e-05], 0, 3.0315470695495605, 1579884721.016358], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[7.631470977012909e-06], 0, 2.714920997619629, 1579884723.7545662], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.391939539310304e-05], 0, 3.6253416538238525, 1579884736.8121145], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.381359267279739e-05], 0, 2.8993780612945557, 1579884739.6478598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.17236877029266e-05], 0, 2.7539913654327393, 1579884742.4281604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.0977317588579347e-05], 0, 2.440829038619995, 1579884744.8661182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.124451078722523e-05], 0, 2.8067243099212646, 1579884747.6855812], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.653683956270627e-06], 0, 3.5399351119995117, 1579884751.1168525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.180609560592044e-06], 0, 2.6889562606811523, 1579884753.8535717], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.843433794370582e-05], 0, 2.569477081298828, 1579884756.4227068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.554942283415195e-05], 0, 2.683143377304077, 1579884759.0583997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.4569914307122424e-06], 0, 2.5858001708984375, 1579884761.5751944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1374149845152067e-05], 0, 1.1898748874664307, 1579884762.80409], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.8176030000800145e-06], 0, 3.3176815509796143, 1579884766.1640246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9688858680066655e-05], 0, 3.493492841720581, 1579884768.861168], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.105916524919844e-06], 0, 2.9854774475097656, 1579884771.0464032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5957750676767678e-05], 0, 2.7470383644104004, 1579884773.8308156], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.8785820539754364e-05], 0, 4.639047384262085, 1579884776.0480204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.1041594754534185e-06], 0, 3.4425878524780273, 1579884779.3066914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.076551340056193e-06], 0, 1.9661073684692383, 1579884781.3142114], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884734.0215778], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3867719943015625e-05], 0, 2.8577427864074707, 1579884784.1156542], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.197307348691441e-05], 0, 6.140790700912476, 1579884786.8943532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5415523291551456e-05], 0, 2.7732417583465576, 1579884789.7110207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.526153587944591e-05], 0, 2.524803400039673, 1579884792.2730737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.16272507796582e-06], 0, 1.7199757099151611, 1579884793.9158034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.509409568825475e-05], 0, 2.6881163120269775, 1579884796.639093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.366599428971952e-06], 0, 3.478001117706299, 1579884800.059143], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884734.0828817], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.371403253788414e-06], 0, 2.7789578437805176, 1579884802.8759215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.3990988157917155e-05], 0, 2.5793886184692383, 1579884805.3874803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.863545657801836e-06], 0, 1.2010774612426758, 1579884806.6156766], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 2, 0.20392107963562012, 1579884734.0831487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2241157307903908e-05], 0, 1.2516200542449951, 1579884807.8633149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.0096176002167794e-05], 0, 2.204399585723877, 1579884810.0229774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.1171676905132194e-05], 0, 1.8794639110565186, 1579884811.5033288], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5021334452296821e-05], 0, 3.1272263526916504, 1579884814.3480167], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.4447888432256684e-06], 0, 2.755434989929199, 1579884817.0911539], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.433097095168933e-05], 0, 4.618183851242065, 1579884818.346174], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.078467117317195e-06], 0, 2.292187213897705, 1579884820.3604493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.920203600867679e-05], 0, 2.9074532985687256, 1579884823.1688857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.157177610447914e-05], 0, 8.47947359085083, 1579884825.8960674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.3253765106201172, 1579884734.0836904], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.752447509021886e-06], 0, 2.521855354309082, 1579884828.4436162], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8468011286428908e-05], 0, 5.101821422576904, 1579884831.0751667], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5900728780949376e-05], 0, 2.7834115028381348, 1579884833.7515938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.735464759632993e-06], 0, 3.2661187648773193, 1579884837.0550113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.5473995863085745e-06], 0, 1.7236104011535645, 1579884838.7746224], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.250370045564339e-05], 0, 5.116072177886963, 1579884841.508711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.414336898665705e-05], 0, 1.3326754570007324, 1579884842.742569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.88499232694325e-06], 0, 2.158517360687256, 1579884855.0864332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3624641476464612e-05], 0, 1.2170517444610596, 1579884856.3204083], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.0476224322720002e-05], 0, 2.3221781253814697, 1579884858.6032598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.372532222947964e-05], 0, 5.274969100952148, 1579884861.4307065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.761857371373599e-06], 0, 2.761125326156616, 1579884864.1939886], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4413267103844772e-05], 0, 2.7872681617736816, 1579884867.0169516], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.96344780508959e-06], 0, 1.7345380783081055, 1579884868.723091], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1381532912560011e-05], 0, 2.741363286972046, 1579884871.487043], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5785560357103735e-05], 0, 2.5524420738220215, 1579884874.0457017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.66973579638205e-05], 0, 2.8754515647888184, 1579884876.711991], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.8409109832586093e-05], 0, 2.7167093753814697, 1579884879.4356332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.497795521084569e-06], 0, 2.885697603225708, 1579884881.8050807], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.667816376112151e-06], 0, 1.6296741962432861, 1579884883.473003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884852.9732337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.292735590358793e-06], 0, 2.759315013885498, 1579884886.2796257], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.58137930118241e-05], 0, 2.6707494258880615, 1579884888.8177521], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.2095870071948506e-05], 0, 3.608919382095337, 1579884890.0474062], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9626460180131673e-05], 0, 3.23197603225708, 1579884892.8713949], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.6827127910727555e-06], 0, 1.800482988357544, 1579884894.6584456], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0183132060419897e-05], 0, 2.5180656909942627, 1579884897.0952775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.118303241969385e-05], 0, 2.747047185897827, 1579884899.878612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884853.0319176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0550555788108166e-05], 0, 3.004894256591797, 1579884902.6856759], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.733899247667323e-06], 0, 1.689934492111206, 1579884904.4128897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.119389554353426e-05], 0, 5.234071969985962, 1579884907.2274203], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1475383623058456e-05], 0, 2.77856183052063, 1579884910.019532], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6224704366146673e-05], 0, 2.5629265308380127, 1579884912.5891502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[9.650121110996615e-06], 0, 2.173384428024292, 1579884914.786483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.099570035277597e-05], 0, 2.808626651763916, 1579884917.6125894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.1933151236870376e-05], 0, 2.7965548038482666, 1579884920.424159], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.340564593340412e-06], 0, 3.610062837600708, 1579884923.8314273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.917342090990533e-06], 0, 3.3864431381225586, 1579884927.2592962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4999452634867736e-05], 0, 2.619872808456421, 1579884929.8189094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0175256174428474e-05], 0, 3.717062473297119, 1579884932.4163642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3614165312036186e-05], 0, 2.0309488773345947, 1579884933.653462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5493133709921403e-05], 0, 2.596961498260498, 1579884936.2527838], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1558023300406741e-05], 0, 2.408693552017212, 1579884938.4103045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7830037890819985e-05], 0, 2.855154037475586, 1579884941.181745], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.546154415817855e-05], 0, 2.5332369804382324, 1579884943.7064974], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.557627743337817e-05], 0, 2.781653881072998, 1579884946.5196478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8194212732305257e-05], 0, 3.127676010131836, 1579884949.3559911], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.7168960604671135e-06], 0, 3.299689531326294, 1579884952.6260765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.1261981518147114e-05], 0, 2.749990701675415, 1579884955.4125857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.392353659379391e-06], 0, 2.2586450576782227, 1579884957.6174035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6245487610330935e-05], 0, 2.4798583984375, 1579884960.1044319], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.3014496957050947e-05], 0, 6.133267402648926, 1579884962.909008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.0399426851119892e-05], 0, 3.1844019889831543, 1579884965.6428225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5778006106478005e-05], 0, 2.7665023803710938, 1579884968.4538279], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9174781916786716e-05], 0, 1.4211406707763672, 1579884979.86701], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579884978.6125462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.3280668978048057e-05], 0, 2.5843026638031006, 1579884982.432815], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.257600266852408e-05], 0, 2.651207208633423, 1579884984.915898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[8.427195022017997e-06], 0, 2.3375017642974854, 1579884987.2861972], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.905113397029081e-06], 0, 2.133240222930908, 1579884989.460001], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.3343096038965288e-05], 0, 2.5042970180511475, 1579884991.9969687], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 512, 16, 16], "uint8"], ["TENSOR", [512, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 512, 16, 16, "uint8"], [512, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4857090587343053e-05], 0, 2.6743242740631104, 1579884994.6146493], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013266952438822753], 0, 3.136326551437378, 1579884998.9752727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7917382658405914e-05], 0, 3.032834529876709, 1579885001.8024113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.3109531336434498e-05], 0, 2.6694469451904297, 1579885004.4132874], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.442180862107876e-05], 0, 1.7829678058624268, 1579885005.854412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.172015468425203e-05], 0, 1.2761220932006836, 1579885007.0881596], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.866683562215944e-05], 0, 2.7900757789611816, 1579885009.8593805], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.571162522678542e-05], 0, 2.9306468963623047, 1579885012.6701171], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8671984153190736e-05], 0, 2.401390314102173, 1579885014.954577], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.363420883584328e-05], 0, 2.6787569522857666, 1579885017.6341193], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.395370840054401e-05], 0, 2.689152240753174, 1579885020.318695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015566763885681292], 0, 3.39431095123291, 1579885023.1717672], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015554110444316216], 0, 3.4084925651550293, 1579885026.0226371], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.700611673836527e-05], 0, 3.121209144592285, 1579885028.8048728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.280809513732346e-05], 0, 3.0609490871429443, 1579885031.5967453], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.435994462630826e-05], 0, 3.2372472286224365, 1579885034.4377556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4260357542085858e-05], 0, 2.6852805614471436, 1579885037.0253177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.839759589314469e-05], 0, 2.371769428253174, 1579885039.418762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.1974313262408218e-05], 0, 2.7369120121002197, 1579885042.0709271], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.408055434122647e-05], 0, 2.691246747970581, 1579885044.757452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.135894849494551e-05], 0, 3.0650532245635986, 1579885047.6099951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010116797650346097], 0, 3.002164363861084, 1579885050.4213502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.760840430578361e-05], 0, 3.0791847705841064, 1579885053.2541335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015019451661676646], 0, 1.5662977695465088, 1579885054.4915051], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.423818607223477e-05], 0, 2.805485725402832, 1579885057.1779308], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.3922592174263818e-05], 0, 1.99867844581604, 1579885059.2035215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.015690809046191e-05], 0, 2.4535577297210693, 1579885061.640786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.262331921399343e-05], 0, 3.1064059734344482, 1579885064.485654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.025620377252428e-05], 0, 2.9533474445343018, 1579885067.3233767], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.477854307398695e-05], 0, 2.808366537094116, 1579885070.0902963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5848217558303767e-05], 0, 2.6294984817504883, 1579885072.7445803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1122135804653634e-05], 0, 2.602285623550415, 1579885075.290137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6271850139959458e-05], 0, 2.1549816131591797, 1579885077.4305027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.28668041820678e-05], 0, 2.8482491970062256, 1579885080.1820326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.003165512806628e-05], 0, 2.6261932849884033, 1579885082.805226], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.065448220580172e-05], 0, 2.8940627574920654, 1579885085.5567014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00016327972166427546], 0, 3.1402769088745117, 1579885088.3716862], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.625205810397553e-05], 0, 3.249602794647217, 1579885091.2060127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.82908835257674e-05], 0, 3.184786319732666, 1579885093.9805098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.696944469905832e-05], 0, 2.995988368988037, 1579885096.7902443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.113972649342661e-05], 0, 2.867281913757324, 1579885099.5967882], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.1446653695904293e-05], 0, 2.5964767932891846, 1579885102.1071084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.3908246420141624e-05], 0, 2.7253167629241943, 1579885104.7748954], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013249057508461982], 0, 3.098381280899048, 1579885107.6064959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.75653876478562e-05], 0, 2.6499454975128174, 1579885110.2363458], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.757967389838818e-05], 0, 1.8111803531646729, 1579885111.7381628], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.725883975708898e-05], 0, 3.0495290756225586, 1579885114.524614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.6741383007460767e-05], 0, 2.4775726795196533, 1579885116.8642337], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.9735649255680336e-05], 0, 3.011704921722412, 1579885119.6866295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.288456257098181e-05], 0, 2.457733631134033, 1579885123.05136], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.814275191809294e-05], 0, 2.5639994144439697, 1579885125.5745962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.039909530948267e-05], 0, 2.94753360748291, 1579885128.3804967], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.339259470021042e-05], 0, 2.5425777435302734, 1579885130.9436243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6706591485733028e-05], 0, 2.278585195541382, 1579885133.2333872], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.106363066709108e-05], 0, 2.975092887878418, 1579885136.0013587], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.967854770551337e-05], 0, 2.88499116897583, 1579885138.7643363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6877911934622117e-05], 0, 2.2850279808044434, 1579885141.065961], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0791828965019095e-05], 0, 2.908031940460205, 1579885143.8587892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.584546902266206e-05], 0, 2.947120189666748, 1579885146.6261418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2117360413544494e-05], 0, 2.2260138988494873, 1579885148.794067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6019297059172146e-05], 0, 2.1819374561309814, 1579885150.9910462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.327206492057756e-05], 0, 2.5850143432617188, 1579885153.6131468], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.676825287307216e-05], 0, 2.120116710662842, 1579885155.7529602], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.7149114380879176e-05], 0, 2.8894708156585693, 1579885158.509177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.350037032582381e-05], 0, 2.8032636642456055, 1579885161.2368762], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.711475195427418e-05], 0, 2.905097246170044, 1579885164.0529127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.9544025216629343e-05], 0, 2.192598342895508, 1579885166.2367005], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.25133705139160156, 1579885120.2061658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.709439647831922e-05], 0, 2.8365044593811035, 1579885169.0824137], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0181970557190703e-05], 0, 1.7906954288482666, 1579885170.8863957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.802489364770351e-05], 0, 2.9714303016662598, 1579885173.7242177], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.637594733842052e-05], 0, 2.595407485961914, 1579885176.2786615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.3413787094677793e-05], 0, 2.4625651836395264, 1579885178.7482896], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0519950373245742e-05], 0, 2.5295422077178955, 1579885181.1973429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.6668567701222657e-05], 0, 2.0755233764648438, 1579885183.247643], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4732802809564892e-05], 0, 2.6776981353759766, 1579885185.931394], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.876926992040847e-05], 0, 2.321425199508667, 1579885188.1968613], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6748927437759337e-05], 0, 2.748835802078247, 1579885190.932355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015540524883404585], 0, 3.358459949493408, 1579885193.7541685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.084702240157276e-05], 0, 2.918755054473877, 1579885196.5432405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.11103070821236e-05], 0, 1.9690415859222412, 1579885198.5126781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.239956343455053e-05], 0, 1.9529542922973633, 1579885200.4420693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6584462071954922e-05], 0, 2.303090810775757, 1579885202.7794962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0188470718232043e-05], 0, 2.4556825160980225, 1579885205.2219348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.701887850518577e-05], 0, 3.0660505294799805, 1579885208.0218046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.6004999680709534e-05], 0, 2.6766414642333984, 1579885210.6244926], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5851095500193123e-05], 0, 2.151103973388672, 1579885212.7155492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.828247370115757e-05], 0, 2.105760097503662, 1579885214.8444366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.6508029211741074e-05], 0, 2.947946786880493, 1579885217.672314], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.0747967166949847e-05], 0, 2.3206560611724854, 1579885220.0354955], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6677151823609178e-05], 0, 2.7277603149414062, 1579885222.7197094], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.358679682479682e-05], 0, 1.4348785877227783, 1579885223.9646869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011002556323248842], 0, 3.116935968399048, 1579885226.8079035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3390154671434956e-05], 0, 2.492260456085205, 1579885229.3214912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3751513212054688e-05], 0, 2.5803120136260986, 1579885231.9315352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6831205982223786e-05], 0, 2.236374616622925, 1579885234.1764574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.42399253426841e-05], 0, 1.4604921340942383, 1579885235.4157689], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.15556047233148e-05], 0, 2.3770334720611572, 1579885238.4899592], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.346003973643515e-05], 0, 3.1512067317962646, 1579885241.2978108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.679317819253439e-05], 0, 3.002187490463257, 1579885244.063441], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.007992278011501e-05], 0, 2.9093167781829834, 1579885246.9005215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001498964594015011], 0, 3.2972116470336914, 1579885249.6609552], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.330777467411546e-05], 0, 2.9960899353027344, 1579885252.4441037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1394241364549376e-05], 0, 1.9463839530944824, 1579885254.3491127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.846021441999336e-05], 0, 2.9346225261688232, 1579885257.1723728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.004324365609698e-05], 0, 2.547288417816162, 1579885259.7221565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.626258733665954e-05], 0, 2.7534425258636475, 1579885262.4308856], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.3546109499287825e-05], 0, 2.791874885559082, 1579885265.1431668], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.373792441691451e-05], 0, 2.6831462383270264, 1579885267.8175917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8853400622419056e-05], 0, 2.781553030014038, 1579885270.6015277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.831758138107835e-05], 0, 2.3807239532470703, 1579885273.0111644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.292194167020113e-05], 0, 2.6275296211242676, 1579885275.626068], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.695910362732327e-05], 0, 2.6753478050231934, 1579885278.2319438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0838663953260724e-05], 0, 1.9074063301086426, 1579885280.1700265], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.855701322224234e-05], 0, 2.916588306427002, 1579885283.0067377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.5706640037401746e-05], 0, 2.8180806636810303, 1579885285.771182], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.384077361877243e-05], 0, 2.80684757232666, 1579885288.3648963], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.5943082722365808e-05], 0, 2.6052517890930176, 1579885290.9838727], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6399660487420348e-05], 0, 2.2565906047821045, 1579885293.2350192], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4405764909958235e-05], 0, 2.758467435836792, 1579885295.9057388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.342185750093148e-05], 0, 3.0995304584503174, 1579885298.692855], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9016618148922232e-05], 0, 2.18809175491333, 1579885300.8932781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3770984735036953e-05], 0, 2.626624345779419, 1579885303.512905], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.5376259606385363e-05], 0, 2.1129658222198486, 1579885305.630365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.642890390091475e-05], 0, 2.34299635887146, 1579885307.9681356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011565850932307915], 0, 3.1229183673858643, 1579885310.7796311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.327821204282245e-05], 0, 2.8437509536743164, 1579885313.5844958], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4965109303944315e-05], 0, 2.695676803588867, 1579885316.2549634], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.730831712442576e-05], 0, 3.0213875770568848, 1579885319.0464647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.346486857273559e-05], 0, 2.8812596797943115, 1579885321.8781471], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.409372651727358e-05], 0, 3.0728213787078857, 1579885324.6801438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013227769227591905], 0, 3.091402769088745, 1579885327.5035298], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.200806364572605e-05], 0, 3.1558990478515625, 1579885330.3132355], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010448879777245355], 0, 3.0927858352661133, 1579885333.159693], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.406319778889606e-05], 0, 3.0782878398895264, 1579885335.9605653], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.335514310396385e-05], 0, 2.461338996887207, 1579885338.465617], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.2596336848945315e-05], 0, 2.4042890071868896, 1579885340.89286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.187094907824181e-05], 0, 2.936863422393799, 1579885343.681436], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3554127522628225e-05], 0, 2.5093464851379395, 1579885346.187502], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.3089481361911735e-05], 0, 2.841921091079712, 1579885349.0050914], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.0812653909558956e-05], 0, 2.848661184310913, 1579885351.8430252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9048771588975385e-05], 0, 2.5860865116119385, 1579885354.3802485], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.5195110269683451e-05], 0, 2.057316303253174, 1579885356.4639025], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.315041259620219e-05], 0, 2.1542513370513916, 1579885358.6404514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1246124171365337e-05], 0, 1.9274239540100098, 1579885360.5984848], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5739337872962582e-05], 0, 2.1154139041900635, 1579885363.5460942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6601812663388896e-05], 0, 2.442876100540161, 1579885366.0152657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7284711423856863e-05], 0, 2.246544122695923, 1579885368.300854], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.674517979551739e-05], 0, 2.6462104320526123, 1579885370.909472], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.114637760362961e-05], 0, 2.8255250453948975, 1579885373.690845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.557291998481325e-05], 0, 2.88366436958313, 1579885376.5006008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.604613723198952e-05], 0, 2.6121137142181396, 1579885379.1054173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.2875220775604248, 1579885361.09273], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.677119626812397e-05], 0, 2.3935816287994385, 1579885381.561446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[4.667211145695061e-05], 0, 2.434648036956787, 1579885383.8001728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.1451033448563595e-05], 0, 2.413785696029663, 1579885386.2112744], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7747211510320726e-05], 0, 3.4903643131256104, 1579885389.6591794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.800433549866259e-05], 0, 2.5786044597625732, 1579885392.2585726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.280488939805824e-05], 0, 2.978835105895996, 1579885395.1080546], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.6032948432304777e-05], 0, 2.0377724170684814, 1579885397.178348], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.828802818914578e-05], 0, 2.289016008377075, 1579885399.4316368], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.9816243674736184e-05], 0, 2.842724323272705, 1579885402.2631867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.761690923803101e-05], 0, 1.2867729663848877, 1579885403.4982061], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.2732961063650584e-05], 0, 3.197688102722168, 1579885406.6932957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7274264118539818e-05], 0, 2.397160291671753, 1579885409.0341706], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8999621039627944e-05], 0, 2.9073235988616943, 1579885411.8724627], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0461448668013582e-05], 0, 1.7623364925384521, 1579885413.6471486], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.80242326842972e-05], 0, 2.3393959999084473, 1579885415.9853678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.8670448662311025e-05], 0, 1.3302102088928223, 1579885417.2398129], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010526314410566434], 0, 3.0032103061676025, 1579885420.064711], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001441642436377605], 0, 3.2430388927459717, 1579885422.7978842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00010700145393544925], 0, 2.965296745300293, 1579885425.6139753], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0758920370930348e-05], 0, 2.631788969039917, 1579885428.175179], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.092001095661358e-05], 0, 3.042668581008911, 1579885431.0167294], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4457893834552028e-05], 0, 2.61980938911438, 1579885433.6632206], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4161835772703134e-05], 0, 2.912309169769287, 1579885436.496726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.792516710018836e-05], 0, 2.904381513595581, 1579885439.323275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7025352779097387e-05], 0, 2.592794895172119, 1579885441.854444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.708200454853382e-05], 0, 3.045426368713379, 1579885444.6655412], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.431319613670134e-05], 0, 2.6918232440948486, 1579885447.3652966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.0841188531948946e-05], 0, 2.7914650440216064, 1579885450.1216006], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.300541067422732e-05], 0, 2.7497329711914062, 1579885452.7400384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.440878756453623e-05], 0, 2.832456588745117, 1579885455.4682055], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.200681778628351e-05], 0, 2.636784315109253, 1579885458.0762296], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.384210024047589e-05], 0, 1.4907145500183105, 1579885459.3173392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.1722392898580908e-05], 0, 2.5687992572784424, 1579885461.9169636], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.747076801905318e-05], 0, 2.9710326194763184, 1579885464.762569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8872105992260104e-05], 0, 2.8420982360839844, 1579885467.5464768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.9394338734698664e-05], 0, 2.6447019577026367, 1579885470.1998818], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.1761616631701503e-05], 0, 1.9407663345336914, 1579885472.1608515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5818714867405824e-05], 0, 2.199190139770508, 1579885474.3651443], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.630682050648984e-05], 0, 2.902524471282959, 1579885477.1799233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.695813032102956e-05], 0, 2.9181535243988037, 1579885480.019024], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.955685932297447e-05], 0, 2.878713607788086, 1579885483.7136765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015623445712947056], 0, 1.7681224346160889, 1579885484.9509351], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.009946422993977e-05], 0, 2.8729827404022217, 1579885487.7993977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.148565928579819e-05], 0, 2.58219313621521, 1579885490.3969462], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015554186821780267], 0, 3.343168020248413, 1579885493.2370207], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.8841470883595613e-05], 0, 2.8904964923858643, 1579885496.0543034], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.770642574813151e-05], 0, 2.9000141620635986, 1579885498.9020734], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.0459848382988496e-05], 0, 2.618417978286743, 1579885501.510208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.191511291625527e-05], 0, 2.5100865364074707, 1579885504.0495522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.4002055104127427e-05], 0, 1.5421013832092285, 1579885505.2869418], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.8066305517568587e-05], 0, 2.3159537315368652, 1579885507.6204941], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.5938154670785166e-05], 0, 2.7975003719329834, 1579885510.4122252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.725161385064665e-05], 0, 2.8810248374938965, 1579885513.2574384], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.7161653142729174e-05], 0, 2.6631593704223633, 1579885515.8448105], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.239578870601495e-05], 0, 2.424600601196289, 1579885518.2600098], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5983702217712326e-05], 0, 2.209942102432251, 1579885520.4284878], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6609221052631578e-05], 0, 2.8654465675354004, 1579885523.2420976], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7359476135909394e-05], 0, 2.3463962078094482, 1579885525.5791574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.1753633425780777e-05], 0, 2.557852268218994, 1579885528.142447], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.497435216257582e-05], 0, 3.012530565261841, 1579885530.9400063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.451760933777989e-05], 0, 3.115614414215088, 1579885533.7551813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.364023203688487e-05], 0, 2.880831241607666, 1579885536.5986898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.097172770173647e-05], 0, 2.6926960945129395, 1579885539.281088], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.5976543044753283e-05], 0, 2.3089475631713867, 1579885541.5365562], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[1.822540400103569e-05], 0, 2.4334030151367188, 1579885543.925787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7103549883303077e-05], 0, 2.6038312911987305, 1579885546.5232656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001570533890024331], 0, 3.375972270965576, 1579885549.3693752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.064805750602673e-05], 0, 2.9416253566741943, 1579885552.2138803], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00013223235595602215], 0, 3.074734926223755, 1579885555.0363195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.544386556576614e-05], 0, 2.784766912460327, 1579885557.758951], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.673381153639642e-05], 0, 1.4673731327056885, 1579885558.9931324], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [1024, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.506992124428871e-05], 0, 2.5877768993377686, 1579885561.5818295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.579279815411286e-05], 0, 2.8017258644104004, 1579885575.3562484], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.735248796538728e-06], 0, 3.2540481090545654, 1579885578.6465473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.0191886604537324e-05], 0, 2.7821202278137207, 1579885581.4690814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.164505160388807e-06], 0, 1.9354965686798096, 1579885583.3135242], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.6167995572221334e-06], 0, 2.723456859588623, 1579885586.0794199], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.0867876114861319e-05], 0, 2.7152597904205322, 1579885588.817289], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8782972264473362e-05], 0, 1.2011687755584717, 1579885590.0465295], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8904628004461713e-05], 0, 3.060406446456909, 1579885592.8793876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.781310312807661e-05], 0, 2.7736003398895264, 1579885595.685236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.739068241545118e-06], 0, 1.687544822692871, 1579885597.3948789], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6608461844263145e-05], 0, 2.81704044342041, 1579885600.2117424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.8238306994526436e-05], 0, 2.773118734359741, 1579885602.9247134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4617949599829152e-05], 0, 3.079888343811035, 1579885605.4858127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.764694067153561e-05], 0, 3.5763297080993652, 1579885606.7193003], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9421345655627522e-05], 0, 2.6494457721710205, 1579885609.2877927], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.793149314497211e-05], 0, 2.9065592288970947, 1579885612.1154714], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885572.574772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.077920722059355e-05], 0, 6.056972503662109, 1579885614.8842304], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.165155029461909e-05], 0, 2.722532272338867, 1579885617.6316614], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7440757375997722e-05], 0, 2.839808464050293, 1579885620.2403297], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885572.575127], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5792095260365432e-05], 0, 3.221820116043091, 1579885623.0785089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.941733437274508e-05], 0, 2.9708211421966553, 1579885625.7904124], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885572.5752726], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2897496203324855e-05], 0, 2.4664061069488525, 1579885628.3109438], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 2, 0.18518471717834473, 1579885572.5753791], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885572.5824902], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.1382147881800245e-06], 0, 1.66660737991333, 1579885630.0488942], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885572.5933917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9033755675655458e-05], 0, 2.8473682403564453, 1579885632.8083076], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.0083178245318746e-05], 0, 2.5852108001708984, 1579885635.3747144], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7887035400002225e-05], 0, 2.809091567993164, 1579885638.2030249], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7853080973560112e-05], 0, 2.7921292781829834, 1579885641.0152845], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885572.63982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5448699890167616e-05], 0, 2.8263542652130127, 1579885643.8795233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.675429610411419e-05], 0, 5.175671577453613, 1579885646.6857], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.1646843900503503e-05], 0, 3.3412883281707764, 1579885649.4802065], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6724419998397562e-05], 0, 3.632375478744507, 1579885650.70673], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.796361174450084e-06], 0, 1.8795504570007324, 1579885652.5703013], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.5286032848965214e-05], 0, 3.5968236923217773, 1579885655.395675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.8137926657571624e-05], 0, 2.0351061820983887, 1579885657.0197678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.65655578533972e-05], 0, 3.313732385635376, 1579885659.8505096], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.404868200179533e-05], 0, 1.4147248268127441, 1579885661.1448262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.787066972671737e-05], 0, 2.8034980297088623, 1579885663.963642], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.670222774934533e-05], 0, 2.6816563606262207, 1579885666.677153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.1907373843935715e-06], 0, 3.445744037628174, 1579885669.9889998], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.353666317146037e-05], 0, 3.1149535179138184, 1579885672.8208983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6805362348721583e-05], 0, 2.760819673538208, 1579885675.5793283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.752213269696389e-05], 0, 1.2018859386444092, 1579885687.2009237], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8886667505847482e-05], 0, 3.077953815460205, 1579885690.0539434], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.4500765823129246e-05], 0, 4.621652603149414, 1579885691.2899814], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.549923957301638e-06], 0, 2.1223044395446777, 1579885693.404615], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885685.7513375], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9338549620472347e-05], 0, 2.668227195739746, 1579885696.0110915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.534456195458618e-06], 0, 2.683953046798706, 1579885698.7375932], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.9769697722297505e-05], 0, 2.9127259254455566, 1579885701.4371028], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885685.7726598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885685.783565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9494208697244347e-05], 0, 2.8299362659454346, 1579885704.3104775], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8158746673897324e-05], 0, 1.20308518409729, 1579885705.5424058], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.819603331342025e-05], 0, 2.7967822551727295, 1579885708.367656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885685.8051832], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9667411775515455e-05], 0, 2.8474724292755127, 1579885711.2270758], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.0125276017985884e-05], 0, 3.7506396770477295, 1579885714.0490792], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.8088211295446524e-05], 0, 6.18628454208374, 1579885716.8979475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4094756608434798e-05], 0, 2.772804021835327, 1579885719.7096837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8348917081611752e-05], 0, 2.827812910079956, 1579885722.5376968], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4701898928206251e-05], 0, 2.792977809906006, 1579885725.3689277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6427516442104177e-05], 0, 3.06821870803833, 1579885728.1771066], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.0506212900351206e-05], 0, 2.9145121574401855, 1579885730.9123995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.905904326670801e-05], 0, 2.8997631072998047, 1579885733.7304938], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.667316407744187e-05], 0, 5.688257932662964, 1579885736.3517113], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.840743068820225e-05], 0, 2.8883230686187744, 1579885739.1962175], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5088324429183883e-05], 0, 2.718433380126953, 1579885741.9418962], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4659184731714412e-05], 0, 1.2015161514282227, 1579885743.1778517], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.778202489099461e-05], 0, 2.816767454147339, 1579885746.0248528], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.4104970760491435e-06], 0, 1.68404221534729, 1579885747.737216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9474524728588664e-05], 0, 1.2361829280853271, 1579885748.9638333], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5080894281192786e-05], 0, 2.8029561042785645, 1579885751.8055038], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9248353977844915e-05], 0, 2.827415704727173, 1579885754.5767694], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6025376870152208e-05], 0, 2.7951951026916504, 1579885757.3977392], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.7913723624717406e-05], 0, 4.610507011413574, 1579885758.6386569], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885685.9948885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.952416969120445e-05], 0, 3.0937371253967285, 1579885761.5055661], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9683540785943807e-05], 0, 1.3264296054840088, 1579885762.7417395], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8992387235574762e-05], 0, 3.666534662246704, 1579885765.5824575], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.981180210837803e-05], 0, 2.8363754749298096, 1579885768.417367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.022913804532564e-06], 0, 1.6494805812835693, 1579885770.1013277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885686.077885], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.4458424161409346e-06], 0, 1.704850673675537, 1579885771.8039799], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7061151292932963e-05], 0, 2.8669016361236572, 1579885774.6148908], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.903618321588725e-05], 0, 2.8084280490875244, 1579885777.4107487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.1031212153784146e-05], 0, 3.0460801124572754, 1579885780.2583482], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.8553386125581653e-05], 0, 1.2059040069580078, 1579885781.48748], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9584249049674045e-05], 0, 2.803899049758911, 1579885784.3230135], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.467781314717082e-05], 0, 2.8195836544036865, 1579885787.0758247], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9906125924556215e-05], 0, 2.8341102600097656, 1579885800.335431], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8352269950096148e-05], 0, 2.7964437007904053, 1579885803.1577644], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.9543537130356656e-05], 0, 4.609716892242432, 1579885804.4042547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9641209803057027e-05], 0, 2.885035276412964, 1579885807.2415583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.7137494906838066e-05], 0, 3.216644763946533, 1579885810.0567834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.672773103295264e-05], 0, 2.7954277992248535, 1579885812.8453102], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8162937154900627e-05], 0, 2.8824734687805176, 1579885815.6906435], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5741823618870763e-05], 0, 2.798881769180298, 1579885818.5202813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.8644947492204902e-05], 0, 2.897822856903076, 1579885821.3482275], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.887797398368165e-05], 0, 2.831709146499634, 1579885824.1853724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9184604871497023e-05], 0, 2.827116012573242, 1579885827.0169473], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8064129642018846e-05], 0, 2.7747232913970947, 1579885829.8202262], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885797.300686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.035235083764219e-05], 0, 2.558879852294922, 1579885832.444362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.338734190888336e-05], 0, 3.170154333114624, 1579885835.206931], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.180156813396457e-06], 0, 3.276888132095337, 1579885838.4622777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.8211323828241526e-05], 0, 2.7970824241638184, 1579885841.293561], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.500535514896663e-05], 0, 3.600588798522949, 1579885844.0603557], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.003592164418754e-06], 0, 2.421018600463867, 1579885846.4073045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7964109731043972e-05], 0, 2.6970107555389404, 1579885849.0358913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.8433912874001035e-05], 0, 2.783501148223877, 1579885851.8486888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885797.364869], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.9254311370526868e-05], 0, 2.945756673812866, 1579885854.7074363], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.269345930669741e-06], 0, 1.7019383907318115, 1579885856.4494631], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885797.3903475], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.883845480780603e-05], 0, 2.769552230834961, 1579885859.2723036], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885797.4048522], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6811416887756167e-05], 0, 2.888500928878784, 1579885862.1236913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.988185869727232e-05], 0, 4.681946516036987, 1579885863.3525925], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6375279008941424e-05], 0, 3.6688947677612305, 1579885866.2016385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5670432005461792e-05], 0, 2.811220645904541, 1579885869.0464604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.10432020662588e-05], 0, 3.0347161293029785, 1579885871.8898149], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.3069009206940104e-05], 0, 3.2120003700256348, 1579885874.702424], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885797.4801705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885797.4923894], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885797.50501], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.758456913373521e-05], 0, 2.828740358352661, 1579885877.538547], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.902148644499431e-05], 0, 2.899465560913086, 1579885880.366765], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885797.540985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.919877897500129e-06], 0, 3.374293327331543, 1579885883.73327], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7541924210490242e-05], 0, 2.841301441192627, 1579885886.5645583], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2343140311889639e-05], 0, 2.841377019882202, 1579885889.388721], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.996978610196137e-05], 0, 2.8175840377807617, 1579885892.206033], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885797.6023953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.6317147278658737e-05], 0, 2.7713587284088135, 1579885895.0081933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6622140055035025e-05], 0, 2.569507122039795, 1579885897.6049218], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.965347074482733e-05], 0, 2.8201308250427246, 1579885900.4439971], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.921923731748665e-05], 0, 3.0548629760742188, 1579885903.2731452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9230738164730607e-05], 0, 1.457643747329712, 1579885914.885709], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.0165764412328328e-05], 0, 1.1949443817138672, 1579885916.124042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.173445581043133e-05], 0, 1.4309468269348145, 1579885917.360492], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9732593789395626e-05], 0, 2.9042413234710693, 1579885920.1812396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.749720875709358e-05], 0, 2.7371952533721924, 1579885922.9512918], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.8315903684604505e-06], 0, 3.354764699935913, 1579885926.2834802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.465350141383263e-05], 0, 2.7966408729553223, 1579885929.120099], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885913.4647012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8733492990793345e-05], 0, 2.919428825378418, 1579885931.910063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.66777146933954e-05], 0, 2.495906352996826, 1579885934.4449139], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.4499940854010385e-05], 0, 3.533198595046997, 1579885937.1903622], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.959569465076287e-05], 0, 2.8000969886779785, 1579885940.035839], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7100834376154285e-05], 0, 2.7557971477508545, 1579885942.735831], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.838336378527288e-06], 0, 2.5804007053375244, 1579885945.1090164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.4394996734509458e-05], 0, 3.024486541748047, 1579885947.613362], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.706681662049343e-06], 0, 1.841371774673462, 1579885949.3733084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.200545475491044e-06], 0, 3.358720541000366, 1579885952.7337172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4561946550837062e-05], 0, 2.930814743041992, 1579885955.3409312], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9785158879024337e-05], 0, 2.7976737022399902, 1579885958.166361], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.494177706821481e-06], 0, 2.4108383655548096, 1579885960.480551], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.818155813611974e-05], 0, 2.8000266551971436, 1579885963.30988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.0031163920582495e-05], 0, 2.784961462020874, 1579885966.1281035], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8196598567842393e-05], 0, 2.7485721111297607, 1579885968.902379], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9409336115961004e-05], 0, 2.910626173019409, 1579885971.7463381], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885913.581272], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885913.5919263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[6.698421995505388e-06], 0, 1.9726901054382324, 1579885973.7118452], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.966304850918917e-05], 0, 2.9090511798858643, 1579885976.5328505], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9603772695633058e-05], 0, 2.8920230865478516, 1579885979.3732777], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9727175894746524e-05], 0, 3.6234071254730225, 1579885982.2185946], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.6153875757942025e-05], 0, 2.793120861053467, 1579885985.044446], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.2283430094163394e-05], 0, 2.7982676029205322, 1579885987.8743944], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.698097307966907e-06], 0, 2.6812126636505127, 1579885990.3537626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9197293345847022e-05], 0, 3.0026919841766357, 1579885993.1050794], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.466807599359219e-05], 0, 2.812687873840332, 1579885995.9500158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.465894696118999e-05], 0, 2.8119821548461914, 1579885998.7725074], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885913.7150466], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.519596659503256e-06], 0, 3.453312397003174, 1579886002.1157172], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579885913.7365403], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.581017163413774e-05], 0, 2.8217334747314453, 1579886004.9671054], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.3922733403742926e-06], 0, 3.2435436248779297, 1579886008.2511983], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579885913.7591915], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.9771883211580993e-05], 0, 2.6538267135620117, 1579886010.887842], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.727364495220964e-06], 0, 3.324618101119995, 1579886014.2356455], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7996569965985628e-05], 0, 2.7878661155700684, 1579886017.0472326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.1093110807985516e-05], 0, 5.1675310134887695, 1579886019.8839538], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.6681249689294954e-05], 0, 5.127552032470703, 1579886022.6806684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.48787386735333e-05], 0, 1.3059413433074951, 1579886023.9132318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.756767026826041e-05], 0, 2.8194663524627686, 1579886036.980328], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.083607126578255e-05], 0, 2.799075126647949, 1579886039.8025017], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579886034.078537], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7682862168823847e-05], 0, 2.7837069034576416, 1579886042.6391063], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7819345616390125e-05], 0, 2.812633991241455, 1579886045.4855316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4732782076800588e-05], 0, 2.7997562885284424, 1579886048.328032], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4801075581126314e-05], 0, 2.78352952003479, 1579886051.1559489], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.724911978932012e-05], 0, 2.7910468578338623, 1579886053.9819367], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.8389835575685455e-05], 0, 2.9543471336364746, 1579886056.6615858], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.536941702137808e-06], 0, 2.795746326446533, 1579886059.478138], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5539891878565215e-05], 0, 2.806670904159546, 1579886062.3065774], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.110178476046255e-05], 0, 5.780536413192749, 1579886064.7346303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.7810018877659754e-05], 0, 2.7630794048309326, 1579886067.5317252], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1000000000.0], 6, 10, 1579886034.145442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.4326460171526586e-05], 0, 2.024675130844116, 1579886068.7849696], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.977924368661211e-05], 0, 2.858034372329712, 1579886071.623251], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.0108699175772946e-05], 0, 2.840607166290283, 1579886074.463898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.425984368101457e-06], 0, 1.905867338180542, 1579886076.2927208], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.5635756888398326e-05], 0, 2.7046432495117188, 1579886079.0171332], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.101665651138034e-05], 0, 5.209797143936157, 1579886081.8654277], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.998375161072431e-05], 0, 2.9221551418304443, 1579886084.5906184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9784662777893516e-05], 0, 1.2356233596801758, 1579886085.8198824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.187452853893082e-05], 0, 5.239911079406738, 1579886088.6639338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9307773949088783e-05], 0, 2.8907523155212402, 1579886091.4872205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[6.280381846654973e-06], 0, 1.7648799419403076, 1579886093.2247488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.0813114465153966e-05], 0, 5.164862155914307, 1579886096.0586164], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7941660933490533e-05], 0, 2.9093945026397705, 1579886098.8985898], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5131494763729247e-05], 0, 2.8209068775177, 1579886101.7173023], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.727822525334714e-06], 0, 3.383824110031128, 1579886105.0720708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1000000000.0], 6, 10, 1579886034.2599852], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.096026620310456e-05], 0, 2.7496604919433594, 1579886107.85487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.2366896562313878e-05], 0, 2.6014039516448975, 1579886110.2330408], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.954464693402426e-05], 0, 2.7418947219848633, 1579886113.0055861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.9306049896171505e-05], 0, 1.2049574851989746, 1579886114.236427], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.5145849031103665e-05], 0, 2.7701873779296875, 1579886117.0382097], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[1.4225203958761406e-05], 0, 2.7620797157287598, 1579886119.8332756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.177511481809033e-05], 0, 5.613760471343994, 1579886122.5628977], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[1.7926745514597464e-05], 0, 3.1605031490325928, 1579886125.253625], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7529177706777835e-05], 0, 2.844224691390991, 1579886128.0897021], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[9.839649199576997e-06], 0, 2.0148508548736572, 1579886130.0604897], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.9108402795815297e-05], 0, 2.9799017906188965, 1579886132.899078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.3420796088336684e-05], 0, 3.316122531890869, 1579886135.6591787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[5.4705278628460824e-05], 0, 6.137053728103638, 1579886138.4533396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.7861197355670878e-05], 0, 2.419206380844116, 1579886140.8047059], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.336259730044217e-05], 0, 1.1947619915008545, 1579886142.0337806], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[3.466442789042278e-05], 0, 3.62115478515625, 1579886144.8698685], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[4.2867236573647494e-05], 0, 4.8457348346710205, 1579886146.4061215], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.697720419737779e-05], 0, 3.2304396629333496, 1579886149.2400641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]]]}], "r": [[2.964751687415187e-05], 0, 1.9874496459960938, 1579886151.3853827], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 1024, 9, 9], "uint8"], ["TENSOR", [1024, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 1024, 9, 9, "uint8"], [1024, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.5406036958301837e-05], 0, 2.7933425903320312, 1579886154.2257578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.0008007085211193e-05], 0, 2.5575132369995117, 1579886158.3625786], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.4236166477203369, 1579886155.4546678], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.4245097957968954e-05], 0, 2.620539426803589, 1579886161.0320008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9780573886971204e-05], 0, 2.8037641048431396, 1579886163.8138196], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.942527631578947e-05], 0, 2.797691583633423, 1579886166.6077108], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00011246948634797208], 0, 2.55499529838562, 1579886169.114082], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 199, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.9552152037685293e-05], 0, 2.495516777038574, 1579886171.5441198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.159866685354263e-05], 0, 2.7417986392974854, 1579886174.2926245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.219361414801948e-05], 0, 2.7543790340423584, 1579886177.0029922], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.0479614099387783e-05], 0, 2.6979780197143555, 1579886179.641913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 205, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.79352572734652e-05], 0, 2.5887298583984375, 1579886182.1690888], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00016211106568527918], 0, 3.0473883152008057, 1579886184.9836488], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 219, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.35449814796447754, 1579886155.4638283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1940205838514604e-05], 0, 2.645723342895508, 1579886187.665907], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011869898496751775], 0, 2.8286242485046387, 1579886190.444425], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.064130803562413e-05], 0, 2.7693021297454834, 1579886193.1306498], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.8548185650332e-05], 0, 2.8388099670410156, 1579886195.9743574], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.574959629583282e-05], 0, 2.794538736343384, 1579886198.7581933], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.270554448684475e-05], 0, 2.6222546100616455, 1579886201.3952487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00014016120851100862], 0, 2.8812954425811768, 1579886204.2355764], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 212, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.879610445175818e-05], 0, 2.8900585174560547, 1579886207.0380788], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014467004772991852], 0, 3.0596582889556885, 1579886209.8883376], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.810113943109367e-05], 0, 2.8258039951324463, 1579886212.6982965], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.576364437201946e-05], 0, 2.6346473693847656, 1579886215.3468163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.682118706677937e-05], 0, 2.7893199920654297, 1579886218.138121], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.362152767907237e-05], 0, 2.815978527069092, 1579886220.9211996], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.299102033637907e-05], 0, 2.849412202835083, 1579886223.6789796], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.286238115456529e-05], 0, 2.8917088508605957, 1579886226.525041], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 208, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.956847960131076e-05], 0, 2.66831374168396, 1579886229.107495], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1667230310513315e-05], 0, 2.8048224449157715, 1579886231.9011867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 233, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001584526595373891], 0, 1.5218794345855713, 1579886233.1377993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.410273485502776e-05], 0, 2.768282413482666, 1579886235.8962047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.32724907769396e-05], 0, 2.831305980682373, 1579886238.6648781], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.570750713305328e-05], 0, 2.7967419624328613, 1579886241.452665], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.916419940558474e-05], 0, 1.2493069171905518, 1579886242.6852186], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003116559468561417], 0, 3.3365797996520996, 1579886245.5155895], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.2704986662084666e-05], 0, 2.7730116844177246, 1579886248.2063754], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.469373711340206e-05], 0, 2.706186532974243, 1579886250.8641548], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00033491853743545613], 0, 3.068429470062256, 1579886253.6183264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.6879464363837742e-05], 0, 2.2338414192199707, 1579886255.8287377], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015644870400500626], 0, 1.4715681076049805, 1579886257.062115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 228, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.114757947503653e-05], 0, 3.1736044883728027, 1579886259.9038286], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 234, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0001412004121706399], 0, 1.9940049648284912, 1579886261.711861], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.81916527717827e-05], 0, 2.892824649810791, 1579886264.5219388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 211, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.916064221105528e-05], 0, 2.643955945968628, 1579886267.0916564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.738483749029504e-05], 0, 2.950787305831909, 1579886269.9041426], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.26203833437305e-05], 0, 2.9036648273468018, 1579886272.736715], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.621787735688806e-05], 0, 2.7684669494628906, 1579886275.4939966], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3469211454579935e-05], 0, 2.395113706588745, 1579886278.857385], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9731124468005675e-05], 0, 2.8040571212768555, 1579886281.670078], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 194, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.219625926006624e-05], 0, 2.6085166931152344, 1579886284.289929], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001893704511723471], 0, 2.8071329593658447, 1579886287.0622988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9358593779428694e-05], 0, 2.6907474994659424, 1579886289.7253146], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.687203209702165e-05], 0, 2.667773723602295, 1579886292.4035819], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 241, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014475582255029672], 0, 1.440523386001587, 1579886293.6376228], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 238, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014508234210762735], 0, 3.054081439971924, 1579886296.4871626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.43425488471984863, 1579886276.1082659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.9195387486223826e-05], 0, 2.748730421066284, 1579886299.2710514], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019180955606021283], 0, 2.867455244064331, 1579886301.8992708], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.3931260480237264e-05], 0, 2.701493501663208, 1579886304.625238], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.2532341168403734e-05], 0, 2.7539913654327393, 1579886307.3701956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014362495788568973], 0, 1.2938182353973389, 1579886308.6080713], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 231, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010323411223437177], 0, 1.5516576766967773, 1579886309.8414712], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.38672661781311035, 1579886276.158824], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.9114408523063275e-05], 0, 2.7754619121551514, 1579886312.6803303], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.629739699790838e-05], 0, 2.961886167526245, 1579886315.5275254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.597432909098399e-05], 0, 2.889659881591797, 1579886318.3524442], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001297975182212233], 0, 2.934744119644165, 1579886321.2066674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 198, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[2.9323018922740216e-05], 0, 2.7497637271881104, 1579886323.8923626], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 210, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.944317650475185e-05], 0, 2.735898494720459, 1579886326.5415695], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 222, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.496511995967742e-05], 0, 2.9887211322784424, 1579886329.3858664], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.7403733489644395e-05], 0, 2.757594347000122, 1579886332.163679], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.2138711019929655e-05], 0, 2.8689892292022705, 1579886334.9822638], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 237, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.749210328843799e-05], 0, 1.4802591800689697, 1579886336.2179868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8055695158147204e-05], 0, 2.191438913345337, 1579886338.3972917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002089425601642129], 0, 2.769778251647949, 1579886341.0372396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020844538994800694], 0, 2.8869807720184326, 1579886343.8066401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00012181697330135892], 0, 2.7752413749694824, 1579886346.5078993], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 224, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011369242177402174], 0, 2.946977138519287, 1579886349.3306422], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003107797815223707], 0, 3.385575294494629, 1579886352.1646461], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.125047247158943e-05], 0, 2.8966615200042725, 1579886354.9707801], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.5343924072812224e-05], 0, 2.590092420578003, 1579886357.551216], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.1063031606719794e-05], 0, 2.6968376636505127, 1579886360.2472165], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.056223398438786e-05], 0, 2.7049245834350586, 1579886362.9586349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0016261272029095e-05], 0, 2.813852071762085, 1579886365.7333148], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.299434681718408e-05], 0, 3.0142276287078857, 1579886368.5645978], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.9231728032702364e-05], 0, 2.8966333866119385, 1579886371.3948221], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.437522040634252e-05], 0, 2.8839950561523438, 1579886374.1968892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.504503247025306e-05], 0, 2.723012685775757, 1579886376.9316876], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.287655039656312e-05], 0, 1.3207781314849854, 1579886378.1683953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001560294194206843], 0, 3.0622284412384033, 1579886381.0029464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.264128765227602e-05], 0, 2.7350525856018066, 1579886383.7510014], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 217, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.559231716735388e-05], 0, 1.369931936264038, 1579886384.9880912], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002985432041728763], 0, 1.4894909858703613, 1579886386.2252421], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.3325734290157984e-05], 0, 2.887148141860962, 1579886389.0304112], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020322546406805486], 0, 2.94698429107666, 1579886391.856364], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.594710566069406e-05], 0, 2.8316147327423096, 1579886395.69997], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.667737460453643e-05], 0, 2.887897253036499, 1579886398.54749], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 229, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002283045765806893], 0, 1.540595531463623, 1579886399.7824233], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.904802362836376e-05], 0, 2.8145666122436523, 1579886402.6077867], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.171866186402521e-05], 0, 2.815396308898926, 1579886405.4169197], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003180329907425645], 0, 3.124439239501953, 1579886408.2637525], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.39459355984205e-05], 0, 2.7373881340026855, 1579886411.0019982], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.060832197988249e-05], 0, 2.709710121154785, 1579886413.6987338], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.000156104227192639], 0, 3.0365817546844482, 1579886416.5119047], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0002177672979446991], 0, 2.764735221862793, 1579886419.1439283], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 244, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00026723650801146906], 0, 3.3378467559814453, 1579886421.944722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1000000000.0], 2, 0.19380402565002441, 1579886392.71027], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00019993420400105292], 0, 2.902780532836914, 1579886424.6584134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1000000000.0], 2, 0.29627442359924316, 1579886392.710396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 249, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00030963866538903797], 0, 3.3932301998138428, 1579886427.5306578], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.8881358425148316e-05], 0, 2.7033398151397705, 1579886430.190311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.347019402076205e-05], 0, 2.628131866455078, 1579886432.8457556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.5963553146557795e-05], 0, 2.7820730209350586, 1579886435.5569813], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 207, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.729462341852764e-05], 0, 2.8734970092773438, 1579886438.3580084], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00011550194837822184], 0, 2.840122699737549, 1579886441.1746652], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015505748954178423], 0, 3.045806646347046, 1579886443.9885008], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.6939134610322557e-05], 0, 2.3896877765655518, 1579886446.3694599], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.995369103383014e-05], 0, 2.663909912109375, 1579886449.0566761], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.140060141635204e-05], 0, 2.5884222984313965, 1579886451.669988], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00017280248783248443], 0, 2.9167447090148926, 1579886454.378674], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012096572959337349], 0, 2.974331855773926, 1579886457.2114837], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.9640872240976364e-05], 0, 2.8548686504364014, 1579886460.0406353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.901836963583966e-05], 0, 2.6464202404022217, 1579886462.6778507], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.995038909723805e-05], 0, 2.6194090843200684, 1579886465.2498407], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.979129243952707e-05], 0, 2.614035129547119, 1579886467.870204], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 192, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.8520878728231634e-05], 0, 2.229264974594116, 1579886470.0868123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.364691992572821e-05], 0, 2.682392120361328, 1579886472.748641], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 247, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00031177857084468665], 0, 3.462592363357544, 1579886475.5753045], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.327593780796749e-05], 0, 2.7742605209350586, 1579886478.3254948], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.7749108963488495e-05], 0, 2.8790838718414307, 1579886481.150945], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00029680391802663664], 0, 3.0515172481536865, 1579886483.948365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00017351589769048134], 0, 2.941056489944458, 1579886486.786728], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.391394075018841e-05], 0, 2.996034622192383, 1579886489.6409042], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012031464559315732], 0, 2.890585422515869, 1579886492.4951205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 239, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00020189335656970914], 0, 3.0389857292175293, 1579886495.3363128], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 220, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011524223193641619], 0, 2.9905099868774414, 1579886498.1494684], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 214, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.487135140202152e-05], 0, 2.9281394481658936, 1579886500.9599445], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000138073194478951], 0, 1.3325600624084473, 1579886502.1934834], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.917689013628239e-05], 0, 2.8900599479675293, 1579886505.0111783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 230, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.091440485959397e-05], 0, 4.610948324203491, 1579886509.3203564], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.930098338069937e-05], 0, 2.9150755405426025, 1579886512.1539752], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 243, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003107125238095238], 0, 3.3430116176605225, 1579886514.982844], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.430530995850622e-05], 0, 2.9003684520721436, 1579886517.8250742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 195, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.098336676634272e-05], 0, 2.639880895614624, 1579886521.2761686], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.456009762294887e-05], 0, 2.584371566772461, 1579886523.8640957], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0002548482887801799], 0, 3.1190176010131836, 1579886526.7094913], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.911257087685648e-05], 0, 2.7346057891845703, 1579886529.3813567], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.920858780346645e-05], 0, 2.85107421875, 1579886532.2248802], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.193186826721153e-05], 0, 2.6041808128356934, 1579886534.8464093], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8341494332432956e-05], 0, 2.81649112701416, 1579886537.6486483], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[6.575338607594936e-05], 0, 2.745023727416992, 1579886540.401335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1438068961816664e-05], 0, 2.5698986053466797, 1579886543.0074444], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.016261238169212e-05], 0, 2.502295732498169, 1579886545.5012476], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 196, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.066681027667984e-05], 0, 2.61661434173584, 1579886548.1184776], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.4155119238088822e-05], 0, 2.536315441131592, 1579886550.6594598], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.0001396511091295509], 0, 2.744508981704712, 1579886553.345659], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.849716389873202e-05], 0, 2.8352456092834473, 1579886556.178841], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.697295800446122e-05], 0, 2.7609636783599854, 1579886558.9383318], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.74535946065821e-05], 0, 2.8889482021331787, 1579886561.7674718], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.12658294112807e-05], 0, 2.675126075744629, 1579886564.4554772], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 227, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010320331097089879], 0, 3.1358423233032227, 1579886567.2829742], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 232, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00010332543397915469], 0, 3.1550376415252686, 1579886570.1323378], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[2.0952933816034056e-05], 0, 2.476263999938965, 1579886572.621657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.522813178330513e-05], 0, 2.6951546669006348, 1579886575.3171163], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.1367033191236665e-05], 0, 2.599742889404297, 1579886577.9454236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 206, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.398109320593109e-05], 0, 2.8303451538085938, 1579886580.7350256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.022453102629235e-05], 0, 2.67128586769104, 1579886583.428323], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9237672232071537e-05], 0, 2.6550424098968506, 1579886586.0885506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00014124599345226798], 0, 2.6591169834136963, 1579886588.7333531], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00018236390026531596], 0, 2.9266462326049805, 1579886591.4194067], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4545770797526303e-05], 0, 3.5223917961120605, 1579886594.9740736], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.781564438654666e-05], 0, 3.6434261798858643, 1579886598.5731816], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 213, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.47412684005518e-05], 0, 2.898778200149536, 1579886601.3907413], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00030435953325796115], 0, 3.1130764484405518, 1579886604.2438366], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003151649812197092], 0, 3.0620675086975098, 1579886607.004935], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[9.315372278845407e-05], 0, 1.505833387374878, 1579886608.4423811], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 236, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00014207488164635223], 0, 3.036299228668213, 1579886611.2796326], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.592626378037034e-05], 0, 3.9542081356048584, 1579886615.0458405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00023564216964980545], 0, 2.9777238368988037, 1579886617.7359195], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.000347894966045273], 0, 3.079028606414795, 1579886620.5132582], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.17662093731133e-05], 0, 2.320803165435791, 1579886622.778205], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 225, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[8.476364509939776e-05], 0, 3.086188554763794, 1579886625.5869737], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[8.473386516663846e-05], 0, 1.3248119354248047, 1579886626.8236246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.736774864028115e-05], 0, 2.964754819869995, 1579886629.6630254], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.787424383419689e-05], 0, 2.5888431072235107, 1579886632.257246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014342383411510012], 0, 2.8463096618652344, 1579886635.0612], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011620484614492754], 0, 1.2556779384613037, 1579886636.2958536], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.961372109972717e-05], 0, 2.7516255378723145, 1579886639.034513], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.0807058575353216e-05], 0, 2.7443156242370605, 1579886641.7785335], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 226, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00016175219793515083], 0, 1.537712812423706, 1579886643.0163198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.3252028927973488e-05], 0, 2.3810219764709473, 1579886645.4256656], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0002686828351036925], 0, 3.3517322540283203, 1579886649.238396], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.8873719827257715e-05], 0, 2.7137088775634766, 1579886651.9449506], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.1224862478885136e-05], 0, 2.602783441543579, 1579886654.5675], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0794200706905925e-05], 0, 2.6607306003570557, 1579886657.2239401], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[3.973866552676242e-05], 0, 2.742924690246582, 1579886659.995173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001411979602217724], 0, 2.9040422439575195, 1579886662.8262591], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00011100537450199204], 0, 1.36834716796875, 1579886664.0639176], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.6110067183695555e-05], 0, 2.6909682750701904, 1579886666.773353], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[4.0624059402761426e-05], 0, 2.675255298614502, 1579886669.4595747], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00035348983012020865], 0, 3.057987689971924, 1579886672.219184], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00020565167251312253], 0, 2.9761340618133545, 1579886675.0537012], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[6.782782751997206e-05], 0, 2.766324996948242, 1579886677.801556], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[7.362945361997075e-05], 0, 2.690600872039795, 1579886680.385702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.622183733756243e-05], 0, 2.741445541381836, 1579886683.0962474], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.988676212544439e-05], 0, 2.8555490970611572, 1579886685.8737621], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.482528051629482e-05], 0, 2.808629274368286, 1579886688.5916388], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 201, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.9061897303858465e-05], 0, 1.4338719844818115, 1579886689.8866868], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.901924165092558e-05], 0, 2.7015974521636963, 1579886692.6152565], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.486070830931402e-05], 0, 2.8299365043640137, 1579886695.3972046], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.894302202912566e-05], 0, 2.352257490158081, 1579886697.7857702], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0003125920721483273], 0, 3.0140295028686523, 1579886700.5348282], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015523472994756265], 0, 3.0759146213531494, 1579886703.3591056], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.00014327285199393345], 0, 2.8804666996002197, 1579886706.1957953], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.675853838451268e-05], 0, 2.8860161304473877, 1579886709.0370722], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.422281482094576e-05], 0, 2.8378641605377197, 1579886711.864987], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.7372266297897594e-05], 0, 2.290102243423462, 1579886714.1929464], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[8.479718537748345e-05], 0, 2.905104398727417, 1579886717.0183735], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.506280464103979e-05], 0, 2.6101291179656982, 1579886719.6315365], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[2.4156033812482305e-05], 0, 2.591416597366333, 1579886722.2142246], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00020865378233685033], 0, 3.0400123596191406, 1579886725.0422225], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 215, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[6.428494994585488e-05], 0, 2.9018232822418213, 1579886727.869454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00015748634877869796], 0, 2.8630785942077637, 1579886730.5368264], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 250, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003122867116682739], 0, 3.3969316482543945, 1579886733.3945234], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[0.00014806034236429196], 0, 2.760103225708008, 1579886736.0896647], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[7.40452445092414e-05], 0, 2.7910501956939697, 1579886738.86654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.0001539329207920792], 0, 3.111819267272949, 1579886741.717654], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001424712226640159], 0, 1.3431029319763184, 1579886742.9575346], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.9501229722658296e-05], 0, 2.9439265727996826, 1579886745.7439244], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4460244683290344e-05], 0, 2.7138750553131104, 1579886748.487311], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00012217665490722656], 0, 1.3765928745269775, 1579886749.7222037], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.219815471946595e-05], 0, 2.5007777214050293, 1579886752.2526236], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[5.725129828610344e-05], 0, 2.7275643348693848, 1579886754.9276166], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 246, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.0003103700815972222], 0, 3.37874436378479, 1579886757.7735956], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 221, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[7.739289690771617e-05], 0, 2.980654716491699, 1579886760.5917428], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.848163371585104e-05], 0, 2.216236114501953, 1579886762.8416724], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.131050581373039e-05], 0, 2.835733413696289, 1579886765.6616268], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.008066761165387e-05], 0, 2.9036076068878174, 1579886768.497352], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 204, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.984667988189428e-05], 0, 2.522937536239624, 1579886770.9683325], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7968381936360107e-05], 0, 2.3249874114990234, 1579886773.792623], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.092979773960217e-05], 0, 1.242997407913208, 1579886775.031391], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00028277183350821966], 0, 3.0453543663024902, 1579886777.8836787], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.0215047830279653e-05], 0, 2.719364881515503, 1579886780.639544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.7235794856790885e-05], 0, 2.6743881702423096, 1579886783.3489985], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 202, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.387359372353133e-05], 0, 2.808626651763916, 1579886786.1067657], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.4263477914037385e-05], 0, 2.6339573860168457, 1579886788.7472243], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.922165625933672e-05], 0, 2.763561487197876, 1579886791.5418756], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[3.4704900352521296e-05], 0, 2.84509015083313, 1579886794.3408155], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 1024]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00015604630578512396], 0, 3.110424280166626, 1579886797.1703405], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00011555532166715075], 0, 2.9741880893707275, 1579886799.9803123], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 7, 7], "uint8"], ["TENSOR", [1024, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 7, 7, "uint8"], [1024, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1024]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.329064220130674e-05], 0, 2.630563497543335, 1579886802.6444016], "v": 0.1}
