Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /ad/eng/opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CSA64_behav xil_defaultlib.tb_CSA64 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND_T_3
Compiling module xil_defaultlib.OR_T_4
Compiling module xil_defaultlib.AND_T_2
Compiling module xil_defaultlib.OR_T_3
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.RCA4
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CSA_Block
Compiling module xil_defaultlib.CSA64
Compiling module xil_defaultlib.Verification_64bit
Compiling module xil_defaultlib.tb_CSA64
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CSA64_behav
