###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID 09vlab099.coe.neu.edu)
#  Generated on:      Sat Aug 16 02:06:29 2025
#  Design:            top_soc
#  Command:           report_ccopt_clock_trees -summary -filename work/pnr/reports/final/clock_tree.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                       1638     1307.124     1277.362
Inverters                        0        0.000        0.000
Integrated Clock Gates           0        0.000        0.000
Non-Integrated Clock Gates       0        0.000        0.000
Clock Logic                      0        0.000        0.000
All                           1638     1307.124     1277.362
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     5609.765
Leaf       169.830
Total     5779.595
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       5665.170
Leaf         221.020
Total       5886.190
-----------------------


Clock DAG capacitances:
=======================

----------------------------------------
Type     Gate        Wire       Total
----------------------------------------
Top         0.000      0.000       0.000
Trunk    1277.362    614.134    1891.496
Leaf      127.985     21.595     149.580
Total    1405.346    635.730    2041.076
----------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 132     127.985     0.970       0.011      0.963    1.026
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.199     1508      0.007       0.001      0.003    0.019    {1508 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}         -
Leaf        0.199      132      0.007       0.000      0.007    0.008    {132 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}          -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CLKBUF_X1    buffer    1638      1307.124
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                  (Ohms)                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_32k        67          0        0       0           0           0        0      911      0        0         0          3        1     50.64     9540.39     726.978   360.545  775.806  clk_32k
clk_main       65          0        0       0           0           0        0      727      0        0         0          3        1     38.97     9798.79     580.146   275.185  629.540  clk_main
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max     Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                         (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   132         0        0       0           0           0        0      1638     0        0         0          3      1.08621     1        1     50.640    979.879    1307.124   635.730  1405.346
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.190    3.393    50.640   4.864
Source-sink manhattan distance (um)   0.565    3.756   178.915   7.655
Source-sink resistance (Ohm)          8.679   25.700   979.879  37.449
-----------------------------------------------------------------------

Transition distribution for half-corner typical_delay:setup.late:
=================================================================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.199     1508      0.007       0.001      0.003    0.019    {1508 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}         -
Leaf        0.199      132      0.007       0.000      0.007    0.008    {132 <= 0.119ns, 0 <= 0.159ns, 0 <= 0.179ns, 0 <= 0.189ns, 0 <= 0.199ns}          -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_32k            912                0               0             0            0
clk_main           728                0               0             0            0
---------------------------------------------------------------------------------------
Total             1640                0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1640 clock tree pins with max capacitance violations.
Found a total of 1640 max capacitance violations.
Total violation amount 1713.076fF.

Max capacitance violation summary across all clock trees - Top 10 violations:
=============================================================================

Target and measured capacitances (in fF):

--------------------------------------------------------------------------------------------------------------
Half corner               Violation  Capacitance  Capacitance  Target                     Pin
                          amount     target       achieved     source                     
--------------------------------------------------------------------------------------------------------------
typical_delay:setup.late    6.596       0.200        6.796     library_or_sdc_constraint  CTS_cmf_buf_202398/Z
typical_delay:setup.late    6.021       0.200        6.221     library_or_sdc_constraint  CTS_cmf_buf_125049/Z
typical_delay:setup.late    5.442       0.200        5.642     library_or_sdc_constraint  CTS_cmf_buf_125010/Z
typical_delay:setup.late    5.395       0.200        5.595     library_or_sdc_constraint  CTS_cmf_buf_202406/Z
typical_delay:setup.late    4.611       0.200        4.811     library_or_sdc_constraint  CTS_cmf_buf_125012/Z
typical_delay:setup.late    4.538       0.200        4.738     library_or_sdc_constraint  CTS_cmf_buf_153893/Z
typical_delay:setup.late    4.340       0.200        4.540     library_or_sdc_constraint  CTS_cmf_buf_125013/Z
typical_delay:setup.late    4.306       0.200        4.506     library_or_sdc_constraint  CTS_cmf_buf_202395/Z
typical_delay:setup.late    4.301       0.200        4.501     library_or_sdc_constraint  CTS_cmf_buf_125006/Z
typical_delay:setup.late    4.241       0.200        4.441     library_or_sdc_constraint  CTS_cmf_buf_125045/Z
--------------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner              Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                       Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------------------
clk_32k     typical_delay:setup.early     0.007          0.007         0.017          0.017      ignored          -      ignored          -
clk_32k     typical_delay:setup.late      0.007          0.007         0.017          0.017      explicit      0.500     explicit      0.500
clk_32k     typical_delay:hold.early      0.007          0.007         0.017          0.017      ignored          -      ignored          -
clk_32k     typical_delay:hold.late       0.007          0.007         0.017          0.017      ignored          -      ignored          -
clk_main    typical_delay:setup.early     0.008          0.007         0.019          0.018      ignored          -      ignored          -
clk_main    typical_delay:setup.late      0.008          0.007         0.019          0.018      explicit      0.500     explicit      0.500
clk_main    typical_delay:hold.early      0.008          0.007         0.019          0.018      ignored          -      ignored          -
clk_main    typical_delay:hold.late       0.008          0.007         0.019          0.018      ignored          -      ignored          -
------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000       -313.874      -25.294       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner typical_delay:setup.late

Top Underslews:

------------------------------------
Driving node          Underslew (ns)
------------------------------------
clk_main                  -0.196
clk_32k                   -0.196
CTS_cmf_buf_144064        -0.192
CTS_cmf_buf_133276        -0.192
CTS_csf_buf_02109         -0.192
CTS_csf_buf_02519         -0.192
CTS_cmf_buf_202343        -0.192
CTS_cmf_buf_133277        -0.192
CTS_cmf_buf_202344        -0.192
CTS_cmf_buf_202280        -0.192
------------------------------------

