###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID cad12)
#  Generated on:      Wed Jul  2 18:43:49 2025
#  Design:            cla_4bit
#  Command:           checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -noHtml -outfile checkDesign.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: cla_4bit  
    ------------------------------
    Cells used in the design
    ------------------------------
    MXI2XL  
    OAI2BB1XL  
    AOI21XL  
    ADDHXL  
    INVXL  
    OAI21XL  
    NAND2XL  
    AND3XL  
    AOI222XL  
    AND2X1  
    CLKXOR2X1  
    Number of cells used in the design  11  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    g416__8780  
    g418__4296  
    g420__1474  
    g422  
    g421__4547  
    g419__2683  
    g424  
    g428__6877  
    g429__2391  
    g425__7675  
    g431__7118  
    g432__8757  
    g430  
    g433__1786  
    g434__5953  
    Number of Non-uniquified instances in the design  15  

==============================
Physical Library(LEF) Integrity Check
==============================
Cells with missing LEF: 0  
Cells with missing PG PIN: 0  
Cells with missing dimension: 0  
Cells dimensions not multiple integer of site: 0  
Block cells not covered by obstruction: 0  
Block cells with fixed mask has pins not colorred: 0  
Cells pin with missing direction: 0  
Cells pin with missing geometry: 0  
Cells PG Pins with missing geometry: 0  

==============================
Timing information check
==============================
Cells with missing Timing data: 0  

==============================
SPEF Coverage
==============================
Annotation to Verilog Netlist: 0%  
Annotation to Physical Netlist: 0%  

==============================
Top Level Netlist Check
==============================
Floating Ports: 0  
Ports Connect to multiple Pads: 0  
    ------------------------------
    Port connected to core instances
    ------------------------------
    Port name  # of connections  
    gg  1  
    pg  2  
    cout  1  
    sum[0]  1  
    sum[1]  1  
    sum[2]  1  
    sum[3]  1  
    cin  3  
    b[0]  1  
    b[1]  1  
    b[2]  2  
    b[3]  2  
    a[0]  1  
    a[1]  1  
    a[2]  2  
    a[3]  2  
    Ports connected to core instances  16  

==============================
Instance Pin Check
==============================
    Output pins connected to Power Ground net  0  
    Instances with input pins tied together  0  
    TieHi/Lo term nets not connected to instance's PG terms  0  
    Floating Instance terminals  0  
    Floating IO terms  0  
    Tie Hi/Lo output terms floating  0  
    Output term shorted to Power Ground net  0  

==============================
Primitive Net DRC Check
==============================
Nets with tri-state driver: 0  
Nets with parallel drivers: 0  
Nets with multiple drivers: 0  
Nets with no driver (No FanIn): 0  
Output Floating nets (No FanOut): 0  
High Fanout nets (>50): 0  

==============================
Sub Module Port Definition Check
==============================
Tie Hi/Lo instances connected to output: 0  
Verilog nets with multiple drivers: 0  

==============================
Dont Use Cells Used in Design
==============================
Dont use cells in design: 0  

==============================
I/O Pin Check
==============================
Unplaced I/O Pins: 0  
Floating I/O Pins: 0  
    ------------------------------
    I/O pins connected to non IO insts (fine for a block though)
    ------------------------------
    I/O Pin  Non I/O Instance  
    a[3]  g423__9682  
    a[3]  g434__5953  
    a[2]  g433__1786  
    a[2]  g435__5703  
    a[1]  g431__7118  
    a[0]  g432__8757  
    b[3]  g423__9682  
    b[3]  g434__5953  
    b[2]  g433__1786  
    b[2]  g435__5703  
    b[1]  g431__7118  
    b[0]  g432__8757  
    cin  g420__1474  
    cin  g429__2391  
    cin  g425__7675  
    sum[3]  g416__8780  
    sum[2]  g418__4296  
    sum[1]  g421__4547  
    sum[0]  g429__2391  
    cout  g420__1474  
    pg  g420__1474  
    pg  g426__1309  
    gg  g422  
    I/O Pins connected to Non-IO Insts  16  

==============================
Unplaced IO Pads
==============================
Unplaced I/O Pads: 0  

==============================
Power Ground Nets
==============================
vss : Routed   
vdd : Routed   

==============================
Power/Ground Pin Connectivity
==============================
    ------------------------------
    Instance with no net defined for any PGPin
    ------------------------------
    Instance  
    g416__8780  
    g418__4296  
    g417__3772  
    g420__1474  
    g422  
    g421__4547  
    g423__9682  
    g419__2683  
    g426__1309  
    g424  
    g428__6877  
    g427__2900  
    g429__2391  
    g425__7675  
    g431__7118  
    g432__8757  
    g430  
    g433__1786  
    g434__5953  
    g435__5703  
    Floating Power Ground terms  0  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=20.

==============================
Top level Floorplan Check
==============================
Off-Grid Horizontal Tracks: 0  
Off-Grid Vertical Tracks: 0  
Placement grid on Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
Horizontal GCell Grid off Mfg. grid: 0  
Vertical GCell Grid off Mfg. grid: 0  
Core Row grid not a multiple of Mfg. grid: 0  
AreaIO rows not on core-grid: 0  
BlackBoxes Off Mfg. Grid: 0  
Blocks Off Mfg. Grid: 0  
BlackBoxes Off placement Grid: 0  
Blocks off placement Grid: 0  
Instances not snapped to row site: 0  
Instances not on Mfg. Grid: 0  
PrePlaced hard-macro pins not on routing grid: 0  
Class COVER cell not snapped to manufacture grid: 0  
Floating/Unconnected IO Pins: 0  
Unplaced Io Pins: 0  
IO Pin off Mfg. grid: 0  
Overlapping IO pins: 0  
Modules with off-grid Constraints: 0  
Groups with off-grid Constraints: 0  
Floating/Unconnected Ptn Pins: 0  
Partition Pin off M. Grid: 0  
Unplaced Partition Pins: 0  
Partition Pin outside Partition box: 0  
Overlapping Partition Pins: 0  
Partition Pin Off-Track: 0  
PartitionPower Domain off Grid: 0  
PreRoute not on Mfg. grid: 0  
Off Track Pre-Routes: 0  
Off Grid Power/Ground Pre-routes: 0  
