{
	"folders": [
		{
			"path": "../../Desktop/Verilog"
		},
		{
			"path": ".."
		}
	],
	"settings": {
		"files.associations": {
			"ostream": "cpp",
			"iostream": "cpp",
			"vector": "cpp"
		}
	}
}