// Seed: 2257091885
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_6 = -1;
  wire id_9;
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_1 = -1;
  wor id_4 = id_4, id_5, id_6;
  wire id_7;
  assign module_3.id_1 = 0;
  genvar id_8;
  wire id_9;
  wire id_10;
endmodule
module module_3 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri   id_5,
    id_9,
    input  wire  id_6,
    output tri   id_7
);
  wire id_10;
  xor primCall (id_7, id_5, id_3, id_10, id_6, id_9, id_2);
  module_2 modCall_1 (
      id_6,
      id_0,
      id_4
  );
  always id_9 = id_5 == -1;
  wire id_11;
endmodule
