LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
 
ENTITY risc_v_decoder IS
  PORT(
    bitposition    : in  STD_LOGIC_VECTOR(1 downto 0);
    instruction    : in  STD_LOGIC_VECTOR(31 downto 0);
    rs1, rs2, rd   : out STD_LOGIC_VECTOR(4 downto 0);
	 immediate      : out STD_LOGIC_VECTOR(31 downto 0);
	 opcode, funct7 : out STD_LOGIC_VECTOR(6 downto 0);
	 funct3         : out STD_LOGIC_VECTOR(2 downto 0) 
  );
END risc_v_decoder;
 
ARCHITECTURE logic_function OF risc_v_decoder IS
BEGIN
 
  PROCESS(bitposition, instruction)
  BEGIN
    -- R-type
    IF (bitposition = "00") THEN
	   immediate  <= instruction;
		funct7     <= instruction(31 downto 25);
		rs2        <= instruction(24 downto 20);
		rs1        <= instruction(19 downto 15);
		funct3     <= instruction(14 downto 12);
		rd         <= instruction(11 downto 7);
		opcode     <= instruction(6 downto 0);
	 -- I-type	
	 ELSIF (bitposition = "01") THEN 	   
		funct7     <= "0000000";
		rs2        <= "00000";
		immediate(11 downto 0)  <= instruction(31 downto 20);
		immediate(31 downto 12) <= (others => '0');
		rs1        <= instruction(19 downto 15);
		funct3     <= instruction(14 downto 12);
		rd         <= instruction(11 downto 7);
		opcode     <= instruction(6 downto 0);

	 -- S-type
	 ELSIF (bitposition = "10") THEN
		immediate(11 downto 5)  <= instruction(31 downto 25); 
		immediate(4 downto 0)   <= instruction(11 downto 7); 
		immediate(31 downto 12) <= (others => '0');
		funct7                  <= "0000000";
		rd                      <= "00000";
		rs2                     <= instruction(24 downto 20);
		rs1                     <= instruction(19 downto 15);
		funct3                  <= instruction(14 downto 12);
		opcode                  <= instruction(6 downto 0);
	 -- SB-type
	 ELSIF (bitposition = "11") THEN
		immediate(12)           <= instruction(31); 
		immediate(11)           <= instruction(7);
		immediate(10 downto 5)  <= instruction(30 downto 25); 
		immediate(4 downto 1)   <= instruction(11 downto 8);
		immediate(31 downto 13) <= (others => '0');
		immediate(0)            <= '0';
		funct7                  <= "0000000";
		rd                      <= "00000";
		rs2                     <= instruction(24 downto 20);
		rs1                     <= instruction(19 downto 15);
		funct3                  <= instruction(14 downto 12);
		opcode                  <= instruction(6 downto 0);
	 END IF;
  END PROCESS;
END logic_function;
