#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000009f16b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_00000000009df9f0 .param/l "CLK_FRAME_TB" 1 3 15, +C4<00000000000000000000000000000000000000000000000000000000000000101>;
P_00000000009dfa28 .param/l "CONF_PAR_MAX" 1 3 17, +C4<00000000000000000000000011111111>;
P_00000000009dfa60 .param/l "DATA_BIT_CNT_MAX" 1 3 20, +C4<00000000000000000000000000000111>;
P_00000000009dfa98 .param/l "FRAME" 1 3 13, +C4<00000000000000000000000000000000000000000000000000000000000110100>;
P_00000000009dfad0 .param/l "FRAME_CNT_MAX_1" 1 3 18, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011100>;
P_00000000009dfb08 .param/l "FRAME_CNT_MAX_2" 1 3 19, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000>;
P_00000000009dfb40 .param/l "FRAME_FREQ" 1 3 12, +C4<0000000000000000000000000000000000000000000111010100110000000000>;
P_00000000009dfb78 .param/l "FRAME_TB" 1 3 14, +C4<00000000000000000000000000000000000000000000000000000001000001001>;
P_00000000009dfbb0 .param/l "GEN_CLK_FREQ" 1 3 8, +C4<00000101111101011110000100000000>;
P_00000000009dfbe8 .param/l "TB_CLK_FREQ" 1 3 9, +C4<00111011100110101100101000000000>;
P_00000000009dfc20 .param/l "UART_FREQ" 1 3 10, +C4<00000000000011101010011000000000>;
enum000000000097b6d0 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1,
   "STATE_2" 2
 ;
enum000000000097bf90 .enum2/s (32)
   "CONF_PAR_0" 0,
   "CONF_PAR_1" 1,
   "CONF_PAR_2" 2,
   "CONF_PAR_3" 3,
   "CONF_PAR_4" 4
 ;
S_00000000009f1200 .scope module, "gen" "gen" 4 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "inp";
    .port_info 3 /OUTPUT 1 "out";
P_00000000009dfc60 .param/l "CLK_MHZ" 0 4 4, +C4<00000000000000000000000001100100>;
P_00000000009dfc98 .param/l "CNT_MAX" 1 4 17, +C4<00000000000000000000000000000000000000000000000000000000111110100>;
P_00000000009dfcd0 .param/l "CNT_MIN" 1 4 16, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
P_00000000009dfd08 .param/l "FREQ_KHZ_MAX" 0 4 6, +C4<00000000000000000000000110010000>;
P_00000000009dfd40 .param/l "FREQ_KHZ_MIN" 0 4 5, +C4<00000000000000000000000001100100>;
P_00000000009dfd78 .param/l "GEN_PARAMETER" 0 4 7, +C4<00000000000000000000000011111111>;
o0000000000a091e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f6e10_0 .net "clk", 0 0, o0000000000a091e8;  0 drivers
v00000000009f6b90_0 .var "cnt", 8 0;
o0000000000a09248 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f5fb0_0 .net "en", 0 0, o0000000000a09248;  0 drivers
v00000000009f5dd0_0 .var "gen_param", 7 0;
o0000000000a092a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000009f6870_0 .net "inp", 7 0, o0000000000a092a8;  0 drivers
v00000000009f6c30_0 .var "out", 0 0;
E_00000000009ffdf0 .event posedge, v00000000009f6e10_0;
S_00000000009f08a0 .scope module, "pwm" "pwm" 5 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "out";
P_00000000009f9b50 .param/l "CLK_MHZ" 0 5 4, +C4<00000000000000000000000000110010>;
P_00000000009f9b88 .param/l "DUTY" 0 5 6, +C4<00000000000000000000000000101000>;
P_00000000009f9bc0 .param/l "FREQ_KHZ" 0 5 5, +C4<00000000000000000000000110010000>;
P_00000000009f9bf8 .param/l "cnt_duty" 1 5 15, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>;
P_00000000009f9c30 .param/l "cnt_max" 1 5 14, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
v00000000009f6410_0 .net *"_s0", 97 0, L_0000000000a63ea0;  1 drivers
L_0000000000a80088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009f5e70_0 .net *"_s3", 90 0, L_0000000000a80088;  1 drivers
L_0000000000a800d0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v00000000009f62d0_0 .net/2u *"_s4", 97 0, L_0000000000a800d0;  1 drivers
o0000000000a09458 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f6d70_0 .net "clk", 0 0, o0000000000a09458;  0 drivers
v00000000009f6eb0_0 .var "cnt", 6 0;
v00000000009f6f50_0 .net "out", 0 0, L_0000000000a63680;  1 drivers
o0000000000a094e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f6ff0_0 .net "rst", 0 0, o0000000000a094e8;  0 drivers
E_00000000009ff9b0 .event posedge, v00000000009f6d70_0;
L_0000000000a63ea0 .concat [ 7 91 0 0], v00000000009f6eb0_0, L_0000000000a80088;
L_0000000000a63680 .cmp/gt 98, L_0000000000a800d0, L_0000000000a63ea0;
S_0000000000a08fd0 .scope module, "sync" "sync" 6 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_0000000000a00b30 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
o0000000000a095a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f7130_0 .net "clk", 0 0, o0000000000a095a8;  0 drivers
v00000000009f64b0_0 .var "data", 0 0;
o0000000000a09608 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009f7270_0 .net "data_raw", 0 0, o0000000000a09608;  0 drivers
v00000000009f7090_0 .var "internal", 0 0;
E_00000000009ff170 .event posedge, v00000000009f7130_0;
S_0000000000a079f0 .scope module, "test_entry" "test_entry" 7 4;
 .timescale -9 -9;
P_00000000009d0d20 .param/l "packet_size" 1 7 30, C4<00000000000000000000000001000101>;
P_00000000009d0d58 .param/l "test_data" 1 7 29, C4<011101100100100110010001011001001001100100010110010001011001010101100>;
L_0000000000a01d80 .functor BUFZ 8, L_0000000000a014c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000a01ca0 .functor BUFZ 8, L_0000000000a01450, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000a00ff0 .functor BUFZ 8, L_0000000000a01ae0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000a01d10 .functor BUFZ 8, L_0000000000a01530, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000a01a70 .functor BUFZ 8, L_0000000000a01760, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000009f5a10_0 .array/port v00000000009f5a10, 0;
L_0000000000a014c0 .functor BUFZ 8, v00000000009f5a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000009f5a10_1 .array/port v00000000009f5a10, 1;
L_0000000000a01450 .functor BUFZ 8, v00000000009f5a10_1, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000009f5a10_2 .array/port v00000000009f5a10, 2;
L_0000000000a01ae0 .functor BUFZ 8, v00000000009f5a10_2, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000009f5a10_3 .array/port v00000000009f5a10, 3;
L_0000000000a01530 .functor BUFZ 8, v00000000009f5a10_3, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000009f5a10_4 .array/port v00000000009f5a10, 4;
L_0000000000a01760 .functor BUFZ 8, v00000000009f5a10_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000a63180_0 .var "clk_tb", 0 0;
o0000000000a09f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000a632c0_0 .net "out_tb", 0 0, o0000000000a09f08;  0 drivers
v0000000000a621e0_0 .net "sh_0", 7 0, L_0000000000a01d80;  1 drivers
v0000000000a63e00_0 .net "sh_1", 7 0, L_0000000000a01ca0;  1 drivers
v0000000000a63d60_0 .net "sh_2", 7 0, L_0000000000a00ff0;  1 drivers
v0000000000a635e0_0 .net "sh_3", 7 0, L_0000000000a01d10;  1 drivers
v0000000000a62320_0 .net "sh_4", 7 0, L_0000000000a01a70;  1 drivers
v0000000000a63360 .array "sh_reg_tb", 0 4;
v0000000000a63360_0 .net v0000000000a63360 0, 7 0, L_0000000000a014c0; 1 drivers
v0000000000a63360_1 .net v0000000000a63360 1, 7 0, L_0000000000a01450; 1 drivers
v0000000000a63360_2 .net v0000000000a63360 2, 7 0, L_0000000000a01ae0; 1 drivers
v0000000000a63360_3 .net v0000000000a63360 3, 7 0, L_0000000000a01530; 1 drivers
v0000000000a63360_4 .net v0000000000a63360 4, 7 0, L_0000000000a01760; 1 drivers
v0000000000a63a40_0 .net "state_tb", 1 0, v00000000009f5b50_0;  1 drivers
v0000000000a63400_0 .net "storage_tb", 7 0, v00000000009f5bf0_0;  1 drivers
v0000000000a63900_0 .var "uart_clk_tb", 0 0;
v0000000000a634a0_0 .var "uart_data_tb", 0 0;
S_0000000000a07b80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 43, 7 43 0, S_0000000000a079f0;
 .timescale -9 -9;
v00000000009f7310_0 .var/2s "i", 31 0;
S_0000000000a07540 .scope module, "entry_inst" "entry" 7 20, 8 6 0, S_0000000000a079f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 40 "sh_reg";
    .port_info 3 /OUTPUT 8 "storage";
    .port_info 4 /OUTPUT 2 "state";
v00000000009f6230_0 .net "clk", 0 0, v0000000000a63180_0;  1 drivers
v0000000000a620a0 .array "sh_reg", 0 4;
v0000000000a620a0_0 .net v0000000000a620a0 0, 7 0, v00000000009f5a10_0; 1 drivers
v0000000000a620a0_1 .net v0000000000a620a0 1, 7 0, v00000000009f5a10_1; 1 drivers
v0000000000a620a0_2 .net v0000000000a620a0 2, 7 0, v00000000009f5a10_2; 1 drivers
v0000000000a620a0_3 .net v0000000000a620a0 3, 7 0, v00000000009f5a10_3; 1 drivers
v0000000000a620a0_4 .net v0000000000a620a0 4, 7 0, v00000000009f5a10_4; 1 drivers
v0000000000a62280_0 .net "state", 1 0, v00000000009f5b50_0;  alias, 1 drivers
v0000000000a63540_0 .net "storage", 7 0, v00000000009f5bf0_0;  alias, 1 drivers
v0000000000a63ae0_0 .net "uart_data", 0 0, v0000000000a634a0_0;  1 drivers
S_0000000000a07d10 .scope module, "uart_ins" "uart" 8 26, 9 17 0, S_0000000000a07540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 40 "sh_reg";
    .port_info 3 /OUTPUT 8 "storage";
    .port_info 4 /OUTPUT 2 "state";
P_00000000009d55f0 .param/l "CONF_PAR_MAX" 0 9 18, +C4<00000000000000000000000011111111>;
P_00000000009d5628 .param/l "DATA_BIT_CNT_MAX" 0 9 21, +C4<00000000000000000000000000000111>;
P_00000000009d5660 .param/l "FRAME_CNT_MAX_1" 0 9 19, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011100>;
P_00000000009d5698 .param/l "FRAME_CNT_MAX_2" 0 9 20, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000>;
L_0000000000a01140 .functor BUFZ 1, L_0000000000a010d0, C4<0>, C4<0>, C4<0>;
v00000000009f5650_0 .net "clk", 0 0, v0000000000a63180_0;  alias, 1 drivers
v00000000009f56f0_0 .net "cond_0", 0 0, L_0000000000a62780;  1 drivers
v00000000009f5790_0 .net "cond_1", 0 0, L_0000000000a01140;  1 drivers
v00000000009f5830_0 .net "cond_2", 0 0, L_0000000000a639a0;  1 drivers
v00000000009f6370_0 .var "conf_par_cnt", 2 0;
v00000000009f5f10_0 .var "data_bit_cnt", 2 0;
v00000000009f6190_0 .net "data_edge_n", 0 0, L_0000000000a010d0;  1 drivers
v00000000009f5970_0 .var "frame_cnt", 7 0;
v00000000009f5a10 .array "sh_reg", 0 4, 7 0;
v00000000009f5b50_0 .var "state", 1 0;
v00000000009f5bf0_0 .var "storage", 7 0;
v00000000009f6050_0 .net "uart_data", 0 0, v0000000000a634a0_0;  alias, 1 drivers
L_0000000000a62780 .reduce/nor v00000000009f5f10_0;
L_0000000000a639a0 .reduce/nor v00000000009f5970_0;
S_0000000000a07ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 32, 9 32 0, S_0000000000a07d10;
 .timescale -9 -9;
v00000000009f60f0_0 .var/2s "i", 31 0;
S_0000000000a08030 .scope module, "edge_det_ins" "edge_det" 9 47, 10 1 0, S_0000000000a07d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000a01df0 .functor NOT 1, v00000000009f5c90_0, C4<0>, C4<0>, C4<0>;
L_0000000000a016f0 .functor AND 1, v0000000000a634a0_0, L_0000000000a01df0, C4<1>, C4<1>;
L_0000000000a01920 .functor NOT 1, v0000000000a634a0_0, C4<0>, C4<0>, C4<0>;
L_0000000000a010d0 .functor AND 1, L_0000000000a01920, v00000000009f5c90_0, C4<1>, C4<1>;
L_0000000000a01a00 .functor XOR 1, v0000000000a634a0_0, v00000000009f5c90_0, C4<0>, C4<0>;
v00000000009f5470_0 .net *"_s0", 0 0, L_0000000000a01df0;  1 drivers
v00000000009f6730_0 .net *"_s4", 0 0, L_0000000000a01920;  1 drivers
v00000000009f5ab0_0 .net "clk", 0 0, v0000000000a63180_0;  alias, 1 drivers
v00000000009f5510_0 .net "out", 0 0, L_0000000000a01a00;  1 drivers
v00000000009f58d0_0 .net "out_n", 0 0, L_0000000000a010d0;  alias, 1 drivers
v00000000009f55b0_0 .net "out_p", 0 0, L_0000000000a016f0;  1 drivers
v00000000009f67d0_0 .net "sgn", 0 0, v0000000000a634a0_0;  alias, 1 drivers
v00000000009f5c90_0 .var "sgn_pre", 0 0;
E_00000000009ff9f0 .event posedge, v00000000009f5ab0_0;
    .scope S_00000000009f1200;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009f6c30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000009f5dd0_0, 0, 8;
    %pushi/vec4 379, 0, 9;
    %store/vec4 v00000000009f6b90_0, 0, 9;
    %end;
    .thread T_0, $init;
    .scope S_00000000009f1200;
T_1 ;
    %wait E_00000000009ffdf0;
    %load/vec4 v00000000009f5fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000009f6870_0;
    %assign/vec4 v00000000009f5dd0_0, 0;
T_1.0 ;
    %load/vec4 v00000000009f6b90_0;
    %cmpi/ne 0, 0, 9;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000000009f6b90_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000009f6b90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 124, 0, 65;
    %load/vec4 v00000000009f5dd0_0;
    %pad/u 65;
    %add;
    %pad/u 9;
    %assign/vec4 v00000000009f6b90_0, 0;
    %load/vec4 v00000000009f6c30_0;
    %inv;
    %assign/vec4 v00000000009f6c30_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000009f08a0;
T_2 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v00000000009f6eb0_0, 0, 7;
    %end;
    .thread T_2, $init;
    .scope S_00000000009f08a0;
T_3 ;
    %wait E_00000000009ff9b0;
    %load/vec4 v00000000009f6ff0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000009f6eb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.0, 9;
    %pushi/vec4 124, 0, 65;
    %jmp/1 T_3.1, 9;
T_3.0 ; End of true expr.
    %load/vec4 v00000000009f6eb0_0;
    %pad/u 65;
    %subi 1, 0, 65;
    %jmp/0 T_3.1, 9;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/u 7;
    %assign/vec4 v00000000009f6eb0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000a08fd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009f64b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009f7090_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000000000a08fd0;
T_5 ;
    %wait E_00000000009ff170;
    %load/vec4 v00000000009f7090_0;
    %load/vec4 v00000000009f7270_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000000009f7090_0, 0;
    %assign/vec4 v00000000009f64b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a08030;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009f5c90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000000000a08030;
T_7 ;
    %wait E_00000000009ff9f0;
    %load/vec4 v00000000009f5510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000009f67d0_0;
    %assign/vec4 v00000000009f5c90_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000a07d10;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000009f5bf0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000009f5b50_0, 0, 2;
    %pushi/vec4 156, 0, 8;
    %store/vec4 v00000000009f5970_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000009f5f10_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000009f6370_0, 0, 3;
    %end;
    .thread T_8, $init;
    .scope S_0000000000a07d10;
T_9 ;
    %fork t_1, S_0000000000a07ea0;
    %jmp t_0;
    .scope S_0000000000a07ea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009f60f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000000009f60f0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000009f60f0_0;
    %store/vec4a v00000000009f5a10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000009f60f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000000009f60f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0000000000a07d10;
t_0 %join;
    %end;
    .thread T_9;
    .scope S_0000000000a07d10;
T_10 ;
    %wait E_00000000009ff9f0;
    %load/vec4 v00000000009f5b50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v00000000009f5970_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.3, 8;
    %load/vec4 v00000000009f5970_0;
    %pad/u 97;
    %subi 1, 0, 97;
    %jmp/1 T_10.4, 8;
T_10.3 ; End of true expr.
    %pushi/vec4 104, 0, 97;
    %jmp/0 T_10.4, 8;
 ; End of false expr.
    %blend;
T_10.4;
    %pad/u 8;
    %assign/vec4 v00000000009f5970_0, 0;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v00000000009f5970_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_10.5, 4;
    %load/vec4 v00000000009f5970_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000009f5970_0, 0;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v00000000009f5970_0, 0;
    %load/vec4 v00000000009f5f10_0;
    %subi 1, 0, 3;
    %assign/vec4 v00000000009f5f10_0, 0;
    %load/vec4 v00000000009f6050_0;
    %load/vec4 v00000000009f5bf0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000009f5bf0_0, 0;
T_10.6 ;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %load/vec4 v00000000009f5b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v00000000009f5790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000009f5b50_0, 0;
T_10.11 ;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v00000000009f5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000009f5b50_0, 0;
    %load/vec4 v00000000009f6050_0;
    %load/vec4 v00000000009f5bf0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000009f5bf0_0, 0;
T_10.13 ;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v00000000009f56f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000009f5b50_0, 0;
    %load/vec4 v00000000009f5bf0_0;
    %load/vec4 v00000000009f6370_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f5a10, 0, 4;
    %load/vec4 v00000000009f6370_0;
    %cmpi/ne 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %load/vec4 v00000000009f6370_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %pad/u 3;
    %assign/vec4 v00000000009f6370_0, 0;
    %pushi/vec4 156, 0, 8;
    %assign/vec4 v00000000009f5970_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000009f5f10_0, 0;
T_10.15 ;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000a079f0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0000000000a63180_0;
    %inv;
    %store/vec4 v0000000000a63180_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000a079f0;
T_12 ;
    %delay 521, 0;
    %load/vec4 v0000000000a63900_0;
    %inv;
    %store/vec4 v0000000000a63900_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000a079f0;
T_13 ;
    %delay 73982, 0;
    %vpi_call/w 7 36 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000a079f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a63180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a634a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a63900_0, 0, 1;
    %fork t_3, S_0000000000a07b80;
    %jmp t_2;
    .scope S_0000000000a07b80;
t_3 ;
    %pushi/vec4 69, 0, 32;
    %store/vec4 v00000000009f7310_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000000009f7310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.1, 5;
    %delay 1042, 0;
    %pushi/vec4 3969065673, 0, 33;
    %concati/vec4 3367120043, 0, 34;
    %concati/vec4 0, 0, 2;
    %load/vec4 v00000000009f7310_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000a634a0_0, 0, 1;
    %load/vec4 v00000000009f7310_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %delay 1042, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a634a0_0, 0, 1;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v00000000009f7310_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v00000000009f7310_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0000000000a079f0;
t_2 %join;
    %end;
    .thread T_14;
    .scope S_0000000000a079f0;
T_15 ;
    %vpi_call/w 7 51 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 7 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000a079f0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000000000a079f0;
T_16 ;
    %vpi_call/w 7 56 "$monitor", $stime, " ", v0000000000a63180_0, " ", v0000000000a63900_0, " ", v0000000000a634a0_0, " ", v0000000000a621e0_0, " ", v0000000000a63e00_0, " ", v0000000000a63d60_0, " ", v0000000000a635e0_0, " ", v0000000000a62320_0, " ", v0000000000a632c0_0, " ", v0000000000a63400_0, " ", v0000000000a63a40_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "./common.sv";
    "./modules/gen.sv";
    "./modules/pwm.sv";
    "./modules/sync.sv";
    "tb.sv";
    "./entry.sv";
    "./modules/uart.sv";
    "./modules/edge_det.sv";
