Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: project2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project2"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/ypzou/coe758/project2/project2/project2.vhd" in Library work.
Entity <project2> compiled.
Entity <project2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <project2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <project2> in library <work> (Architecture <behavioral>).
Entity <project2> analyzed. Unit <project2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <project2>.
    Related source file is "/home/student2/ypzou/coe758/project2/project2/project2.vhd".
WARNING:Xst:653 - Signal <paddle2_pos_length_v> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001100100.
WARNING:Xst:653 - Signal <paddle2_pos_length_h> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <paddle2_pos_h1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011000.
WARNING:Xst:653 - Signal <paddle1_pos_length_v> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001100100.
WARNING:Xst:653 - Signal <paddle1_pos_length_h> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <paddle1_pos_h1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000100011.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 8-bit register for signal <Bout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Rout>.
    Found 32-bit register for signal <ball_pos_h1>.
    Found 32-bit adder for signal <ball_pos_h1$addsub0000> created at line 210.
    Found 32-bit 4-to-1 multiplexer for signal <ball_pos_h1$mux0002>.
    Found 32-bit register for signal <ball_pos_v1>.
    Found 32-bit adder for signal <ball_pos_v1$addsub0000> created at line 211.
    Found 32-bit comparator less for signal <ball_pos_v1$cmp_lt0000> created at line 213.
    Found 32-bit 4-to-1 multiplexer for signal <ball_pos_v1$mux0002>.
    Found 3-bit register for signal <ball_speed_h>.
    Found 3-bit adder for signal <ball_speed_h$add0001>.
    Found 32-bit comparator greatequal for signal <ball_speed_h$cmp_ge0000> created at line 195.
    Found 32-bit comparator greatequal for signal <ball_speed_h$cmp_ge0001> created at line 202.
    Found 32-bit comparator greatequal for signal <ball_speed_h$cmp_ge0002> created at line 202.
    Found 32-bit comparator greatequal for signal <ball_speed_h$cmp_ge0003> created at line 206.
    Found 32-bit comparator greatequal for signal <ball_speed_h$cmp_ge0004> created at line 206.
    Found 32-bit comparator greater for signal <ball_speed_h$cmp_gt0000> created at line 202.
    Found 32-bit comparator greater for signal <ball_speed_h$cmp_gt0001> created at line 202.
    Found 32-bit comparator greater for signal <ball_speed_h$cmp_gt0002> created at line 206.
    Found 32-bit comparator greater for signal <ball_speed_h$cmp_gt0003> created at line 206.
    Found 32-bit comparator greater for signal <ball_speed_h$cmp_gt0004> created at line 202.
    Found 32-bit comparator greater for signal <ball_speed_h$cmp_gt0005> created at line 198.
    Found 32-bit comparator lessequal for signal <ball_speed_h$cmp_le0000> created at line 198.
    Found 32-bit comparator lessequal for signal <ball_speed_h$cmp_le0001> created at line 202.
    Found 32-bit comparator lessequal for signal <ball_speed_h$cmp_le0002> created at line 202.
    Found 32-bit comparator lessequal for signal <ball_speed_h$cmp_le0003> created at line 206.
    Found 32-bit comparator lessequal for signal <ball_speed_h$cmp_le0004> created at line 206.
    Found 32-bit comparator less for signal <ball_speed_h$cmp_lt0000> created at line 202.
    Found 32-bit comparator less for signal <ball_speed_h$cmp_lt0001> created at line 202.
    Found 32-bit comparator less for signal <ball_speed_h$cmp_lt0002> created at line 206.
    Found 32-bit comparator less for signal <ball_speed_h$cmp_lt0003> created at line 206.
    Found 3-bit adder for signal <ball_speed_h$share0000>.
    Found 3-bit register for signal <ball_speed_v>.
    Found 3-bit adder for signal <ball_speed_v$add0001>.
    Found 3-bit adder for signal <ball_speed_v$addsub0000> created at line 192.
    Found 32-bit comparator greatequal for signal <ball_speed_v$cmp_ge0000> created at line 188.
    Found 32-bit comparator greater for signal <ball_speed_v$cmp_gt0000> created at line 191.
    Found 32-bit comparator lessequal for signal <ball_speed_v$cmp_le0000> created at line 191.
    Found 1-bit register for signal <ballcolor>.
    Found 32-bit comparator greater for signal <ballcolor$cmp_gt0000> created at line 226.
    Found 32-bit comparator greater for signal <ballcolor$cmp_gt0001> created at line 226.
    Found 32-bit comparator less for signal <ballcolor$cmp_lt0000> created at line 226.
    Found 32-bit comparator less for signal <ballcolor$cmp_lt0001> created at line 223.
    Found 1-bit register for signal <clk25>.
    Found 32-bit up counter for signal <hPos>.
    Found 32-bit comparator greater for signal <HSYNC$cmp_gt0000> created at line 150.
    Found 32-bit comparator lessequal for signal <HSYNC$cmp_le0000> created at line 150.
    Found 1-bit register for signal <newframe>.
    Found 32-bit updown counter for signal <paddle1_pos_v1>.
    Found 32-bit comparator greatequal for signal <paddle1_pos_v1$cmp_ge0000> created at line 240.
    Found 32-bit comparator lessequal for signal <paddle1_pos_v1$cmp_le0000> created at line 237.
    Found 32-bit comparator less for signal <paddle1_pos_v1$cmp_lt0000> created at line 240.
    Found 32-bit updown counter for signal <paddle2_pos_v1>.
    Found 32-bit adder for signal <paddle2_pos_v1$add0000> created at line 246.
    Found 32-bit comparator greatequal for signal <paddle2_pos_v1$cmp_ge0000> created at line 246.
    Found 32-bit comparator lessequal for signal <paddle2_pos_v1$cmp_le0000> created at line 243.
    Found 32-bit comparator less for signal <paddle2_pos_v1$cmp_lt0000> created at line 246.
    Found 32-bit adder for signal <Rout$add0000> created at line 273.
    Found 32-bit adder for signal <Rout$add0001> created at line 273.
    Found 32-bit adder for signal <Rout$add0002> created at line 277.
    Found 32-bit adder for signal <Rout$add0003> created at line 281.
    Found 32-bit adder for signal <Rout$add0004> created at line 281.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 281.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 281.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0000> created at line 258.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0001> created at line 261.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0002> created at line 265.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0003> created at line 273.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0004> created at line 273.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0005> created at line 277.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0006> created at line 277.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0007> created at line 290.
    Found 32-bit comparator less for signal <Rout$cmp_lt0000> created at line 258.
    Found 32-bit comparator less for signal <Rout$cmp_lt0001> created at line 261.
    Found 32-bit comparator less for signal <Rout$cmp_lt0002> created at line 261.
    Found 32-bit comparator less for signal <Rout$cmp_lt0003> created at line 273.
    Found 32-bit comparator less for signal <Rout$cmp_lt0004> created at line 273.
    Found 32-bit comparator less for signal <Rout$cmp_lt0005> created at line 277.
    Found 32-bit comparator less for signal <Rout$cmp_lt0006> created at line 277.
    Found 32-bit comparator less for signal <Rout$cmp_lt0007> created at line 281.
    Found 32-bit comparator less for signal <Rout$cmp_lt0008> created at line 281.
    Found 32-bit comparator less for signal <Rout$cmp_lt0009> created at line 290.
    Found 1-bit register for signal <videoOn>.
    Found 32-bit comparator lessequal for signal <videoOn$cmp_le0000> created at line 174.
    Found 32-bit comparator lessequal for signal <videoOn$cmp_le0001> created at line 174.
    Found 32-bit up counter for signal <vPos>.
    Found 32-bit comparator greater for signal <VSYNC$cmp_gt0000> created at line 162.
    Found 32-bit comparator lessequal for signal <VSYNC$cmp_le0000> created at line 162.
    Summary:
	inferred   4 Counter(s).
	inferred 100 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  60 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <project2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 4
 32-bit adder                                          : 8
# Counters                                             : 4
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 2
# Registers                                            : 13
 1-bit register                                        : 6
 3-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 3
# Comparators                                          : 60
 32-bit comparator greatequal                          : 10
 32-bit comparator greater                             : 19
 32-bit comparator less                                : 19
 32-bit comparator lessequal                           : 12
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 4
 32-bit adder                                          : 8
# Counters                                             : 4
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 2
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 60
 32-bit comparator greatequal                          : 10
 32-bit comparator greater                             : 19
 32-bit comparator less                                : 19
 32-bit comparator lessequal                           : 12
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <project2> is equivalent to the following 7 FFs/Latches, which will be removed : <Gout_1> <Gout_2> <Gout_3> <Gout_4> <Gout_5> <Gout_6> <Gout_7> 
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <project2> is equivalent to the following 7 FFs/Latches, which will be removed : <Rout_1> <Rout_2> <Rout_3> <Rout_4> <Rout_5> <Rout_6> <Rout_7> 
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <project2> is equivalent to the following 7 FFs/Latches, which will be removed : <Bout_1> <Bout_2> <Bout_3> <Bout_4> <Bout_5> <Bout_6> <Bout_7> 

Optimizing unit <project2> ...
WARNING:Xst:1293 - FF/Latch <ball_speed_h_0> has a constant value of 0 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_v_0> has a constant value of 0 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_h_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_v_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_h_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_v_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_h_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_v_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_h_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_speed_v_1> has a constant value of 1 in block <project2>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block project2, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 203
 Flip-Flops                                            : 203

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project2.ngr
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 2626
#      GND                         : 1
#      INV                         : 99
#      LUT1                        : 230
#      LUT2                        : 580
#      LUT2_L                      : 3
#      LUT3                        : 78
#      LUT3_L                      : 1
#      LUT4                        : 216
#      LUT4_D                      : 5
#      MUXCY                       : 1097
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 314
# FlipFlops/Latches                : 203
#      FDE                         : 131
#      FDR                         : 37
#      FDRE                        : 32
#      FDRS                        : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      635  out of   4656    13%  
 Number of Slice Flip Flops:            203  out of   9312     2%  
 Number of 4 input LUTs:               1212  out of   9312    13%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk251                             | BUFG                   | 202   |
CLK                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.900ns (Maximum Frequency: 91.740MHz)
   Minimum input arrival time before clock: 5.864ns
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 10.900ns (frequency: 91.740MHz)
  Total number of paths / destination ports: 623368 / 435
-------------------------------------------------------------------------
Delay:               10.900ns (Levels of Logic = 64)
  Source:            paddle2_pos_v1_3 (FF)
  Destination:       paddle2_pos_v1_31 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: paddle2_pos_v1_3 to paddle2_pos_v1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.690  paddle2_pos_v1_3 (paddle2_pos_v1_3)
     LUT1:I0->O            1   0.612   0.000  Madd_paddle2_pos_v1_add0000_cy<3>_rt (Madd_paddle2_pos_v1_add0000_cy<3>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_paddle2_pos_v1_add0000_cy<3> (Madd_paddle2_pos_v1_add0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<4> (Madd_paddle2_pos_v1_add0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<5> (Madd_paddle2_pos_v1_add0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<6> (Madd_paddle2_pos_v1_add0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<7> (Madd_paddle2_pos_v1_add0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<8> (Madd_paddle2_pos_v1_add0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<9> (Madd_paddle2_pos_v1_add0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<10> (Madd_paddle2_pos_v1_add0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<11> (Madd_paddle2_pos_v1_add0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<12> (Madd_paddle2_pos_v1_add0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<13> (Madd_paddle2_pos_v1_add0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<14> (Madd_paddle2_pos_v1_add0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<15> (Madd_paddle2_pos_v1_add0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_paddle2_pos_v1_add0000_cy<16> (Madd_paddle2_pos_v1_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<17> (Madd_paddle2_pos_v1_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<18> (Madd_paddle2_pos_v1_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<19> (Madd_paddle2_pos_v1_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<20> (Madd_paddle2_pos_v1_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<21> (Madd_paddle2_pos_v1_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<22> (Madd_paddle2_pos_v1_add0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<23> (Madd_paddle2_pos_v1_add0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<24> (Madd_paddle2_pos_v1_add0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<25> (Madd_paddle2_pos_v1_add0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<26> (Madd_paddle2_pos_v1_add0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<27> (Madd_paddle2_pos_v1_add0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd_paddle2_pos_v1_add0000_cy<28> (Madd_paddle2_pos_v1_add0000_cy<28>)
     XORCY:CI->O           3   0.699   0.603  Madd_paddle2_pos_v1_add0000_xor<29> (paddle2_pos_v1_add0000<29>)
     LUT2:I0->O            1   0.612   0.000  Mcompar_paddle2_pos_v1_cmp_ge0000_lut<10> (Mcompar_paddle2_pos_v1_cmp_ge0000_lut<10>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_paddle2_pos_v1_cmp_ge0000_cy<10> (Mcompar_paddle2_pos_v1_cmp_ge0000_cy<10>)
     MUXCY:CI->O          34   0.399   1.142  Mcompar_paddle2_pos_v1_cmp_ge0000_cy<11> (paddle2_pos_v1_cmp_ge0000)
     LUT2:I1->O            1   0.612   0.357  paddle2_pos_v1_and0000_inv2 (paddle2_pos_v1_and0000_inv)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<0> (Mcount_paddle2_pos_v1_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<1> (Mcount_paddle2_pos_v1_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<2> (Mcount_paddle2_pos_v1_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<3> (Mcount_paddle2_pos_v1_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<4> (Mcount_paddle2_pos_v1_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<5> (Mcount_paddle2_pos_v1_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<6> (Mcount_paddle2_pos_v1_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<7> (Mcount_paddle2_pos_v1_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<8> (Mcount_paddle2_pos_v1_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<9> (Mcount_paddle2_pos_v1_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<10> (Mcount_paddle2_pos_v1_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<11> (Mcount_paddle2_pos_v1_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<12> (Mcount_paddle2_pos_v1_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<13> (Mcount_paddle2_pos_v1_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<14> (Mcount_paddle2_pos_v1_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<15> (Mcount_paddle2_pos_v1_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<16> (Mcount_paddle2_pos_v1_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<17> (Mcount_paddle2_pos_v1_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<18> (Mcount_paddle2_pos_v1_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<19> (Mcount_paddle2_pos_v1_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<20> (Mcount_paddle2_pos_v1_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<21> (Mcount_paddle2_pos_v1_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<22> (Mcount_paddle2_pos_v1_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<23> (Mcount_paddle2_pos_v1_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<24> (Mcount_paddle2_pos_v1_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<25> (Mcount_paddle2_pos_v1_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<26> (Mcount_paddle2_pos_v1_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<27> (Mcount_paddle2_pos_v1_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<28> (Mcount_paddle2_pos_v1_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<29> (Mcount_paddle2_pos_v1_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_paddle2_pos_v1_cy<30> (Mcount_paddle2_pos_v1_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_paddle2_pos_v1_xor<31> (Result<31>)
     FDE:D                     0.268          paddle2_pos_v1_31
    ----------------------------------------
    Total                     10.900ns (8.108ns logic, 2.793ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clk25 (clk251)
     FDR:R                     0.795          clk25
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk251'
  Total number of paths / destination ports: 1248 / 128
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 34)
  Source:            SW3 (PAD)
  Destination:       paddle2_pos_v1_31 (FF)
  Destination Clock: clk251 rising

  Data Path: SW3 to paddle2_pos_v1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.106   1.225  SW3_IBUF (SW3_IBUF)
     LUT2:I0->O            1   0.612   0.357  paddle2_pos_v1_and0000_inv2 (paddle2_pos_v1_and0000_inv)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<0> (Mcount_paddle2_pos_v1_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<1> (Mcount_paddle2_pos_v1_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<2> (Mcount_paddle2_pos_v1_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<3> (Mcount_paddle2_pos_v1_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<4> (Mcount_paddle2_pos_v1_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<5> (Mcount_paddle2_pos_v1_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<6> (Mcount_paddle2_pos_v1_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<7> (Mcount_paddle2_pos_v1_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<8> (Mcount_paddle2_pos_v1_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<9> (Mcount_paddle2_pos_v1_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_paddle2_pos_v1_cy<10> (Mcount_paddle2_pos_v1_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<11> (Mcount_paddle2_pos_v1_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<12> (Mcount_paddle2_pos_v1_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<13> (Mcount_paddle2_pos_v1_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<14> (Mcount_paddle2_pos_v1_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<15> (Mcount_paddle2_pos_v1_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<16> (Mcount_paddle2_pos_v1_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<17> (Mcount_paddle2_pos_v1_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<18> (Mcount_paddle2_pos_v1_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<19> (Mcount_paddle2_pos_v1_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<20> (Mcount_paddle2_pos_v1_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<21> (Mcount_paddle2_pos_v1_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<22> (Mcount_paddle2_pos_v1_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<23> (Mcount_paddle2_pos_v1_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<24> (Mcount_paddle2_pos_v1_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<25> (Mcount_paddle2_pos_v1_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<26> (Mcount_paddle2_pos_v1_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<27> (Mcount_paddle2_pos_v1_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<28> (Mcount_paddle2_pos_v1_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_paddle2_pos_v1_cy<29> (Mcount_paddle2_pos_v1_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_paddle2_pos_v1_cy<30> (Mcount_paddle2_pos_v1_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_paddle2_pos_v1_xor<31> (Result<31>)
     FDE:D                     0.268          paddle2_pos_v1_31
    ----------------------------------------
    Total                      5.864ns (4.281ns logic, 1.582ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            Bout_0 (FF)
  Destination:       Bout<7> (PAD)
  Source Clock:      clk251 rising

  Data Path: Bout_0 to Bout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             8   0.514   0.643  Bout_0 (Bout_0)
     OBUF:I->O                 3.169          Bout_7_OBUF (Bout<7>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            clk25 (FF)
  Destination:       DAC_CLK (PAD)
  Source Clock:      CLK rising

  Data Path: clk25 to DAC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clk25 (clk251)
     OBUF:I->O                 3.169          DAC_CLK_OBUF (DAC_CLK)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.56 secs
 
--> 


Total memory usage is 639840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    4 (   0 filtered)

