
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002698  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002820  08002820  00012820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002858  08002858  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002858  08002858  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002858  08002858  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002858  08002858  00012858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800285c  0800285c  0001285c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000a8  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000b4  200000b4  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000083d1  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000128d  00000000  00000000  00028450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000618  00000000  00000000  000296e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000004ac  00000000  00000000  00029cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000196cf  00000000  00000000  0002a1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000857a  00000000  00000000  00043873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00096ab5  00000000  00000000  0004bded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000017bc  00000000  00000000  000e28a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  000e4060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002808 	.word	0x08002808

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002808 	.word	0x08002808

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	; (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <setup>:
#include "main.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
void setup()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	//1 - pin configuration: // alternate config 1 for PA0
	// GPIO setup
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN_Msk; //GPIOA enable
 8000208:	4b47      	ldr	r3, [pc, #284]	; (8000328 <setup+0x124>)
 800020a:	695b      	ldr	r3, [r3, #20]
 800020c:	4a46      	ldr	r2, [pc, #280]	; (8000328 <setup+0x124>)
 800020e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000212:	6153      	str	r3, [r2, #20]

	//set PA0 as alternate function
	GPIOA->MODER &= ~(0x03<<0);
 8000214:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800021e:	f023 0303 	bic.w	r3, r3, #3
 8000222:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 0x2<<0; //set as alternate function
 8000224:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800022e:	f043 0302 	orr.w	r3, r3, #2
 8000232:	6013      	str	r3, [r2, #0]
	//or GPIOA->MODER |= 0x1<<1;

	//set alternate function
	GPIOA-> AFR[0] &= ~(0x0F); //reset
 8000234:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000238:	6a1b      	ldr	r3, [r3, #32]
 800023a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800023e:	f023 030f 	bic.w	r3, r3, #15
 8000242:	6213      	str	r3, [r2, #32]
	GPIOA-> AFR[0] |= 0x01;   // "0001=AF1 TIM 2 uses AF1"
 8000244:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000248:	6a1b      	ldr	r3, [r3, #32]
 800024a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6213      	str	r3, [r2, #32]

	//2 - Timer configuration use TIM2 @ 10KHz

	//Enable clock for port B. IIM 2 setup
	RCC->AHBENR |= (0x01<<18);  //GPIOB enabled
 8000254:	4b34      	ldr	r3, [pc, #208]	; (8000328 <setup+0x124>)
 8000256:	695b      	ldr	r3, [r3, #20]
 8000258:	4a33      	ldr	r2, [pc, #204]	; (8000328 <setup+0x124>)
 800025a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800025e:	6153      	str	r3, [r2, #20]
	__asm ("nop");
 8000260:	bf00      	nop

	//Reset Peripheral
	RCC-> APB1RSTR |= (0x01<<0);
 8000262:	4b31      	ldr	r3, [pc, #196]	; (8000328 <setup+0x124>)
 8000264:	691b      	ldr	r3, [r3, #16]
 8000266:	4a30      	ldr	r2, [pc, #192]	; (8000328 <setup+0x124>)
 8000268:	f043 0301 	orr.w	r3, r3, #1
 800026c:	6113      	str	r3, [r2, #16]
	RCC-> APB1RSTR &= ~(0x01<<0);
 800026e:	4b2e      	ldr	r3, [pc, #184]	; (8000328 <setup+0x124>)
 8000270:	691b      	ldr	r3, [r3, #16]
 8000272:	4a2d      	ldr	r2, [pc, #180]	; (8000328 <setup+0x124>)
 8000274:	f023 0301 	bic.w	r3, r3, #1
 8000278:	6113      	str	r3, [r2, #16]
	__asm ("nop");
 800027a:	bf00      	nop

	//setting 10KHz for TIM2
	TIM2->PSC = 0;         //prescaler tick@ 10us
 800027c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000280:	2200      	movs	r2, #0
 8000282:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 6400-1;       //auto-reload: counts 100 ticks
 8000284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000288:	f641 02ff 	movw	r2, #6399	; 0x18ff
 800028c:	62da      	str	r2, [r3, #44]	; 0x2c

	//3 - PWM Configuration:

	TIM2->CCMR1 &=~(0x03<<0); //Channel 1 as output capture mode
 800028e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000298:	f023 0303 	bic.w	r3, r3, #3
 800029c:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &= ~(0x1007); //reset register
 800029e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002ac:	f023 0307 	bic.w	r3, r3, #7
 80002b0:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= 6 << 4; //output PWM mode 1 "0110"
 80002b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002bc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80002c0:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= 1<<3;//pre-load register, update during event, 1<<11
 80002c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002cc:	f043 0308 	orr.w	r3, r3, #8
 80002d0:	6193      	str	r3, [r2, #24]
	TIM2->CR1 &= ~(7<<4); //mode 1 // edge aligned mode plus direction =0
 80002d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80002e0:	6013      	str	r3, [r2, #0]
	//TIM2->CR1 &= ~(1<<3); //counter stops or continue at next overflow
	TIM2->CCER |= 1; //enable channel 1
 80002e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	6213      	str	r3, [r2, #32]
	TIM2->CR1 |=1 ; //config reg : enable, 1<<0
 80002f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	6013      	str	r3, [r2, #0]
	TIM2->CCR1 = 1600; //25%
 8000302:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000306:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800030a:	635a      	str	r2, [r3, #52]	; 0x34

	//Enable Interrupt

	TIM2->DIER |= 0x1<<0;   //Update interupt flag when it overflow
 800030c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000310:	68db      	ldr	r3, [r3, #12]
 8000312:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000316:	f043 0301 	orr.w	r3, r3, #1
 800031a:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM2_IRQn);  // TIM2 with priority 28 for the interrupt handler
 800031c:	201c      	movs	r0, #28
 800031e:	f7ff ff53 	bl	80001c8 <__NVIC_EnableIRQ>

	}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	40021000 	.word	0x40021000

0800032c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
setup();
 8000330:	f7ff ff68 	bl	8000204 <setup>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000334:	f000 f970 	bl	8000618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000338:	f000 f805 	bl	8000346 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800033c:	f000 f874 	bl	8000428 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000340:	f000 f842 	bl	80003c8 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000344:	e7fe      	b.n	8000344 <main+0x18>

08000346 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	b090      	sub	sp, #64	; 0x40
 800034a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800034c:	f107 0318 	add.w	r3, r7, #24
 8000350:	2228      	movs	r2, #40	; 0x28
 8000352:	2100      	movs	r1, #0
 8000354:	4618      	mov	r0, r3
 8000356:	f002 fa2a 	bl	80027ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	605a      	str	r2, [r3, #4]
 8000362:	609a      	str	r2, [r3, #8]
 8000364:	60da      	str	r2, [r3, #12]
 8000366:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000368:	2302      	movs	r3, #2
 800036a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800036c:	2301      	movs	r3, #1
 800036e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000370:	2310      	movs	r3, #16
 8000372:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000374:	2302      	movs	r3, #2
 8000376:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000378:	2300      	movs	r3, #0
 800037a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800037c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000380:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000382:	f107 0318 	add.w	r3, r7, #24
 8000386:	4618      	mov	r0, r3
 8000388:	f000 fc04 	bl	8000b94 <HAL_RCC_OscConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000392:	f000 f86d 	bl	8000470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000396:	230f      	movs	r3, #15
 8000398:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800039a:	2302      	movs	r3, #2
 800039c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800039e:	2300      	movs	r3, #0
 80003a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003a8:	2300      	movs	r3, #0
 80003aa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	2102      	movs	r1, #2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f001 fc2d 	bl	8001c10 <HAL_RCC_ClockConfig>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80003bc:	f000 f858 	bl	8000470 <Error_Handler>
  }
}
 80003c0:	bf00      	nop
 80003c2:	3740      	adds	r7, #64	; 0x40
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003cc:	4b14      	ldr	r3, [pc, #80]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003ce:	4a15      	ldr	r2, [pc, #84]	; (8000424 <MX_USART2_UART_Init+0x5c>)
 80003d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80003d2:	4b13      	ldr	r3, [pc, #76]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003d4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80003d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003da:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003ee:	220c      	movs	r2, #12
 80003f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003fe:	4b08      	ldr	r3, [pc, #32]	; (8000420 <MX_USART2_UART_Init+0x58>)
 8000400:	2200      	movs	r2, #0
 8000402:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_USART2_UART_Init+0x58>)
 8000406:	2200      	movs	r2, #0
 8000408:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800040a:	4805      	ldr	r0, [pc, #20]	; (8000420 <MX_USART2_UART_Init+0x58>)
 800040c:	f001 fe36 	bl	800207c <HAL_UART_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000416:	f000 f82b 	bl	8000470 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	20000028 	.word	0x20000028
 8000424:	40004400 	.word	0x40004400

08000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800042e:	4b0f      	ldr	r3, [pc, #60]	; (800046c <MX_GPIO_Init+0x44>)
 8000430:	695b      	ldr	r3, [r3, #20]
 8000432:	4a0e      	ldr	r2, [pc, #56]	; (800046c <MX_GPIO_Init+0x44>)
 8000434:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000438:	6153      	str	r3, [r2, #20]
 800043a:	4b0c      	ldr	r3, [pc, #48]	; (800046c <MX_GPIO_Init+0x44>)
 800043c:	695b      	ldr	r3, [r3, #20]
 800043e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000446:	4b09      	ldr	r3, [pc, #36]	; (800046c <MX_GPIO_Init+0x44>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	4a08      	ldr	r2, [pc, #32]	; (800046c <MX_GPIO_Init+0x44>)
 800044c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000450:	6153      	str	r3, [r2, #20]
 8000452:	4b06      	ldr	r3, [pc, #24]	; (800046c <MX_GPIO_Init+0x44>)
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800045a:	603b      	str	r3, [r7, #0]
 800045c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800045e:	bf00      	nop
 8000460:	370c      	adds	r7, #12
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	40021000 	.word	0x40021000

08000470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000474:	b672      	cpsid	i
}
 8000476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000478:	e7fe      	b.n	8000478 <Error_Handler+0x8>
	...

0800047c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000482:	4b0f      	ldr	r3, [pc, #60]	; (80004c0 <HAL_MspInit+0x44>)
 8000484:	699b      	ldr	r3, [r3, #24]
 8000486:	4a0e      	ldr	r2, [pc, #56]	; (80004c0 <HAL_MspInit+0x44>)
 8000488:	f043 0301 	orr.w	r3, r3, #1
 800048c:	6193      	str	r3, [r2, #24]
 800048e:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <HAL_MspInit+0x44>)
 8000490:	699b      	ldr	r3, [r3, #24]
 8000492:	f003 0301 	and.w	r3, r3, #1
 8000496:	607b      	str	r3, [r7, #4]
 8000498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049a:	4b09      	ldr	r3, [pc, #36]	; (80004c0 <HAL_MspInit+0x44>)
 800049c:	69db      	ldr	r3, [r3, #28]
 800049e:	4a08      	ldr	r2, [pc, #32]	; (80004c0 <HAL_MspInit+0x44>)
 80004a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004a4:	61d3      	str	r3, [r2, #28]
 80004a6:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <HAL_MspInit+0x44>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ae:	603b      	str	r3, [r7, #0]
 80004b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004b2:	bf00      	nop
 80004b4:	370c      	adds	r7, #12
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	40021000 	.word	0x40021000

080004c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b08a      	sub	sp, #40	; 0x28
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004cc:	f107 0314 	add.w	r3, r7, #20
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
 80004d6:	609a      	str	r2, [r3, #8]
 80004d8:	60da      	str	r2, [r3, #12]
 80004da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a18      	ldr	r2, [pc, #96]	; (8000544 <HAL_UART_MspInit+0x80>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d129      	bne.n	800053a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004e6:	4b18      	ldr	r3, [pc, #96]	; (8000548 <HAL_UART_MspInit+0x84>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	4a17      	ldr	r2, [pc, #92]	; (8000548 <HAL_UART_MspInit+0x84>)
 80004ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004f0:	61d3      	str	r3, [r2, #28]
 80004f2:	4b15      	ldr	r3, [pc, #84]	; (8000548 <HAL_UART_MspInit+0x84>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004fa:	613b      	str	r3, [r7, #16]
 80004fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fe:	4b12      	ldr	r3, [pc, #72]	; (8000548 <HAL_UART_MspInit+0x84>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	4a11      	ldr	r2, [pc, #68]	; (8000548 <HAL_UART_MspInit+0x84>)
 8000504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000508:	6153      	str	r3, [r2, #20]
 800050a:	4b0f      	ldr	r3, [pc, #60]	; (8000548 <HAL_UART_MspInit+0x84>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000512:	60fb      	str	r3, [r7, #12]
 8000514:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000516:	f248 0304 	movw	r3, #32772	; 0x8004
 800051a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800051c:	2302      	movs	r3, #2
 800051e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000520:	2300      	movs	r3, #0
 8000522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000524:	2303      	movs	r3, #3
 8000526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000528:	2307      	movs	r3, #7
 800052a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052c:	f107 0314 	add.w	r3, r7, #20
 8000530:	4619      	mov	r1, r3
 8000532:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000536:	f000 f9bb 	bl	80008b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800053a:	bf00      	nop
 800053c:	3728      	adds	r7, #40	; 0x28
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40004400 	.word	0x40004400
 8000548:	40021000 	.word	0x40021000

0800054c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000550:	e7fe      	b.n	8000550 <NMI_Handler+0x4>

08000552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <HardFault_Handler+0x4>

08000558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <MemManage_Handler+0x4>

0800055e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000562:	e7fe      	b.n	8000562 <BusFault_Handler+0x4>

08000564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <UsageFault_Handler+0x4>

0800056a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr

08000578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000598:	f000 f884 	bl	80006a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}

080005a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <SystemInit+0x20>)
 80005a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005aa:	4a05      	ldr	r2, [pc, #20]	; (80005c0 <SystemInit+0x20>)
 80005ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	e000ed00 	.word	0xe000ed00

080005c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80005c8:	f7ff ffea 	bl	80005a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005cc:	480c      	ldr	r0, [pc, #48]	; (8000600 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ce:	490d      	ldr	r1, [pc, #52]	; (8000604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d0:	4a0d      	ldr	r2, [pc, #52]	; (8000608 <LoopForever+0xe>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d4:	e002      	b.n	80005dc <LoopCopyDataInit>

080005d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005da:	3304      	adds	r3, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e0:	d3f9      	bcc.n	80005d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e2:	4a0a      	ldr	r2, [pc, #40]	; (800060c <LoopForever+0x12>)
  ldr r4, =_ebss
 80005e4:	4c0a      	ldr	r4, [pc, #40]	; (8000610 <LoopForever+0x16>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e8:	e001      	b.n	80005ee <LoopFillZerobss>

080005ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ec:	3204      	adds	r2, #4

080005ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f0:	d3fb      	bcc.n	80005ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005f2:	f002 f8e5 	bl	80027c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005f6:	f7ff fe99 	bl	800032c <main>

080005fa <LoopForever>:

LoopForever:
    b LoopForever
 80005fa:	e7fe      	b.n	80005fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005fc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000604:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000608:	08002860 	.word	0x08002860
  ldr r2, =_sbss
 800060c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000610:	200000b4 	.word	0x200000b4

08000614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000614:	e7fe      	b.n	8000614 <ADC1_2_IRQHandler>
	...

08000618 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061c:	4b08      	ldr	r3, [pc, #32]	; (8000640 <HAL_Init+0x28>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a07      	ldr	r2, [pc, #28]	; (8000640 <HAL_Init+0x28>)
 8000622:	f043 0310 	orr.w	r3, r3, #16
 8000626:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000628:	2003      	movs	r0, #3
 800062a:	f000 f90d 	bl	8000848 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800062e:	2000      	movs	r0, #0
 8000630:	f000 f808 	bl	8000644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000634:	f7ff ff22 	bl	800047c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000638:	2300      	movs	r3, #0
}
 800063a:	4618      	mov	r0, r3
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40022000 	.word	0x40022000

08000644 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064c:	4b12      	ldr	r3, [pc, #72]	; (8000698 <HAL_InitTick+0x54>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	4b12      	ldr	r3, [pc, #72]	; (800069c <HAL_InitTick+0x58>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4619      	mov	r1, r3
 8000656:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800065a:	fbb3 f3f1 	udiv	r3, r3, r1
 800065e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000662:	4618      	mov	r0, r3
 8000664:	f000 f917 	bl	8000896 <HAL_SYSTICK_Config>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
 8000670:	e00e      	b.n	8000690 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2b0f      	cmp	r3, #15
 8000676:	d80a      	bhi.n	800068e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000678:	2200      	movs	r2, #0
 800067a:	6879      	ldr	r1, [r7, #4]
 800067c:	f04f 30ff 	mov.w	r0, #4294967295
 8000680:	f000 f8ed 	bl	800085e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000684:	4a06      	ldr	r2, [pc, #24]	; (80006a0 <HAL_InitTick+0x5c>)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800068a:	2300      	movs	r3, #0
 800068c:	e000      	b.n	8000690 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800068e:	2301      	movs	r3, #1
}
 8000690:	4618      	mov	r0, r3
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000000 	.word	0x20000000
 800069c:	20000008 	.word	0x20000008
 80006a0:	20000004 	.word	0x20000004

080006a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <HAL_IncTick+0x20>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <HAL_IncTick+0x24>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4413      	add	r3, r2
 80006b4:	4a04      	ldr	r2, [pc, #16]	; (80006c8 <HAL_IncTick+0x24>)
 80006b6:	6013      	str	r3, [r2, #0]
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	20000008 	.word	0x20000008
 80006c8:	200000b0 	.word	0x200000b0

080006cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80006d0:	4b03      	ldr	r3, [pc, #12]	; (80006e0 <HAL_GetTick+0x14>)
 80006d2:	681b      	ldr	r3, [r3, #0]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	200000b0 	.word	0x200000b0

080006e4 <__NVIC_SetPriorityGrouping>:
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f4:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800070c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000716:	4a04      	ldr	r2, [pc, #16]	; (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	60d3      	str	r3, [r2, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_GetPriorityGrouping>:
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <__NVIC_GetPriorityGrouping+0x18>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	f003 0307 	and.w	r3, r3, #7
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000758:	2b00      	cmp	r3, #0
 800075a:	db0a      	blt.n	8000772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	490c      	ldr	r1, [pc, #48]	; (8000794 <__NVIC_SetPriority+0x4c>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	0112      	lsls	r2, r2, #4
 8000768:	b2d2      	uxtb	r2, r2
 800076a:	440b      	add	r3, r1
 800076c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000770:	e00a      	b.n	8000788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4908      	ldr	r1, [pc, #32]	; (8000798 <__NVIC_SetPriority+0x50>)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	3b04      	subs	r3, #4
 8000780:	0112      	lsls	r2, r2, #4
 8000782:	b2d2      	uxtb	r2, r2
 8000784:	440b      	add	r3, r1
 8000786:	761a      	strb	r2, [r3, #24]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000e100 	.word	0xe000e100
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800079c:	b480      	push	{r7}
 800079e:	b089      	sub	sp, #36	; 0x24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	f1c3 0307 	rsb	r3, r3, #7
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	bf28      	it	cs
 80007ba:	2304      	movcs	r3, #4
 80007bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3304      	adds	r3, #4
 80007c2:	2b06      	cmp	r3, #6
 80007c4:	d902      	bls.n	80007cc <NVIC_EncodePriority+0x30>
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	3b03      	subs	r3, #3
 80007ca:	e000      	b.n	80007ce <NVIC_EncodePriority+0x32>
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	43da      	mvns	r2, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	401a      	ands	r2, r3
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e4:	f04f 31ff 	mov.w	r1, #4294967295
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa01 f303 	lsl.w	r3, r1, r3
 80007ee:	43d9      	mvns	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	4313      	orrs	r3, r2
         );
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3724      	adds	r7, #36	; 0x24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
	...

08000804 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3b01      	subs	r3, #1
 8000810:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000814:	d301      	bcc.n	800081a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000816:	2301      	movs	r3, #1
 8000818:	e00f      	b.n	800083a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081a:	4a0a      	ldr	r2, [pc, #40]	; (8000844 <SysTick_Config+0x40>)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	3b01      	subs	r3, #1
 8000820:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000822:	210f      	movs	r1, #15
 8000824:	f04f 30ff 	mov.w	r0, #4294967295
 8000828:	f7ff ff8e 	bl	8000748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800082c:	4b05      	ldr	r3, [pc, #20]	; (8000844 <SysTick_Config+0x40>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000832:	4b04      	ldr	r3, [pc, #16]	; (8000844 <SysTick_Config+0x40>)
 8000834:	2207      	movs	r2, #7
 8000836:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000838:	2300      	movs	r3, #0
}
 800083a:	4618      	mov	r0, r3
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	e000e010 	.word	0xe000e010

08000848 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff ff47 	bl	80006e4 <__NVIC_SetPriorityGrouping>
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b086      	sub	sp, #24
 8000862:	af00      	add	r7, sp, #0
 8000864:	4603      	mov	r3, r0
 8000866:	60b9      	str	r1, [r7, #8]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000870:	f7ff ff5c 	bl	800072c <__NVIC_GetPriorityGrouping>
 8000874:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	68b9      	ldr	r1, [r7, #8]
 800087a:	6978      	ldr	r0, [r7, #20]
 800087c:	f7ff ff8e 	bl	800079c <NVIC_EncodePriority>
 8000880:	4602      	mov	r2, r0
 8000882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000886:	4611      	mov	r1, r2
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff ff5d 	bl	8000748 <__NVIC_SetPriority>
}
 800088e:	bf00      	nop
 8000890:	3718      	adds	r7, #24
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	b082      	sub	sp, #8
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f7ff ffb0 	bl	8000804 <SysTick_Config>
 80008a4:	4603      	mov	r3, r0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b087      	sub	sp, #28
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
 80008b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ba:	2300      	movs	r3, #0
 80008bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008be:	e14e      	b.n	8000b5e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	2101      	movs	r1, #1
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	fa01 f303 	lsl.w	r3, r1, r3
 80008cc:	4013      	ands	r3, r2
 80008ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	f000 8140 	beq.w	8000b58 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	f003 0303 	and.w	r3, r3, #3
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d005      	beq.n	80008f0 <HAL_GPIO_Init+0x40>
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	f003 0303 	and.w	r3, r3, #3
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	d130      	bne.n	8000952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	689b      	ldr	r3, [r3, #8]
 80008f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	2203      	movs	r2, #3
 80008fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000900:	43db      	mvns	r3, r3
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4013      	ands	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	68da      	ldr	r2, [r3, #12]
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	4313      	orrs	r3, r2
 8000918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	693a      	ldr	r2, [r7, #16]
 800091e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000926:	2201      	movs	r2, #1
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43db      	mvns	r3, r3
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	091b      	lsrs	r3, r3, #4
 800093c:	f003 0201 	and.w	r2, r3, #1
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4313      	orrs	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	f003 0303 	and.w	r3, r3, #3
 800095a:	2b03      	cmp	r3, #3
 800095c:	d017      	beq.n	800098e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	68db      	ldr	r3, [r3, #12]
 8000962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	2203      	movs	r2, #3
 800096a:	fa02 f303 	lsl.w	r3, r2, r3
 800096e:	43db      	mvns	r3, r3
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	4013      	ands	r3, r2
 8000974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	689a      	ldr	r2, [r3, #8]
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4313      	orrs	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	f003 0303 	and.w	r3, r3, #3
 8000996:	2b02      	cmp	r3, #2
 8000998:	d123      	bne.n	80009e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	08da      	lsrs	r2, r3, #3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	3208      	adds	r2, #8
 80009a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	f003 0307 	and.w	r3, r3, #7
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	220f      	movs	r2, #15
 80009b2:	fa02 f303 	lsl.w	r3, r2, r3
 80009b6:	43db      	mvns	r3, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4013      	ands	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	691a      	ldr	r2, [r3, #16]
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	f003 0307 	and.w	r3, r3, #7
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	08da      	lsrs	r2, r3, #3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	3208      	adds	r2, #8
 80009dc:	6939      	ldr	r1, [r7, #16]
 80009de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	2203      	movs	r2, #3
 80009ee:	fa02 f303 	lsl.w	r3, r2, r3
 80009f2:	43db      	mvns	r3, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	f003 0203 	and.w	r2, r3, #3
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	f000 809a 	beq.w	8000b58 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a24:	4b55      	ldr	r3, [pc, #340]	; (8000b7c <HAL_GPIO_Init+0x2cc>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	4a54      	ldr	r2, [pc, #336]	; (8000b7c <HAL_GPIO_Init+0x2cc>)
 8000a2a:	f043 0301 	orr.w	r3, r3, #1
 8000a2e:	6193      	str	r3, [r2, #24]
 8000a30:	4b52      	ldr	r3, [pc, #328]	; (8000b7c <HAL_GPIO_Init+0x2cc>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a3c:	4a50      	ldr	r2, [pc, #320]	; (8000b80 <HAL_GPIO_Init+0x2d0>)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	089b      	lsrs	r3, r3, #2
 8000a42:	3302      	adds	r3, #2
 8000a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	f003 0303 	and.w	r3, r3, #3
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	220f      	movs	r2, #15
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	43db      	mvns	r3, r3
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a66:	d013      	beq.n	8000a90 <HAL_GPIO_Init+0x1e0>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a46      	ldr	r2, [pc, #280]	; (8000b84 <HAL_GPIO_Init+0x2d4>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d00d      	beq.n	8000a8c <HAL_GPIO_Init+0x1dc>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a45      	ldr	r2, [pc, #276]	; (8000b88 <HAL_GPIO_Init+0x2d8>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d007      	beq.n	8000a88 <HAL_GPIO_Init+0x1d8>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a44      	ldr	r2, [pc, #272]	; (8000b8c <HAL_GPIO_Init+0x2dc>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d101      	bne.n	8000a84 <HAL_GPIO_Init+0x1d4>
 8000a80:	2303      	movs	r3, #3
 8000a82:	e006      	b.n	8000a92 <HAL_GPIO_Init+0x1e2>
 8000a84:	2305      	movs	r3, #5
 8000a86:	e004      	b.n	8000a92 <HAL_GPIO_Init+0x1e2>
 8000a88:	2302      	movs	r3, #2
 8000a8a:	e002      	b.n	8000a92 <HAL_GPIO_Init+0x1e2>
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	e000      	b.n	8000a92 <HAL_GPIO_Init+0x1e2>
 8000a90:	2300      	movs	r3, #0
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	f002 0203 	and.w	r2, r2, #3
 8000a98:	0092      	lsls	r2, r2, #2
 8000a9a:	4093      	lsls	r3, r2
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000aa2:	4937      	ldr	r1, [pc, #220]	; (8000b80 <HAL_GPIO_Init+0x2d0>)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	089b      	lsrs	r3, r3, #2
 8000aa8:	3302      	adds	r3, #2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ab0:	4b37      	ldr	r3, [pc, #220]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	4013      	ands	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d003      	beq.n	8000ad4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000acc:	693a      	ldr	r2, [r7, #16]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ad4:	4a2e      	ldr	r2, [pc, #184]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ada:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d003      	beq.n	8000afe <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000afe:	4a24      	ldr	r2, [pc, #144]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000b04:	4b22      	ldr	r3, [pc, #136]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4013      	ands	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d003      	beq.n	8000b28 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b28:	4a19      	ldr	r2, [pc, #100]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	43db      	mvns	r3, r3
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d003      	beq.n	8000b52 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b52:	4a0f      	ldr	r2, [pc, #60]	; (8000b90 <HAL_GPIO_Init+0x2e0>)
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	fa22 f303 	lsr.w	r3, r2, r3
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	f47f aea9 	bne.w	80008c0 <HAL_GPIO_Init+0x10>
  }
}
 8000b6e:	bf00      	nop
 8000b70:	bf00      	nop
 8000b72:	371c      	adds	r7, #28
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40010000 	.word	0x40010000
 8000b84:	48000400 	.word	0x48000400
 8000b88:	48000800 	.word	0x48000800
 8000b8c:	48000c00 	.word	0x48000c00
 8000b90:	40010400 	.word	0x40010400

08000b94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ba0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ba4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ba6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000baa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	f001 b823 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f000 817d 	beq.w	8000eca <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bd0:	4bbc      	ldr	r3, [pc, #752]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f003 030c 	and.w	r3, r3, #12
 8000bd8:	2b04      	cmp	r3, #4
 8000bda:	d00c      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bdc:	4bb9      	ldr	r3, [pc, #740]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f003 030c 	and.w	r3, r3, #12
 8000be4:	2b08      	cmp	r3, #8
 8000be6:	d15c      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x10e>
 8000be8:	4bb6      	ldr	r3, [pc, #728]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bf4:	d155      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x10e>
 8000bf6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bfa:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bfe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000c02:	fa93 f3a3 	rbit	r3, r3
 8000c06:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c0a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c0e:	fab3 f383 	clz	r3, r3
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	095b      	lsrs	r3, r3, #5
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d102      	bne.n	8000c28 <HAL_RCC_OscConfig+0x94>
 8000c22:	4ba8      	ldr	r3, [pc, #672]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	e015      	b.n	8000c54 <HAL_RCC_OscConfig+0xc0>
 8000c28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c2c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c30:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000c34:	fa93 f3a3 	rbit	r3, r3
 8000c38:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c40:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c44:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000c50:	4b9c      	ldr	r3, [pc, #624]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c54:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c58:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000c5c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c60:	fa92 f2a2 	rbit	r2, r2
 8000c64:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000c68:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	f042 0220 	orr.w	r2, r2, #32
 8000c76:	b2d2      	uxtb	r2, r2
 8000c78:	f002 021f 	and.w	r2, r2, #31
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c82:	4013      	ands	r3, r2
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	f000 811f 	beq.w	8000ec8 <HAL_RCC_OscConfig+0x334>
 8000c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	f040 8116 	bne.w	8000ec8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	f000 bfaf 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ca6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb2:	d106      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x12e>
 8000cb4:	4b83      	ldr	r3, [pc, #524]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a82      	ldr	r2, [pc, #520]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	e036      	b.n	8000d30 <HAL_RCC_OscConfig+0x19c>
 8000cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cc6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d10c      	bne.n	8000cec <HAL_RCC_OscConfig+0x158>
 8000cd2:	4b7c      	ldr	r3, [pc, #496]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a7b      	ldr	r2, [pc, #492]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000cd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cdc:	6013      	str	r3, [r2, #0]
 8000cde:	4b79      	ldr	r3, [pc, #484]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a78      	ldr	r2, [pc, #480]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000ce4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce8:	6013      	str	r3, [r2, #0]
 8000cea:	e021      	b.n	8000d30 <HAL_RCC_OscConfig+0x19c>
 8000cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cf0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cfc:	d10c      	bne.n	8000d18 <HAL_RCC_OscConfig+0x184>
 8000cfe:	4b71      	ldr	r3, [pc, #452]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a70      	ldr	r2, [pc, #448]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d08:	6013      	str	r3, [r2, #0]
 8000d0a:	4b6e      	ldr	r3, [pc, #440]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a6d      	ldr	r2, [pc, #436]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	e00b      	b.n	8000d30 <HAL_RCC_OscConfig+0x19c>
 8000d18:	4b6a      	ldr	r3, [pc, #424]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a69      	ldr	r2, [pc, #420]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d22:	6013      	str	r3, [r2, #0]
 8000d24:	4b67      	ldr	r3, [pc, #412]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a66      	ldr	r2, [pc, #408]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d2e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d30:	4b64      	ldr	r3, [pc, #400]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d34:	f023 020f 	bic.w	r2, r3, #15
 8000d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	495f      	ldr	r1, [pc, #380]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000d46:	4313      	orrs	r3, r2
 8000d48:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d059      	beq.n	8000e0e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fcb7 	bl	80006cc <HAL_GetTick>
 8000d5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d62:	e00a      	b.n	8000d7a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d64:	f7ff fcb2 	bl	80006cc <HAL_GetTick>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	2b64      	cmp	r3, #100	; 0x64
 8000d72:	d902      	bls.n	8000d7a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000d74:	2303      	movs	r3, #3
 8000d76:	f000 bf43 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
 8000d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d7e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d82:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000d86:	fa93 f3a3 	rbit	r3, r3
 8000d8a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000d8e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d92:	fab3 f383 	clz	r3, r3
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	095b      	lsrs	r3, r3, #5
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d102      	bne.n	8000dac <HAL_RCC_OscConfig+0x218>
 8000da6:	4b47      	ldr	r3, [pc, #284]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	e015      	b.n	8000dd8 <HAL_RCC_OscConfig+0x244>
 8000dac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000db0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000dc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dc4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000dc8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000dcc:	fa93 f3a3 	rbit	r3, r3
 8000dd0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000dd4:	4b3b      	ldr	r3, [pc, #236]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ddc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000de0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000de4:	fa92 f2a2 	rbit	r2, r2
 8000de8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000dec:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000df0:	fab2 f282 	clz	r2, r2
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	f042 0220 	orr.w	r2, r2, #32
 8000dfa:	b2d2      	uxtb	r2, r2
 8000dfc:	f002 021f 	and.w	r2, r2, #31
 8000e00:	2101      	movs	r1, #1
 8000e02:	fa01 f202 	lsl.w	r2, r1, r2
 8000e06:	4013      	ands	r3, r2
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d0ab      	beq.n	8000d64 <HAL_RCC_OscConfig+0x1d0>
 8000e0c:	e05d      	b.n	8000eca <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e0e:	f7ff fc5d 	bl	80006cc <HAL_GetTick>
 8000e12:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e16:	e00a      	b.n	8000e2e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e18:	f7ff fc58 	bl	80006cc <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	2b64      	cmp	r3, #100	; 0x64
 8000e26:	d902      	bls.n	8000e2e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	f000 bee9 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
 8000e2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e32:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e36:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000e3a:	fa93 f3a3 	rbit	r3, r3
 8000e3e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000e42:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e46:	fab3 f383 	clz	r3, r3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	095b      	lsrs	r3, r3, #5
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d102      	bne.n	8000e60 <HAL_RCC_OscConfig+0x2cc>
 8000e5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	e015      	b.n	8000e8c <HAL_RCC_OscConfig+0x2f8>
 8000e60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e64:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e68:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000e6c:	fa93 f3a3 	rbit	r3, r3
 8000e70:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e78:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e7c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000e80:	fa93 f3a3 	rbit	r3, r3
 8000e84:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000e88:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <HAL_RCC_OscConfig+0x330>)
 8000e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e90:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000e94:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e98:	fa92 f2a2 	rbit	r2, r2
 8000e9c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000ea0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000ea4:	fab2 f282 	clz	r2, r2
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	f042 0220 	orr.w	r2, r2, #32
 8000eae:	b2d2      	uxtb	r2, r2
 8000eb0:	f002 021f 	and.w	r2, r2, #31
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eba:	4013      	ands	r3, r2
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1ab      	bne.n	8000e18 <HAL_RCC_OscConfig+0x284>
 8000ec0:	e003      	b.n	8000eca <HAL_RCC_OscConfig+0x336>
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ece:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f000 817d 	beq.w	80011da <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ee0:	4ba6      	ldr	r3, [pc, #664]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00b      	beq.n	8000f04 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000eec:	4ba3      	ldr	r3, [pc, #652]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f003 030c 	and.w	r3, r3, #12
 8000ef4:	2b08      	cmp	r3, #8
 8000ef6:	d172      	bne.n	8000fde <HAL_RCC_OscConfig+0x44a>
 8000ef8:	4ba0      	ldr	r3, [pc, #640]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d16c      	bne.n	8000fde <HAL_RCC_OscConfig+0x44a>
 8000f04:	2302      	movs	r3, #2
 8000f06:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f0a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f0e:	fa93 f3a3 	rbit	r3, r3
 8000f12:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000f16:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f1a:	fab3 f383 	clz	r3, r3
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	095b      	lsrs	r3, r3, #5
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d102      	bne.n	8000f34 <HAL_RCC_OscConfig+0x3a0>
 8000f2e:	4b93      	ldr	r3, [pc, #588]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	e013      	b.n	8000f5c <HAL_RCC_OscConfig+0x3c8>
 8000f34:	2302      	movs	r3, #2
 8000f36:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000f3e:	fa93 f3a3 	rbit	r3, r3
 8000f42:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f46:	2302      	movs	r3, #2
 8000f48:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f4c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000f50:	fa93 f3a3 	rbit	r3, r3
 8000f54:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000f58:	4b88      	ldr	r3, [pc, #544]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000f62:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f66:	fa92 f2a2 	rbit	r2, r2
 8000f6a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000f6e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000f72:	fab2 f282 	clz	r2, r2
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	f042 0220 	orr.w	r2, r2, #32
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	f002 021f 	and.w	r2, r2, #31
 8000f82:	2101      	movs	r1, #1
 8000f84:	fa01 f202 	lsl.w	r2, r1, r2
 8000f88:	4013      	ands	r3, r2
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d00a      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x410>
 8000f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	691b      	ldr	r3, [r3, #16]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d002      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	f000 be2e 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa4:	4b75      	ldr	r3, [pc, #468]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	695b      	ldr	r3, [r3, #20]
 8000fb8:	21f8      	movs	r1, #248	; 0xf8
 8000fba:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fbe:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000fc2:	fa91 f1a1 	rbit	r1, r1
 8000fc6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000fca:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000fce:	fab1 f181 	clz	r1, r1
 8000fd2:	b2c9      	uxtb	r1, r1
 8000fd4:	408b      	lsls	r3, r1
 8000fd6:	4969      	ldr	r1, [pc, #420]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fdc:	e0fd      	b.n	80011da <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fe2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	691b      	ldr	r3, [r3, #16]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	f000 8088 	beq.w	8001100 <HAL_RCC_OscConfig+0x56c>
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000ffa:	fa93 f3a3 	rbit	r3, r3
 8000ffe:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001002:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001006:	fab3 f383 	clz	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001010:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	461a      	mov	r2, r3
 8001018:	2301      	movs	r3, #1
 800101a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101c:	f7ff fb56 	bl	80006cc <HAL_GetTick>
 8001020:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001024:	e00a      	b.n	800103c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001026:	f7ff fb51 	bl	80006cc <HAL_GetTick>
 800102a:	4602      	mov	r2, r0
 800102c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b02      	cmp	r3, #2
 8001034:	d902      	bls.n	800103c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	f000 bde2 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
 800103c:	2302      	movs	r3, #2
 800103e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001042:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001046:	fa93 f3a3 	rbit	r3, r3
 800104a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800104e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001052:	fab3 f383 	clz	r3, r3
 8001056:	b2db      	uxtb	r3, r3
 8001058:	095b      	lsrs	r3, r3, #5
 800105a:	b2db      	uxtb	r3, r3
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b01      	cmp	r3, #1
 8001064:	d102      	bne.n	800106c <HAL_RCC_OscConfig+0x4d8>
 8001066:	4b45      	ldr	r3, [pc, #276]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	e013      	b.n	8001094 <HAL_RCC_OscConfig+0x500>
 800106c:	2302      	movs	r3, #2
 800106e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001072:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001076:	fa93 f3a3 	rbit	r3, r3
 800107a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800107e:	2302      	movs	r3, #2
 8001080:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001084:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001088:	fa93 f3a3 	rbit	r3, r3
 800108c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001090:	4b3a      	ldr	r3, [pc, #232]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8001092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001094:	2202      	movs	r2, #2
 8001096:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800109a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800109e:	fa92 f2a2 	rbit	r2, r2
 80010a2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80010a6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80010aa:	fab2 f282 	clz	r2, r2
 80010ae:	b2d2      	uxtb	r2, r2
 80010b0:	f042 0220 	orr.w	r2, r2, #32
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	f002 021f 	and.w	r2, r2, #31
 80010ba:	2101      	movs	r1, #1
 80010bc:	fa01 f202 	lsl.w	r2, r1, r2
 80010c0:	4013      	ands	r3, r2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d0af      	beq.n	8001026 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c6:	4b2d      	ldr	r3, [pc, #180]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	21f8      	movs	r1, #248	; 0xf8
 80010dc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80010e4:	fa91 f1a1 	rbit	r1, r1
 80010e8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80010ec:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80010f0:	fab1 f181 	clz	r1, r1
 80010f4:	b2c9      	uxtb	r1, r1
 80010f6:	408b      	lsls	r3, r1
 80010f8:	4920      	ldr	r1, [pc, #128]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 80010fa:	4313      	orrs	r3, r2
 80010fc:	600b      	str	r3, [r1, #0]
 80010fe:	e06c      	b.n	80011da <HAL_RCC_OscConfig+0x646>
 8001100:	2301      	movs	r3, #1
 8001102:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001106:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001112:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001116:	fab3 f383 	clz	r3, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001120:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	461a      	mov	r2, r3
 8001128:	2300      	movs	r3, #0
 800112a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112c:	f7ff face 	bl	80006cc <HAL_GetTick>
 8001130:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001134:	e00a      	b.n	800114c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001136:	f7ff fac9 	bl	80006cc <HAL_GetTick>
 800113a:	4602      	mov	r2, r0
 800113c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b02      	cmp	r3, #2
 8001144:	d902      	bls.n	800114c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	f000 bd5a 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
 800114c:	2302      	movs	r3, #2
 800114e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001152:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001156:	fa93 f3a3 	rbit	r3, r3
 800115a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800115e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001162:	fab3 f383 	clz	r3, r3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	095b      	lsrs	r3, r3, #5
 800116a:	b2db      	uxtb	r3, r3
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2b01      	cmp	r3, #1
 8001174:	d104      	bne.n	8001180 <HAL_RCC_OscConfig+0x5ec>
 8001176:	4b01      	ldr	r3, [pc, #4]	; (800117c <HAL_RCC_OscConfig+0x5e8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	e015      	b.n	80011a8 <HAL_RCC_OscConfig+0x614>
 800117c:	40021000 	.word	0x40021000
 8001180:	2302      	movs	r3, #2
 8001182:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001186:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800118a:	fa93 f3a3 	rbit	r3, r3
 800118e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001192:	2302      	movs	r3, #2
 8001194:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001198:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800119c:	fa93 f3a3 	rbit	r3, r3
 80011a0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80011a4:	4bc8      	ldr	r3, [pc, #800]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	2202      	movs	r2, #2
 80011aa:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80011ae:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80011b2:	fa92 f2a2 	rbit	r2, r2
 80011b6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80011ba:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80011be:	fab2 f282 	clz	r2, r2
 80011c2:	b2d2      	uxtb	r2, r2
 80011c4:	f042 0220 	orr.w	r2, r2, #32
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	f002 021f 	and.w	r2, r2, #31
 80011ce:	2101      	movs	r1, #1
 80011d0:	fa01 f202 	lsl.w	r2, r1, r2
 80011d4:	4013      	ands	r3, r2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1ad      	bne.n	8001136 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0308 	and.w	r3, r3, #8
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 8110 	beq.w	8001410 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d079      	beq.n	80012f4 <HAL_RCC_OscConfig+0x760>
 8001200:	2301      	movs	r3, #1
 8001202:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001206:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800120a:	fa93 f3a3 	rbit	r3, r3
 800120e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001212:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001216:	fab3 f383 	clz	r3, r3
 800121a:	b2db      	uxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	4bab      	ldr	r3, [pc, #684]	; (80014cc <HAL_RCC_OscConfig+0x938>)
 8001220:	4413      	add	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	461a      	mov	r2, r3
 8001226:	2301      	movs	r3, #1
 8001228:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800122a:	f7ff fa4f 	bl	80006cc <HAL_GetTick>
 800122e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001232:	e00a      	b.n	800124a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001234:	f7ff fa4a 	bl	80006cc <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d902      	bls.n	800124a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	f000 bcdb 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001250:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001254:	fa93 f3a3 	rbit	r3, r3
 8001258:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800125c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001260:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001264:	2202      	movs	r2, #2
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800126c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	fa93 f2a3 	rbit	r2, r3
 8001276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800127a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001284:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001288:	2202      	movs	r2, #2
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001290:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	fa93 f2a3 	rbit	r2, r3
 800129a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800129e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80012a2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a4:	4b88      	ldr	r3, [pc, #544]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 80012a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ac:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80012b0:	2102      	movs	r1, #2
 80012b2:	6019      	str	r1, [r3, #0]
 80012b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	fa93 f1a3 	rbit	r1, r3
 80012c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012c6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80012ca:	6019      	str	r1, [r3, #0]
  return result;
 80012cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	fab3 f383 	clz	r3, r3
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	f003 031f 	and.w	r3, r3, #31
 80012e6:	2101      	movs	r1, #1
 80012e8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ec:	4013      	ands	r3, r2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0a0      	beq.n	8001234 <HAL_RCC_OscConfig+0x6a0>
 80012f2:	e08d      	b.n	8001410 <HAL_RCC_OscConfig+0x87c>
 80012f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80012fc:	2201      	movs	r2, #1
 80012fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001304:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	fa93 f2a3 	rbit	r2, r3
 800130e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001312:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001316:	601a      	str	r2, [r3, #0]
  return result;
 8001318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800131c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001320:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	b2db      	uxtb	r3, r3
 8001328:	461a      	mov	r2, r3
 800132a:	4b68      	ldr	r3, [pc, #416]	; (80014cc <HAL_RCC_OscConfig+0x938>)
 800132c:	4413      	add	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	461a      	mov	r2, r3
 8001332:	2300      	movs	r3, #0
 8001334:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001336:	f7ff f9c9 	bl	80006cc <HAL_GetTick>
 800133a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800133e:	e00a      	b.n	8001356 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001340:	f7ff f9c4 	bl	80006cc <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d902      	bls.n	8001356 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	f000 bc55 	b.w	8001c00 <HAL_RCC_OscConfig+0x106c>
 8001356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800135a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800135e:	2202      	movs	r2, #2
 8001360:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001366:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	fa93 f2a3 	rbit	r2, r3
 8001370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001374:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800137e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001382:	2202      	movs	r2, #2
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800138a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	fa93 f2a3 	rbit	r2, r3
 8001394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001398:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013a6:	2202      	movs	r2, #2
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	fa93 f2a3 	rbit	r2, r3
 80013b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013bc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80013c0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c2:	4b41      	ldr	r3, [pc, #260]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 80013c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ca:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80013ce:	2102      	movs	r1, #2
 80013d0:	6019      	str	r1, [r3, #0]
 80013d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	fa93 f1a3 	rbit	r1, r3
 80013e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013e4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80013e8:	6019      	str	r1, [r3, #0]
  return result;
 80013ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ee:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	fab3 f383 	clz	r3, r3
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	f003 031f 	and.w	r3, r3, #31
 8001404:	2101      	movs	r1, #1
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	4013      	ands	r3, r2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d197      	bne.n	8001340 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001414:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	2b00      	cmp	r3, #0
 8001422:	f000 81a1 	beq.w	8001768 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 800142e:	69db      	ldr	r3, [r3, #28]
 8001430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d116      	bne.n	8001466 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001438:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 800143a:	69db      	ldr	r3, [r3, #28]
 800143c:	4a22      	ldr	r2, [pc, #136]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 800143e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001442:	61d3      	str	r3, [r2, #28]
 8001444:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800144c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001450:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800145e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001460:	2301      	movs	r3, #1
 8001462:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001466:	4b1a      	ldr	r3, [pc, #104]	; (80014d0 <HAL_RCC_OscConfig+0x93c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800146e:	2b00      	cmp	r3, #0
 8001470:	d11a      	bne.n	80014a8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001472:	4b17      	ldr	r3, [pc, #92]	; (80014d0 <HAL_RCC_OscConfig+0x93c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a16      	ldr	r2, [pc, #88]	; (80014d0 <HAL_RCC_OscConfig+0x93c>)
 8001478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800147c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800147e:	f7ff f925 	bl	80006cc <HAL_GetTick>
 8001482:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001486:	e009      	b.n	800149c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001488:	f7ff f920 	bl	80006cc <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b64      	cmp	r3, #100	; 0x64
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e3b1      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800149c:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <HAL_RCC_OscConfig+0x93c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0ef      	beq.n	8001488 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d10d      	bne.n	80014d4 <HAL_RCC_OscConfig+0x940>
 80014b8:	4b03      	ldr	r3, [pc, #12]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 80014ba:	6a1b      	ldr	r3, [r3, #32]
 80014bc:	4a02      	ldr	r2, [pc, #8]	; (80014c8 <HAL_RCC_OscConfig+0x934>)
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6213      	str	r3, [r2, #32]
 80014c4:	e03c      	b.n	8001540 <HAL_RCC_OscConfig+0x9ac>
 80014c6:	bf00      	nop
 80014c8:	40021000 	.word	0x40021000
 80014cc:	10908120 	.word	0x10908120
 80014d0:	40007000 	.word	0x40007000
 80014d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d10c      	bne.n	80014fe <HAL_RCC_OscConfig+0x96a>
 80014e4:	4bc1      	ldr	r3, [pc, #772]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 80014e6:	6a1b      	ldr	r3, [r3, #32]
 80014e8:	4ac0      	ldr	r2, [pc, #768]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	6213      	str	r3, [r2, #32]
 80014f0:	4bbe      	ldr	r3, [pc, #760]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	4abd      	ldr	r2, [pc, #756]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 80014f6:	f023 0304 	bic.w	r3, r3, #4
 80014fa:	6213      	str	r3, [r2, #32]
 80014fc:	e020      	b.n	8001540 <HAL_RCC_OscConfig+0x9ac>
 80014fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001502:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2b05      	cmp	r3, #5
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x994>
 800150e:	4bb7      	ldr	r3, [pc, #732]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001510:	6a1b      	ldr	r3, [r3, #32]
 8001512:	4ab6      	ldr	r2, [pc, #728]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6213      	str	r3, [r2, #32]
 800151a:	4bb4      	ldr	r3, [pc, #720]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	4ab3      	ldr	r2, [pc, #716]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6213      	str	r3, [r2, #32]
 8001526:	e00b      	b.n	8001540 <HAL_RCC_OscConfig+0x9ac>
 8001528:	4bb0      	ldr	r3, [pc, #704]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	4aaf      	ldr	r2, [pc, #700]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 800152e:	f023 0301 	bic.w	r3, r3, #1
 8001532:	6213      	str	r3, [r2, #32]
 8001534:	4bad      	ldr	r3, [pc, #692]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001536:	6a1b      	ldr	r3, [r3, #32]
 8001538:	4aac      	ldr	r2, [pc, #688]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 800153a:	f023 0304 	bic.w	r3, r3, #4
 800153e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001540:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001544:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 8081 	beq.w	8001654 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001552:	f7ff f8bb 	bl	80006cc <HAL_GetTick>
 8001556:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800155a:	e00b      	b.n	8001574 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800155c:	f7ff f8b6 	bl	80006cc <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f241 3288 	movw	r2, #5000	; 0x1388
 800156c:	4293      	cmp	r3, r2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e345      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
 8001574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001578:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800157c:	2202      	movs	r2, #2
 800157e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001584:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	fa93 f2a3 	rbit	r2, r3
 800158e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001592:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800159c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80015a0:	2202      	movs	r2, #2
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	fa93 f2a3 	rbit	r2, r3
 80015b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80015ba:	601a      	str	r2, [r3, #0]
  return result;
 80015bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80015c4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c6:	fab3 f383 	clz	r3, r3
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	095b      	lsrs	r3, r3, #5
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d102      	bne.n	80015e0 <HAL_RCC_OscConfig+0xa4c>
 80015da:	4b84      	ldr	r3, [pc, #528]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 80015dc:	6a1b      	ldr	r3, [r3, #32]
 80015de:	e013      	b.n	8001608 <HAL_RCC_OscConfig+0xa74>
 80015e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80015e8:	2202      	movs	r2, #2
 80015ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	fa93 f2a3 	rbit	r2, r3
 80015fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015fe:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	4b79      	ldr	r3, [pc, #484]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001608:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800160c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001610:	2102      	movs	r1, #2
 8001612:	6011      	str	r1, [r2, #0]
 8001614:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001618:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	fa92 f1a2 	rbit	r1, r2
 8001622:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001626:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800162a:	6011      	str	r1, [r2, #0]
  return result;
 800162c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001630:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001634:	6812      	ldr	r2, [r2, #0]
 8001636:	fab2 f282 	clz	r2, r2
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	f002 021f 	and.w	r2, r2, #31
 8001646:	2101      	movs	r1, #1
 8001648:	fa01 f202 	lsl.w	r2, r1, r2
 800164c:	4013      	ands	r3, r2
 800164e:	2b00      	cmp	r3, #0
 8001650:	d084      	beq.n	800155c <HAL_RCC_OscConfig+0x9c8>
 8001652:	e07f      	b.n	8001754 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001654:	f7ff f83a 	bl	80006cc <HAL_GetTick>
 8001658:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800165c:	e00b      	b.n	8001676 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800165e:	f7ff f835 	bl	80006cc <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	f241 3288 	movw	r2, #5000	; 0x1388
 800166e:	4293      	cmp	r3, r2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e2c4      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
 8001676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800167e:	2202      	movs	r2, #2
 8001680:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001686:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	fa93 f2a3 	rbit	r2, r3
 8001690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001694:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800169e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80016a2:	2202      	movs	r2, #2
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016aa:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	fa93 f2a3 	rbit	r2, r3
 80016b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80016bc:	601a      	str	r2, [r3, #0]
  return result;
 80016be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016c2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80016c6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016c8:	fab3 f383 	clz	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	095b      	lsrs	r3, r3, #5
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f043 0302 	orr.w	r3, r3, #2
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d102      	bne.n	80016e2 <HAL_RCC_OscConfig+0xb4e>
 80016dc:	4b43      	ldr	r3, [pc, #268]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	e013      	b.n	800170a <HAL_RCC_OscConfig+0xb76>
 80016e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80016ea:	2202      	movs	r2, #2
 80016ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	fa93 f2a3 	rbit	r2, r3
 80016fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001700:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	4b39      	ldr	r3, [pc, #228]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800170e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001712:	2102      	movs	r1, #2
 8001714:	6011      	str	r1, [r2, #0]
 8001716:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800171a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	fa92 f1a2 	rbit	r1, r2
 8001724:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001728:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800172c:	6011      	str	r1, [r2, #0]
  return result;
 800172e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001732:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001736:	6812      	ldr	r2, [r2, #0]
 8001738:	fab2 f282 	clz	r2, r2
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	f002 021f 	and.w	r2, r2, #31
 8001748:	2101      	movs	r1, #1
 800174a:	fa01 f202 	lsl.w	r2, r1, r2
 800174e:	4013      	ands	r3, r2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d184      	bne.n	800165e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001754:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001758:	2b01      	cmp	r3, #1
 800175a:	d105      	bne.n	8001768 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800175c:	4b23      	ldr	r3, [pc, #140]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	4a22      	ldr	r2, [pc, #136]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 8001762:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001766:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001768:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800176c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	2b00      	cmp	r3, #0
 8001776:	f000 8242 	beq.w	8001bfe <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <HAL_RCC_OscConfig+0xc58>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 030c 	and.w	r3, r3, #12
 8001782:	2b08      	cmp	r3, #8
 8001784:	f000 8213 	beq.w	8001bae <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001788:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800178c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	2b02      	cmp	r3, #2
 8001796:	f040 8162 	bne.w	8001a5e <HAL_RCC_OscConfig+0xeca>
 800179a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800179e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80017a2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ac:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ba:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80017be:	601a      	str	r2, [r3, #0]
  return result;
 80017c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80017c8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ca:	fab3 f383 	clz	r3, r3
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	461a      	mov	r2, r3
 80017dc:	2300      	movs	r3, #0
 80017de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e0:	f7fe ff74 	bl	80006cc <HAL_GetTick>
 80017e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017e8:	e00c      	b.n	8001804 <HAL_RCC_OscConfig+0xc70>
 80017ea:	bf00      	nop
 80017ec:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f0:	f7fe ff6c 	bl	80006cc <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e1fd      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
 8001804:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001808:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800180c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001810:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001816:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	fa93 f2a3 	rbit	r2, r3
 8001820:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001824:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001828:	601a      	str	r2, [r3, #0]
  return result;
 800182a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800182e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001832:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001834:	fab3 f383 	clz	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	095b      	lsrs	r3, r3, #5
 800183c:	b2db      	uxtb	r3, r3
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b01      	cmp	r3, #1
 8001846:	d102      	bne.n	800184e <HAL_RCC_OscConfig+0xcba>
 8001848:	4bb0      	ldr	r3, [pc, #704]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	e027      	b.n	800189e <HAL_RCC_OscConfig+0xd0a>
 800184e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001852:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001856:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800185a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001860:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	fa93 f2a3 	rbit	r2, r3
 800186a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800186e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001878:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800187c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001886:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	fa93 f2a3 	rbit	r2, r3
 8001890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001894:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	4b9c      	ldr	r3, [pc, #624]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 800189c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018a2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80018a6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018aa:	6011      	str	r1, [r2, #0]
 80018ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018b0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80018b4:	6812      	ldr	r2, [r2, #0]
 80018b6:	fa92 f1a2 	rbit	r1, r2
 80018ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018be:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80018c2:	6011      	str	r1, [r2, #0]
  return result;
 80018c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018c8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	fab2 f282 	clz	r2, r2
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	f042 0220 	orr.w	r2, r2, #32
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	f002 021f 	and.w	r2, r2, #31
 80018de:	2101      	movs	r1, #1
 80018e0:	fa01 f202 	lsl.w	r2, r1, r2
 80018e4:	4013      	ands	r3, r2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d182      	bne.n	80017f0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018ea:	4b88      	ldr	r3, [pc, #544]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80018fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001902:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	430b      	orrs	r3, r1
 800190c:	497f      	ldr	r1, [pc, #508]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 800190e:	4313      	orrs	r3, r2
 8001910:	604b      	str	r3, [r1, #4]
 8001912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001916:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800191a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800191e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001920:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001924:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	fa93 f2a3 	rbit	r2, r3
 800192e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001932:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001936:	601a      	str	r2, [r3, #0]
  return result;
 8001938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001940:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001942:	fab3 f383 	clz	r3, r3
 8001946:	b2db      	uxtb	r3, r3
 8001948:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800194c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	461a      	mov	r2, r3
 8001954:	2301      	movs	r3, #1
 8001956:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7fe feb8 	bl	80006cc <HAL_GetTick>
 800195c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001960:	e009      	b.n	8001976 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001962:	f7fe feb3 	bl	80006cc <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e144      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
 8001976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800197e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001982:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001984:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001988:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	fa93 f2a3 	rbit	r2, r3
 8001992:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001996:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800199a:	601a      	str	r2, [r3, #0]
  return result;
 800199c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80019a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a6:	fab3 f383 	clz	r3, r3
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	095b      	lsrs	r3, r3, #5
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d102      	bne.n	80019c0 <HAL_RCC_OscConfig+0xe2c>
 80019ba:	4b54      	ldr	r3, [pc, #336]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	e027      	b.n	8001a10 <HAL_RCC_OscConfig+0xe7c>
 80019c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80019c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	fa93 f2a3 	rbit	r2, r3
 80019dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ea:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80019ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	fa93 f2a3 	rbit	r2, r3
 8001a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a06:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a14:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a18:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a1c:	6011      	str	r1, [r2, #0]
 8001a1e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a22:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001a26:	6812      	ldr	r2, [r2, #0]
 8001a28:	fa92 f1a2 	rbit	r1, r2
 8001a2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a30:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a34:	6011      	str	r1, [r2, #0]
  return result;
 8001a36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a3a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	fab2 f282 	clz	r2, r2
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	f042 0220 	orr.w	r2, r2, #32
 8001a4a:	b2d2      	uxtb	r2, r2
 8001a4c:	f002 021f 	and.w	r2, r2, #31
 8001a50:	2101      	movs	r1, #1
 8001a52:	fa01 f202 	lsl.w	r2, r1, r2
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d082      	beq.n	8001962 <HAL_RCC_OscConfig+0xdce>
 8001a5c:	e0cf      	b.n	8001bfe <HAL_RCC_OscConfig+0x106a>
 8001a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a62:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001a66:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a70:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	fa93 f2a3 	rbit	r2, r3
 8001a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a7e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a82:	601a      	str	r2, [r3, #0]
  return result;
 8001a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a88:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a8c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8e:	fab3 f383 	clz	r3, r3
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a98:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7fe fe12 	bl	80006cc <HAL_GetTick>
 8001aa8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aac:	e009      	b.n	8001ac2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aae:	f7fe fe0d 	bl	80006cc <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e09e      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
 8001ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001aca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ace:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	fa93 f2a3 	rbit	r2, r3
 8001ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001ae6:	601a      	str	r2, [r3, #0]
  return result;
 8001ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aec:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001af0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af2:	fab3 f383 	clz	r3, r3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	095b      	lsrs	r3, r3, #5
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d104      	bne.n	8001b10 <HAL_RCC_OscConfig+0xf7c>
 8001b06:	4b01      	ldr	r3, [pc, #4]	; (8001b0c <HAL_RCC_OscConfig+0xf78>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	e029      	b.n	8001b60 <HAL_RCC_OscConfig+0xfcc>
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b14:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b22:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	fa93 f2a3 	rbit	r2, r3
 8001b2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b30:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b3a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b48:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	fa93 f2a3 	rbit	r2, r3
 8001b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b56:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	4b2b      	ldr	r3, [pc, #172]	; (8001c0c <HAL_RCC_OscConfig+0x1078>)
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b64:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001b68:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b6c:	6011      	str	r1, [r2, #0]
 8001b6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b72:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001b76:	6812      	ldr	r2, [r2, #0]
 8001b78:	fa92 f1a2 	rbit	r1, r2
 8001b7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b80:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b84:	6011      	str	r1, [r2, #0]
  return result;
 8001b86:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b8a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	fab2 f282 	clz	r2, r2
 8001b94:	b2d2      	uxtb	r2, r2
 8001b96:	f042 0220 	orr.w	r2, r2, #32
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	f002 021f 	and.w	r2, r2, #31
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d180      	bne.n	8001aae <HAL_RCC_OscConfig+0xf1a>
 8001bac:	e027      	b.n	8001bfe <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d101      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e01e      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bc2:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_RCC_OscConfig+0x1078>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001bca:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001bce:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d10b      	bne.n	8001bfa <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001be2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001be6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d001      	beq.n	8001bfe <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000

08001c10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b09e      	sub	sp, #120	; 0x78
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e162      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c28:	4b90      	ldr	r3, [pc, #576]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d910      	bls.n	8001c58 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c36:	4b8d      	ldr	r3, [pc, #564]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f023 0207 	bic.w	r2, r3, #7
 8001c3e:	498b      	ldr	r1, [pc, #556]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c46:	4b89      	ldr	r3, [pc, #548]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d001      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e14a      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d008      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c64:	4b82      	ldr	r3, [pc, #520]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	497f      	ldr	r1, [pc, #508]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f000 80dc 	beq.w	8001e3c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d13c      	bne.n	8001d06 <HAL_RCC_ClockConfig+0xf6>
 8001c8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c90:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c94:	fa93 f3a3 	rbit	r3, r3
 8001c98:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c9c:	fab3 f383 	clz	r3, r3
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	095b      	lsrs	r3, r3, #5
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d102      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xa6>
 8001cb0:	4b6f      	ldr	r3, [pc, #444]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	e00f      	b.n	8001cd6 <HAL_RCC_ClockConfig+0xc6>
 8001cb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001cbe:	fa93 f3a3 	rbit	r3, r3
 8001cc2:	667b      	str	r3, [r7, #100]	; 0x64
 8001cc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cc8:	663b      	str	r3, [r7, #96]	; 0x60
 8001cca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ccc:	fa93 f3a3 	rbit	r3, r3
 8001cd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001cd2:	4b67      	ldr	r3, [pc, #412]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cda:	65ba      	str	r2, [r7, #88]	; 0x58
 8001cdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001cde:	fa92 f2a2 	rbit	r2, r2
 8001ce2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ce4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ce6:	fab2 f282 	clz	r2, r2
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	f042 0220 	orr.w	r2, r2, #32
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	f002 021f 	and.w	r2, r2, #31
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d17b      	bne.n	8001dfa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e0f3      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d13c      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x178>
 8001d0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d12:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d16:	fa93 f3a3 	rbit	r3, r3
 8001d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001d1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d1e:	fab3 f383 	clz	r3, r3
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	095b      	lsrs	r3, r3, #5
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d102      	bne.n	8001d38 <HAL_RCC_ClockConfig+0x128>
 8001d32:	4b4f      	ldr	r3, [pc, #316]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	e00f      	b.n	8001d58 <HAL_RCC_ClockConfig+0x148>
 8001d38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d3c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	647b      	str	r3, [r7, #68]	; 0x44
 8001d46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d4a:	643b      	str	r3, [r7, #64]	; 0x40
 8001d4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d54:	4b46      	ldr	r3, [pc, #280]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d5c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d60:	fa92 f2a2 	rbit	r2, r2
 8001d64:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d68:	fab2 f282 	clz	r2, r2
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	f042 0220 	orr.w	r2, r2, #32
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	f002 021f 	and.w	r2, r2, #31
 8001d78:	2101      	movs	r1, #1
 8001d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d13a      	bne.n	8001dfa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0b2      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
 8001d88:	2302      	movs	r3, #2
 8001d8a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d8e:	fa93 f3a3 	rbit	r3, r3
 8001d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d96:	fab3 f383 	clz	r3, r3
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	095b      	lsrs	r3, r3, #5
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d102      	bne.n	8001db0 <HAL_RCC_ClockConfig+0x1a0>
 8001daa:	4b31      	ldr	r3, [pc, #196]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	e00d      	b.n	8001dcc <HAL_RCC_ClockConfig+0x1bc>
 8001db0:	2302      	movs	r3, #2
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db6:	fa93 f3a3 	rbit	r3, r3
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	623b      	str	r3, [r7, #32]
 8001dc0:	6a3b      	ldr	r3, [r7, #32]
 8001dc2:	fa93 f3a3 	rbit	r3, r3
 8001dc6:	61fb      	str	r3, [r7, #28]
 8001dc8:	4b29      	ldr	r3, [pc, #164]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	2202      	movs	r2, #2
 8001dce:	61ba      	str	r2, [r7, #24]
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	fa92 f2a2 	rbit	r2, r2
 8001dd6:	617a      	str	r2, [r7, #20]
  return result;
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	fab2 f282 	clz	r2, r2
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	f042 0220 	orr.w	r2, r2, #32
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	f002 021f 	and.w	r2, r2, #31
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f202 	lsl.w	r2, r1, r2
 8001df0:	4013      	ands	r3, r2
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e079      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dfa:	4b1d      	ldr	r3, [pc, #116]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f023 0203 	bic.w	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	491a      	ldr	r1, [pc, #104]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e0c:	f7fe fc5e 	bl	80006cc <HAL_GetTick>
 8001e10:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e12:	e00a      	b.n	8001e2a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e14:	f7fe fc5a 	bl	80006cc <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e061      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2a:	4b11      	ldr	r3, [pc, #68]	; (8001e70 <HAL_RCC_ClockConfig+0x260>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 020c 	and.w	r2, r3, #12
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d1eb      	bne.n	8001e14 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d214      	bcs.n	8001e74 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b08      	ldr	r3, [pc, #32]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f023 0207 	bic.w	r2, r3, #7
 8001e52:	4906      	ldr	r1, [pc, #24]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <HAL_RCC_ClockConfig+0x25c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d005      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e040      	b.n	8001eee <HAL_RCC_ClockConfig+0x2de>
 8001e6c:	40022000 	.word	0x40022000
 8001e70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0304 	and.w	r3, r3, #4
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d008      	beq.n	8001e92 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e80:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	491a      	ldr	r1, [pc, #104]	; (8001ef8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0308 	and.w	r3, r3, #8
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d009      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e9e:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <HAL_RCC_ClockConfig+0x2e8>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	00db      	lsls	r3, r3, #3
 8001eac:	4912      	ldr	r1, [pc, #72]	; (8001ef8 <HAL_RCC_ClockConfig+0x2e8>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001eb2:	f000 f829 	bl	8001f08 <HAL_RCC_GetSysClockFreq>
 8001eb6:	4601      	mov	r1, r0
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <HAL_RCC_ClockConfig+0x2e8>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ec0:	22f0      	movs	r2, #240	; 0xf0
 8001ec2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	fa92 f2a2 	rbit	r2, r2
 8001eca:	60fa      	str	r2, [r7, #12]
  return result;
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	fab2 f282 	clz	r2, r2
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	40d3      	lsrs	r3, r2
 8001ed6:	4a09      	ldr	r2, [pc, #36]	; (8001efc <HAL_RCC_ClockConfig+0x2ec>)
 8001ed8:	5cd3      	ldrb	r3, [r2, r3]
 8001eda:	fa21 f303 	lsr.w	r3, r1, r3
 8001ede:	4a08      	ldr	r2, [pc, #32]	; (8001f00 <HAL_RCC_ClockConfig+0x2f0>)
 8001ee0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001ee2:	4b08      	ldr	r3, [pc, #32]	; (8001f04 <HAL_RCC_ClockConfig+0x2f4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fbac 	bl	8000644 <HAL_InitTick>
  
  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3778      	adds	r7, #120	; 0x78
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	08002820 	.word	0x08002820
 8001f00:	20000000 	.word	0x20000000
 8001f04:	20000004 	.word	0x20000004

08001f08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b08b      	sub	sp, #44	; 0x2c
 8001f0c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	2300      	movs	r3, #0
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001f22:	4b29      	ldr	r3, [pc, #164]	; (8001fc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	d002      	beq.n	8001f38 <HAL_RCC_GetSysClockFreq+0x30>
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d003      	beq.n	8001f3e <HAL_RCC_GetSysClockFreq+0x36>
 8001f36:	e03c      	b.n	8001fb2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f38:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f3a:	623b      	str	r3, [r7, #32]
      break;
 8001f3c:	e03c      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f44:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f48:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	fa92 f2a2 	rbit	r2, r2
 8001f50:	607a      	str	r2, [r7, #4]
  return result;
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	fab2 f282 	clz	r2, r2
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	40d3      	lsrs	r3, r2
 8001f5c:	4a1c      	ldr	r2, [pc, #112]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f5e:	5cd3      	ldrb	r3, [r2, r3]
 8001f60:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f62:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	220f      	movs	r2, #15
 8001f6c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	fa92 f2a2 	rbit	r2, r2
 8001f74:	60fa      	str	r2, [r7, #12]
  return result;
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	fab2 f282 	clz	r2, r2
 8001f7c:	b2d2      	uxtb	r2, r2
 8001f7e:	40d3      	lsrs	r3, r2
 8001f80:	4a14      	ldr	r2, [pc, #80]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f82:	5cd3      	ldrb	r3, [r2, r3]
 8001f84:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d008      	beq.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f90:	4a0e      	ldr	r2, [pc, #56]	; (8001fcc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	fb02 f303 	mul.w	r3, r2, r3
 8001f9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001fa0:	e004      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	4a0c      	ldr	r2, [pc, #48]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	623b      	str	r3, [r7, #32]
      break;
 8001fb0:	e002      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fb4:	623b      	str	r3, [r7, #32]
      break;
 8001fb6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	372c      	adds	r7, #44	; 0x2c
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	007a1200 	.word	0x007a1200
 8001fd0:	08002838 	.word	0x08002838
 8001fd4:	08002848 	.word	0x08002848
 8001fd8:	003d0900 	.word	0x003d0900

08001fdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe0:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20000000 	.word	0x20000000

08001ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001ffa:	f7ff ffef 	bl	8001fdc <HAL_RCC_GetHCLKFreq>
 8001ffe:	4601      	mov	r1, r0
 8002000:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002008:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800200c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	fa92 f2a2 	rbit	r2, r2
 8002014:	603a      	str	r2, [r7, #0]
  return result;
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	fab2 f282 	clz	r2, r2
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	40d3      	lsrs	r3, r2
 8002020:	4a04      	ldr	r2, [pc, #16]	; (8002034 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002022:	5cd3      	ldrb	r3, [r2, r3]
 8002024:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40021000 	.word	0x40021000
 8002034:	08002830 	.word	0x08002830

08002038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800203e:	f7ff ffcd 	bl	8001fdc <HAL_RCC_GetHCLKFreq>
 8002042:	4601      	mov	r1, r0
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800204c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002050:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	fa92 f2a2 	rbit	r2, r2
 8002058:	603a      	str	r2, [r7, #0]
  return result;
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	fab2 f282 	clz	r2, r2
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	40d3      	lsrs	r3, r2
 8002064:	4a04      	ldr	r2, [pc, #16]	; (8002078 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002066:	5cd3      	ldrb	r3, [r2, r3]
 8002068:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000
 8002078:	08002830 	.word	0x08002830

0800207c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e040      	b.n	8002110 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002092:	2b00      	cmp	r3, #0
 8002094:	d106      	bne.n	80020a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7fe fa10 	bl	80004c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2224      	movs	r2, #36	; 0x24
 80020a8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0201 	bic.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f82c 	bl	8002118 <UART_SetConfig>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e022      	b.n	8002110 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d002      	beq.n	80020d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f956 	bl	8002384 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f042 0201 	orr.w	r2, r2, #1
 8002106:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f9dd 	bl	80024c8 <UART_CheckIdleState>
 800210e:	4603      	mov	r3, r0
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	431a      	orrs	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	69db      	ldr	r3, [r3, #28]
 8002138:	4313      	orrs	r3, r2
 800213a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	4b8a      	ldr	r3, [pc, #552]	; (800236c <UART_SetConfig+0x254>)
 8002144:	4013      	ands	r3, r2
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	6812      	ldr	r2, [r2, #0]
 800214a:	6979      	ldr	r1, [r7, #20]
 800214c:	430b      	orrs	r3, r1
 800214e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	699b      	ldr	r3, [r3, #24]
 800216a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	4313      	orrs	r3, r2
 8002174:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	430a      	orrs	r2, r1
 8002188:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a78      	ldr	r2, [pc, #480]	; (8002370 <UART_SetConfig+0x258>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d120      	bne.n	80021d6 <UART_SetConfig+0xbe>
 8002194:	4b77      	ldr	r3, [pc, #476]	; (8002374 <UART_SetConfig+0x25c>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002198:	f003 0303 	and.w	r3, r3, #3
 800219c:	2b03      	cmp	r3, #3
 800219e:	d817      	bhi.n	80021d0 <UART_SetConfig+0xb8>
 80021a0:	a201      	add	r2, pc, #4	; (adr r2, 80021a8 <UART_SetConfig+0x90>)
 80021a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a6:	bf00      	nop
 80021a8:	080021b9 	.word	0x080021b9
 80021ac:	080021c5 	.word	0x080021c5
 80021b0:	080021cb 	.word	0x080021cb
 80021b4:	080021bf 	.word	0x080021bf
 80021b8:	2300      	movs	r3, #0
 80021ba:	77fb      	strb	r3, [r7, #31]
 80021bc:	e01d      	b.n	80021fa <UART_SetConfig+0xe2>
 80021be:	2302      	movs	r3, #2
 80021c0:	77fb      	strb	r3, [r7, #31]
 80021c2:	e01a      	b.n	80021fa <UART_SetConfig+0xe2>
 80021c4:	2304      	movs	r3, #4
 80021c6:	77fb      	strb	r3, [r7, #31]
 80021c8:	e017      	b.n	80021fa <UART_SetConfig+0xe2>
 80021ca:	2308      	movs	r3, #8
 80021cc:	77fb      	strb	r3, [r7, #31]
 80021ce:	e014      	b.n	80021fa <UART_SetConfig+0xe2>
 80021d0:	2310      	movs	r3, #16
 80021d2:	77fb      	strb	r3, [r7, #31]
 80021d4:	e011      	b.n	80021fa <UART_SetConfig+0xe2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a67      	ldr	r2, [pc, #412]	; (8002378 <UART_SetConfig+0x260>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d102      	bne.n	80021e6 <UART_SetConfig+0xce>
 80021e0:	2300      	movs	r3, #0
 80021e2:	77fb      	strb	r3, [r7, #31]
 80021e4:	e009      	b.n	80021fa <UART_SetConfig+0xe2>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a64      	ldr	r2, [pc, #400]	; (800237c <UART_SetConfig+0x264>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d102      	bne.n	80021f6 <UART_SetConfig+0xde>
 80021f0:	2300      	movs	r3, #0
 80021f2:	77fb      	strb	r3, [r7, #31]
 80021f4:	e001      	b.n	80021fa <UART_SetConfig+0xe2>
 80021f6:	2310      	movs	r3, #16
 80021f8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002202:	d15a      	bne.n	80022ba <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002204:	7ffb      	ldrb	r3, [r7, #31]
 8002206:	2b08      	cmp	r3, #8
 8002208:	d827      	bhi.n	800225a <UART_SetConfig+0x142>
 800220a:	a201      	add	r2, pc, #4	; (adr r2, 8002210 <UART_SetConfig+0xf8>)
 800220c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002210:	08002235 	.word	0x08002235
 8002214:	0800223d 	.word	0x0800223d
 8002218:	08002245 	.word	0x08002245
 800221c:	0800225b 	.word	0x0800225b
 8002220:	0800224b 	.word	0x0800224b
 8002224:	0800225b 	.word	0x0800225b
 8002228:	0800225b 	.word	0x0800225b
 800222c:	0800225b 	.word	0x0800225b
 8002230:	08002253 	.word	0x08002253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002234:	f7ff fede 	bl	8001ff4 <HAL_RCC_GetPCLK1Freq>
 8002238:	61b8      	str	r0, [r7, #24]
        break;
 800223a:	e013      	b.n	8002264 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800223c:	f7ff fefc 	bl	8002038 <HAL_RCC_GetPCLK2Freq>
 8002240:	61b8      	str	r0, [r7, #24]
        break;
 8002242:	e00f      	b.n	8002264 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002244:	4b4e      	ldr	r3, [pc, #312]	; (8002380 <UART_SetConfig+0x268>)
 8002246:	61bb      	str	r3, [r7, #24]
        break;
 8002248:	e00c      	b.n	8002264 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800224a:	f7ff fe5d 	bl	8001f08 <HAL_RCC_GetSysClockFreq>
 800224e:	61b8      	str	r0, [r7, #24]
        break;
 8002250:	e008      	b.n	8002264 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002256:	61bb      	str	r3, [r7, #24]
        break;
 8002258:	e004      	b.n	8002264 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	77bb      	strb	r3, [r7, #30]
        break;
 8002262:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d074      	beq.n	8002354 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	005a      	lsls	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	441a      	add	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	fbb2 f3f3 	udiv	r3, r2, r3
 800227e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	2b0f      	cmp	r3, #15
 8002284:	d916      	bls.n	80022b4 <UART_SetConfig+0x19c>
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800228c:	d212      	bcs.n	80022b4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	b29b      	uxth	r3, r3
 8002292:	f023 030f 	bic.w	r3, r3, #15
 8002296:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	085b      	lsrs	r3, r3, #1
 800229c:	b29b      	uxth	r3, r3
 800229e:	f003 0307 	and.w	r3, r3, #7
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	89fb      	ldrh	r3, [r7, #14]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	89fa      	ldrh	r2, [r7, #14]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	e04f      	b.n	8002354 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	77bb      	strb	r3, [r7, #30]
 80022b8:	e04c      	b.n	8002354 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80022ba:	7ffb      	ldrb	r3, [r7, #31]
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d828      	bhi.n	8002312 <UART_SetConfig+0x1fa>
 80022c0:	a201      	add	r2, pc, #4	; (adr r2, 80022c8 <UART_SetConfig+0x1b0>)
 80022c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c6:	bf00      	nop
 80022c8:	080022ed 	.word	0x080022ed
 80022cc:	080022f5 	.word	0x080022f5
 80022d0:	080022fd 	.word	0x080022fd
 80022d4:	08002313 	.word	0x08002313
 80022d8:	08002303 	.word	0x08002303
 80022dc:	08002313 	.word	0x08002313
 80022e0:	08002313 	.word	0x08002313
 80022e4:	08002313 	.word	0x08002313
 80022e8:	0800230b 	.word	0x0800230b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80022ec:	f7ff fe82 	bl	8001ff4 <HAL_RCC_GetPCLK1Freq>
 80022f0:	61b8      	str	r0, [r7, #24]
        break;
 80022f2:	e013      	b.n	800231c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80022f4:	f7ff fea0 	bl	8002038 <HAL_RCC_GetPCLK2Freq>
 80022f8:	61b8      	str	r0, [r7, #24]
        break;
 80022fa:	e00f      	b.n	800231c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80022fc:	4b20      	ldr	r3, [pc, #128]	; (8002380 <UART_SetConfig+0x268>)
 80022fe:	61bb      	str	r3, [r7, #24]
        break;
 8002300:	e00c      	b.n	800231c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002302:	f7ff fe01 	bl	8001f08 <HAL_RCC_GetSysClockFreq>
 8002306:	61b8      	str	r0, [r7, #24]
        break;
 8002308:	e008      	b.n	800231c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800230a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800230e:	61bb      	str	r3, [r7, #24]
        break;
 8002310:	e004      	b.n	800231c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	77bb      	strb	r3, [r7, #30]
        break;
 800231a:	bf00      	nop
    }

    if (pclk != 0U)
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d018      	beq.n	8002354 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	085a      	lsrs	r2, r3, #1
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	441a      	add	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	fbb2 f3f3 	udiv	r3, r2, r3
 8002334:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	2b0f      	cmp	r3, #15
 800233a:	d909      	bls.n	8002350 <UART_SetConfig+0x238>
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002342:	d205      	bcs.n	8002350 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	b29a      	uxth	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	e001      	b.n	8002354 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002360:	7fbb      	ldrb	r3, [r7, #30]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3720      	adds	r7, #32
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	efff69f3 	.word	0xefff69f3
 8002370:	40013800 	.word	0x40013800
 8002374:	40021000 	.word	0x40021000
 8002378:	40004400 	.word	0x40004400
 800237c:	40004800 	.word	0x40004800
 8002380:	007a1200 	.word	0x007a1200

08002384 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00a      	beq.n	80023ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00a      	beq.n	80023d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00a      	beq.n	80023f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00a      	beq.n	8002414 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	f003 0310 	and.w	r3, r3, #16
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00a      	beq.n	8002436 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	f003 0320 	and.w	r3, r3, #32
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00a      	beq.n	8002458 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002460:	2b00      	cmp	r3, #0
 8002462:	d01a      	beq.n	800249a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002482:	d10a      	bne.n	800249a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00a      	beq.n	80024bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	605a      	str	r2, [r3, #4]
  }
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b098      	sub	sp, #96	; 0x60
 80024cc:	af02      	add	r7, sp, #8
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80024d8:	f7fe f8f8 	bl	80006cc <HAL_GetTick>
 80024dc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0308 	and.w	r3, r3, #8
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d12e      	bne.n	800254a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024f4:	2200      	movs	r2, #0
 80024f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 f88c 	bl	8002618 <UART_WaitOnFlagUntilTimeout>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d021      	beq.n	800254a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800250c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800250e:	e853 3f00 	ldrex	r3, [r3]
 8002512:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002516:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800251a:	653b      	str	r3, [r7, #80]	; 0x50
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002524:	647b      	str	r3, [r7, #68]	; 0x44
 8002526:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002528:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800252a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800252c:	e841 2300 	strex	r3, r2, [r1]
 8002530:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1e6      	bne.n	8002506 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2220      	movs	r2, #32
 800253c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e062      	b.n	8002610 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	2b04      	cmp	r3, #4
 8002556:	d149      	bne.n	80025ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002558:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002560:	2200      	movs	r2, #0
 8002562:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f856 	bl	8002618 <UART_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d03c      	beq.n	80025ec <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257a:	e853 3f00 	ldrex	r3, [r3]
 800257e:	623b      	str	r3, [r7, #32]
   return(result);
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002586:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	461a      	mov	r2, r3
 800258e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002590:	633b      	str	r3, [r7, #48]	; 0x30
 8002592:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002594:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002596:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002598:	e841 2300 	strex	r3, r2, [r1]
 800259c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800259e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1e6      	bne.n	8002572 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	3308      	adds	r3, #8
 80025aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	e853 3f00 	ldrex	r3, [r3]
 80025b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f023 0301 	bic.w	r3, r3, #1
 80025ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	3308      	adds	r3, #8
 80025c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025c4:	61fa      	str	r2, [r7, #28]
 80025c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025c8:	69b9      	ldr	r1, [r7, #24]
 80025ca:	69fa      	ldr	r2, [r7, #28]
 80025cc:	e841 2300 	strex	r3, r2, [r1]
 80025d0:	617b      	str	r3, [r7, #20]
   return(result);
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1e5      	bne.n	80025a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2220      	movs	r2, #32
 80025dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e011      	b.n	8002610 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2220      	movs	r2, #32
 80025f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2220      	movs	r2, #32
 80025f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3758      	adds	r7, #88	; 0x58
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	4613      	mov	r3, r2
 8002626:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002628:	e049      	b.n	80026be <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002630:	d045      	beq.n	80026be <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002632:	f7fe f84b 	bl	80006cc <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	429a      	cmp	r2, r3
 8002640:	d302      	bcc.n	8002648 <UART_WaitOnFlagUntilTimeout+0x30>
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e048      	b.n	80026de <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	2b00      	cmp	r3, #0
 8002658:	d031      	beq.n	80026be <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	69db      	ldr	r3, [r3, #28]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b08      	cmp	r3, #8
 8002666:	d110      	bne.n	800268a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2208      	movs	r2, #8
 800266e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 f838 	bl	80026e6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2208      	movs	r2, #8
 800267a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e029      	b.n	80026de <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002694:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002698:	d111      	bne.n	80026be <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 f81e 	bl	80026e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2220      	movs	r2, #32
 80026ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e00f      	b.n	80026de <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	69da      	ldr	r2, [r3, #28]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	4013      	ands	r3, r2
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	bf0c      	ite	eq
 80026ce:	2301      	moveq	r3, #1
 80026d0:	2300      	movne	r3, #0
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	461a      	mov	r2, r3
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d0a6      	beq.n	800262a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b095      	sub	sp, #84	; 0x54
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f6:	e853 3f00 	ldrex	r3, [r3]
 80026fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80026fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002702:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	461a      	mov	r2, r3
 800270a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800270c:	643b      	str	r3, [r7, #64]	; 0x40
 800270e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002710:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002712:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002714:	e841 2300 	strex	r3, r2, [r1]
 8002718:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800271a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1e6      	bne.n	80026ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	3308      	adds	r3, #8
 8002726:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	e853 3f00 	ldrex	r3, [r3]
 800272e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	64bb      	str	r3, [r7, #72]	; 0x48
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	3308      	adds	r3, #8
 800273e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002740:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002742:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002746:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002748:	e841 2300 	strex	r3, r2, [r1]
 800274c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1e5      	bne.n	8002720 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002758:	2b01      	cmp	r3, #1
 800275a:	d118      	bne.n	800278e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	e853 3f00 	ldrex	r3, [r3]
 8002768:	60bb      	str	r3, [r7, #8]
   return(result);
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	f023 0310 	bic.w	r3, r3, #16
 8002770:	647b      	str	r3, [r7, #68]	; 0x44
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800277a:	61bb      	str	r3, [r7, #24]
 800277c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800277e:	6979      	ldr	r1, [r7, #20]
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	e841 2300 	strex	r3, r2, [r1]
 8002786:	613b      	str	r3, [r7, #16]
   return(result);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1e6      	bne.n	800275c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2220      	movs	r2, #32
 8002792:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80027a2:	bf00      	nop
 80027a4:	3754      	adds	r7, #84	; 0x54
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <memset>:
 80027ae:	4402      	add	r2, r0
 80027b0:	4603      	mov	r3, r0
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d100      	bne.n	80027b8 <memset+0xa>
 80027b6:	4770      	bx	lr
 80027b8:	f803 1b01 	strb.w	r1, [r3], #1
 80027bc:	e7f9      	b.n	80027b2 <memset+0x4>
	...

080027c0 <__libc_init_array>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	4d0d      	ldr	r5, [pc, #52]	; (80027f8 <__libc_init_array+0x38>)
 80027c4:	4c0d      	ldr	r4, [pc, #52]	; (80027fc <__libc_init_array+0x3c>)
 80027c6:	1b64      	subs	r4, r4, r5
 80027c8:	10a4      	asrs	r4, r4, #2
 80027ca:	2600      	movs	r6, #0
 80027cc:	42a6      	cmp	r6, r4
 80027ce:	d109      	bne.n	80027e4 <__libc_init_array+0x24>
 80027d0:	4d0b      	ldr	r5, [pc, #44]	; (8002800 <__libc_init_array+0x40>)
 80027d2:	4c0c      	ldr	r4, [pc, #48]	; (8002804 <__libc_init_array+0x44>)
 80027d4:	f000 f818 	bl	8002808 <_init>
 80027d8:	1b64      	subs	r4, r4, r5
 80027da:	10a4      	asrs	r4, r4, #2
 80027dc:	2600      	movs	r6, #0
 80027de:	42a6      	cmp	r6, r4
 80027e0:	d105      	bne.n	80027ee <__libc_init_array+0x2e>
 80027e2:	bd70      	pop	{r4, r5, r6, pc}
 80027e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e8:	4798      	blx	r3
 80027ea:	3601      	adds	r6, #1
 80027ec:	e7ee      	b.n	80027cc <__libc_init_array+0xc>
 80027ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80027f2:	4798      	blx	r3
 80027f4:	3601      	adds	r6, #1
 80027f6:	e7f2      	b.n	80027de <__libc_init_array+0x1e>
 80027f8:	08002858 	.word	0x08002858
 80027fc:	08002858 	.word	0x08002858
 8002800:	08002858 	.word	0x08002858
 8002804:	0800285c 	.word	0x0800285c

08002808 <_init>:
 8002808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280a:	bf00      	nop
 800280c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800280e:	bc08      	pop	{r3}
 8002810:	469e      	mov	lr, r3
 8002812:	4770      	bx	lr

08002814 <_fini>:
 8002814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002816:	bf00      	nop
 8002818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800281a:	bc08      	pop	{r3}
 800281c:	469e      	mov	lr, r3
 800281e:	4770      	bx	lr
