Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx-2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 506e30b03f774e68832f8fc792f371ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'segments' [U:/assignment2/assignment2.srcs/sources_1/new/DigitDisplay.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.up_count_unit
Compiling module xil_defaultlib.Nibble2SevenSeg
Compiling module xil_defaultlib.DigitDisplay
Compiling architecture behavioral of entity xil_defaultlib.bin2bcd_12bit [bin2bcd_12bit_default]
Compiling module xil_defaultlib.state_change_logic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
