{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1588999676234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arithmetic_processor EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"arithmetic_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588999676254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588999676293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588999676293 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588999676403 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588999676416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588999677574 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2550 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588999677579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2551 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588999677579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2552 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588999677579 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588999677579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588999677586 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "116 116 " "No exact pin location assignment(s) for 116 pins of 116 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[7\] " "Pin A_REG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[6\] " "Pin A_REG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[5\] " "Pin A_REG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[4\] " "Pin A_REG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[3\] " "Pin A_REG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[2\] " "Pin A_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[1\] " "Pin A_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[0\] " "Pin A_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 848 1024 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[15\] " "Pin INST_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[14\] " "Pin INST_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[13\] " "Pin INST_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[12\] " "Pin INST_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[11\] " "Pin INST_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[10\] " "Pin INST_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[9\] " "Pin INST_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[8\] " "Pin INST_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[7\] " "Pin INST_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[6\] " "Pin INST_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[5\] " "Pin INST_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[4\] " "Pin INST_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[3\] " "Pin INST_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[2\] " "Pin INST_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[1\] " "Pin INST_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[0\] " "Pin INST_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[15\] " "Pin ABC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[14\] " "Pin ABC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[13\] " "Pin ABC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[12\] " "Pin ABC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[11\] " "Pin ABC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[10\] " "Pin ABC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[9\] " "Pin ABC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[8\] " "Pin ABC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[7\] " "Pin ABC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[6\] " "Pin ABC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[5\] " "Pin ABC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[4\] " "Pin ABC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[3\] " "Pin ABC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[2\] " "Pin ABC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[1\] " "Pin ABC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[0\] " "Pin ABC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 848 1024 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 848 1024 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[7\] " "Pin B_REG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[6\] " "Pin B_REG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[5\] " "Pin B_REG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[4\] " "Pin B_REG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[3\] " "Pin B_REG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[2\] " "Pin B_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[1\] " "Pin B_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[0\] " "Pin B_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 848 1024 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counterchk\[3\] " "Pin counterchk\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counterchk[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 336 512 352 "counterchk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterchk[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counterchk\[2\] " "Pin counterchk\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counterchk[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 336 512 352 "counterchk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterchk[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counterchk\[1\] " "Pin counterchk\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counterchk[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 336 512 352 "counterchk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterchk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counterchk\[0\] " "Pin counterchk\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { counterchk[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 336 336 512 352 "counterchk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counterchk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[9\] " "Pin inst_mem_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[8\] " "Pin inst_mem_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[7\] " "Pin inst_mem_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[6\] " "Pin inst_mem_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[5\] " "Pin inst_mem_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[4\] " "Pin inst_mem_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[3\] " "Pin inst_mem_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[2\] " "Pin inst_mem_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[1\] " "Pin inst_mem_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_mem_addr\[0\] " "Pin inst_mem_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_mem_addr[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 896 848 1045 912 "inst_mem_addr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[7\] " "Pin RF_A_READ_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[6\] " "Pin RF_A_READ_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[5\] " "Pin RF_A_READ_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[4\] " "Pin RF_A_READ_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[3\] " "Pin RF_A_READ_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[2\] " "Pin RF_A_READ_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[1\] " "Pin RF_A_READ_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[0\] " "Pin RF_A_READ_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 848 1070 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[7\] " "Pin RF_B_READ_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[6\] " "Pin RF_B_READ_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[5\] " "Pin RF_B_READ_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[4\] " "Pin RF_B_READ_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[3\] " "Pin RF_B_READ_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[2\] " "Pin RF_B_READ_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[1\] " "Pin RF_B_READ_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[0\] " "Pin RF_B_READ_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 848 1070 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[2\] " "Pin RF_W_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 848 1039 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[1\] " "Pin RF_W_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 848 1039 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[0\] " "Pin RF_W_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 848 1039 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[7\] " "Pin RF_W_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[6\] " "Pin RF_W_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[5\] " "Pin RF_W_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[4\] " "Pin RF_W_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[3\] " "Pin RF_W_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[2\] " "Pin RF_W_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[1\] " "Pin RF_W_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[0\] " "Pin RF_W_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 848 1036 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[15\] " "Pin DATA_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[7\] " "Pin DATA_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[14\] " "Pin DATA_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[6\] " "Pin DATA_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[13\] " "Pin DATA_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[5\] " "Pin DATA_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[12\] " "Pin DATA_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[4\] " "Pin DATA_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[11\] " "Pin DATA_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[3\] " "Pin DATA_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[10\] " "Pin DATA_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[2\] " "Pin DATA_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[9\] " "Pin DATA_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[1\] " "Pin DATA_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[8\] " "Pin DATA_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[0\] " "Pin DATA_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 64 -608 -440 80 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUTO " "Pin AUTO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUTO } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 -608 -440 48 "AUTO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN " "Pin RUN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RUN } } } { "CPU.bdf" "" { Schematic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/CPU.bdf" { { 0 -608 -440 16 "RUN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588999677790 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1588999677790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1588999677990 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588999677992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588999677992 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1588999677992 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1588999677992 ""}
{ "Info" "ISTA_SDC_FOUND" "arithmetic_processor.sdc " "Reading SDC File: 'arithmetic_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588999678000 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Front_Panel:inst2\|CLK " "Node: Front_Panel:inst2\|CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588999678009 "|CPU|Front_Panel:inst2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:inst3\|OAP\[0\] " "Node: ControlUnit:inst3\|OAP\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588999678009 "|CPU|ControlUnit:inst3|OAP[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RUN " "Node: RUN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588999678009 "|CPU|RUN"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588999678020 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588999678020 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588999678020 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588999678020 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588999678020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678065 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Front_Panel:inst2\|CLK  " "Automatically promoted node Front_Panel:inst2\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Front_Panel:inst2\|CLK " "Destination node Front_Panel:inst2\|CLK" {  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Front_Panel:inst2|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678065 ""}  } { { "Front_Panel.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/Front_Panel.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Front_Panel:inst2|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|ap_function:ALU\|Mux1~0  " "Automatically promoted node Datapath:inst\|ap_function:ALU\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678066 ""}  } { { "ap_function.v" "" { Text "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/ap_function.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|ap_function:ALU|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678066 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2289 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2425 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2543 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678068 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2182 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2457 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678069 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2223 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2471 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 866 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678071 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2217 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678072 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588999678072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588999678072 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678073 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588999678073 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588999678073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588999678268 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588999678270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588999678271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588999678273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588999678275 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588999678277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588999678277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588999678279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588999678298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1588999678300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588999678300 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "116 unused 3.3V 35 81 0 " "Number of I/O pins in group: 116 (unused VREF, 3.3V VCCIO, 35 input, 81 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1588999678304 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1588999678304 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588999678304 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588999678307 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1588999678307 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588999678307 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588999678379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588999682756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588999683183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588999683195 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588999683868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588999683869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588999684056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X48_Y39 X59_Y51 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } { { "loc" "" { Generic "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} 48 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1588999685990 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588999685990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588999686303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1588999686306 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1588999686306 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588999686306 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1588999686350 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588999686355 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "81 " "Found 81 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[7\] 0 " "Pin \"A_REG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[6\] 0 " "Pin \"A_REG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[5\] 0 " "Pin \"A_REG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[4\] 0 " "Pin \"A_REG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[3\] 0 " "Pin \"A_REG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[2\] 0 " "Pin \"A_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[1\] 0 " "Pin \"A_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[0\] 0 " "Pin \"A_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[15\] 0 " "Pin \"ABC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[14\] 0 " "Pin \"ABC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[13\] 0 " "Pin \"ABC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[12\] 0 " "Pin \"ABC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[11\] 0 " "Pin \"ABC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[10\] 0 " "Pin \"ABC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[9\] 0 " "Pin \"ABC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[8\] 0 " "Pin \"ABC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[7\] 0 " "Pin \"ABC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[6\] 0 " "Pin \"ABC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[5\] 0 " "Pin \"ABC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[4\] 0 " "Pin \"ABC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[3\] 0 " "Pin \"ABC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[2\] 0 " "Pin \"ABC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[1\] 0 " "Pin \"ABC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[0\] 0 " "Pin \"ABC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[7\] 0 " "Pin \"ALU_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[6\] 0 " "Pin \"ALU_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[5\] 0 " "Pin \"ALU_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[4\] 0 " "Pin \"ALU_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[3\] 0 " "Pin \"ALU_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[2\] 0 " "Pin \"ALU_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[1\] 0 " "Pin \"ALU_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[0\] 0 " "Pin \"ALU_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[7\] 0 " "Pin \"B_REG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[6\] 0 " "Pin \"B_REG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[5\] 0 " "Pin \"B_REG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[4\] 0 " "Pin \"B_REG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[3\] 0 " "Pin \"B_REG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[2\] 0 " "Pin \"B_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[1\] 0 " "Pin \"B_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[0\] 0 " "Pin \"B_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counterchk\[3\] 0 " "Pin \"counterchk\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counterchk\[2\] 0 " "Pin \"counterchk\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counterchk\[1\] 0 " "Pin \"counterchk\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counterchk\[0\] 0 " "Pin \"counterchk\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[9\] 0 " "Pin \"inst_mem_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[8\] 0 " "Pin \"inst_mem_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[7\] 0 " "Pin \"inst_mem_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[6\] 0 " "Pin \"inst_mem_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[5\] 0 " "Pin \"inst_mem_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[4\] 0 " "Pin \"inst_mem_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[3\] 0 " "Pin \"inst_mem_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[2\] 0 " "Pin \"inst_mem_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[1\] 0 " "Pin \"inst_mem_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_mem_addr\[0\] 0 " "Pin \"inst_mem_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[7\] 0 " "Pin \"RF_A_READ_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[6\] 0 " "Pin \"RF_A_READ_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[5\] 0 " "Pin \"RF_A_READ_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[4\] 0 " "Pin \"RF_A_READ_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[3\] 0 " "Pin \"RF_A_READ_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[2\] 0 " "Pin \"RF_A_READ_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[1\] 0 " "Pin \"RF_A_READ_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[0\] 0 " "Pin \"RF_A_READ_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[7\] 0 " "Pin \"RF_B_READ_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[6\] 0 " "Pin \"RF_B_READ_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[5\] 0 " "Pin \"RF_B_READ_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[4\] 0 " "Pin \"RF_B_READ_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[3\] 0 " "Pin \"RF_B_READ_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[2\] 0 " "Pin \"RF_B_READ_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[1\] 0 " "Pin \"RF_B_READ_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[0\] 0 " "Pin \"RF_B_READ_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[2\] 0 " "Pin \"RF_W_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[1\] 0 " "Pin \"RF_W_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[0\] 0 " "Pin \"RF_W_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[7\] 0 " "Pin \"RF_W_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[6\] 0 " "Pin \"RF_W_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[5\] 0 " "Pin \"RF_W_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[4\] 0 " "Pin \"RF_W_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[3\] 0 " "Pin \"RF_W_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[2\] 0 " "Pin \"RF_W_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[1\] 0 " "Pin \"RF_W_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[0\] 0 " "Pin \"RF_W_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588999686379 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1588999686379 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588999686752 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588999686814 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588999687203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588999687787 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588999687807 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588999688004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg " "Generated suppressed messages file C:/Users/Saad Yousaf/Documents/GitHub/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588999688206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588999688602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 07:48:08 2020 " "Processing ended: Sat May 09 07:48:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588999688602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588999688602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588999688602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588999688602 ""}
