#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561561cbc840 .scope module, "alu_testbench" "alu_testbench" 2 1;
 .timescale 0 0;
v0x561561cdd580_0 .net "alu_result", 31 0, v0x561561cdc710_0;  1 drivers
v0x561561cdd660_0 .net "data_out1", 31 0, v0x561561cdcbe0_0;  1 drivers
v0x561561cdd750_0 .net "data_out2", 31 0, v0x561561cdccc0_0;  1 drivers
v0x561561cdd840_0 .var "opcode", 3 0;
v0x561561cdd900_0 .var "read_reg1", 3 0;
v0x561561cdd9f0_0 .var "read_reg2", 3 0;
v0x561561cddac0_0 .var "write_data", 31 0;
v0x561561cddb90_0 .var "write_enable", 0 0;
v0x561561cddc60_0 .var "write_reg", 3 0;
S_0x561561cbc9d0 .scope module, "alu_unit" "alu" 2 24, 3 1 0, S_0x561561cbc840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0x561561cbcc20_0 .net "A", 31 0, v0x561561cdcbe0_0;  alias, 1 drivers
v0x561561cdc570_0 .net "B", 31 0, v0x561561cdccc0_0;  alias, 1 drivers
v0x561561cdc650_0 .net "opcode", 3 0, v0x561561cdd840_0;  1 drivers
v0x561561cdc710_0 .var "result", 31 0;
E_0x561561cb7710 .event anyedge, v0x561561cdc650_0, v0x561561cbcc20_0, v0x561561cdc570_0;
S_0x561561cdc870 .scope module, "reg_bank" "register_bank" 2 13, 4 1 0, S_0x561561cbc840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "read_reg1";
    .port_info 1 /INPUT 4 "read_reg2";
    .port_info 2 /INPUT 4 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out1";
    .port_info 6 /OUTPUT 32 "data_out2";
v0x561561cdcbe0_0 .var "data_out1", 31 0;
v0x561561cdccc0_0 .var "data_out2", 31 0;
v0x561561cdcd60_0 .net "read_reg1", 3 0, v0x561561cdd900_0;  1 drivers
v0x561561cdce30_0 .net "read_reg2", 3 0, v0x561561cdd9f0_0;  1 drivers
v0x561561cdcf10 .array "registers", 15 0, 31 0;
v0x561561cdd220_0 .net "write_data", 31 0, v0x561561cddac0_0;  1 drivers
v0x561561cdd300_0 .net "write_enable", 0 0, v0x561561cddb90_0;  1 drivers
v0x561561cdd3c0_0 .net "write_reg", 3 0, v0x561561cddc60_0;  1 drivers
E_0x561561cb8000 .event posedge, v0x561561cdd300_0;
v0x561561cdcf10_0 .array/port v0x561561cdcf10, 0;
v0x561561cdcf10_1 .array/port v0x561561cdcf10, 1;
v0x561561cdcf10_2 .array/port v0x561561cdcf10, 2;
E_0x561561c9c210/0 .event anyedge, v0x561561cdcd60_0, v0x561561cdcf10_0, v0x561561cdcf10_1, v0x561561cdcf10_2;
v0x561561cdcf10_3 .array/port v0x561561cdcf10, 3;
v0x561561cdcf10_4 .array/port v0x561561cdcf10, 4;
v0x561561cdcf10_5 .array/port v0x561561cdcf10, 5;
v0x561561cdcf10_6 .array/port v0x561561cdcf10, 6;
E_0x561561c9c210/1 .event anyedge, v0x561561cdcf10_3, v0x561561cdcf10_4, v0x561561cdcf10_5, v0x561561cdcf10_6;
v0x561561cdcf10_7 .array/port v0x561561cdcf10, 7;
v0x561561cdcf10_8 .array/port v0x561561cdcf10, 8;
v0x561561cdcf10_9 .array/port v0x561561cdcf10, 9;
v0x561561cdcf10_10 .array/port v0x561561cdcf10, 10;
E_0x561561c9c210/2 .event anyedge, v0x561561cdcf10_7, v0x561561cdcf10_8, v0x561561cdcf10_9, v0x561561cdcf10_10;
v0x561561cdcf10_11 .array/port v0x561561cdcf10, 11;
v0x561561cdcf10_12 .array/port v0x561561cdcf10, 12;
v0x561561cdcf10_13 .array/port v0x561561cdcf10, 13;
v0x561561cdcf10_14 .array/port v0x561561cdcf10, 14;
E_0x561561c9c210/3 .event anyedge, v0x561561cdcf10_11, v0x561561cdcf10_12, v0x561561cdcf10_13, v0x561561cdcf10_14;
v0x561561cdcf10_15 .array/port v0x561561cdcf10, 15;
E_0x561561c9c210/4 .event anyedge, v0x561561cdcf10_15, v0x561561cdce30_0;
E_0x561561c9c210 .event/or E_0x561561c9c210/0, E_0x561561c9c210/1, E_0x561561c9c210/2, E_0x561561c9c210/3, E_0x561561c9c210/4;
    .scope S_0x561561cdc870;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 110, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 120, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 130, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 140, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %pushi/vec4 150, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561561cdcf10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x561561cdc870;
T_1 ;
    %wait E_0x561561c9c210;
    %load/vec4 v0x561561cdcd60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561561cdcf10, 4;
    %store/vec4 v0x561561cdcbe0_0, 0, 32;
    %load/vec4 v0x561561cdce30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561561cdcf10, 4;
    %store/vec4 v0x561561cdccc0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561561cdc870;
T_2 ;
    %wait E_0x561561cb8000;
    %load/vec4 v0x561561cdd220_0;
    %load/vec4 v0x561561cdd3c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561561cdcf10, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561561cbc9d0;
T_3 ;
    %wait E_0x561561cb7710;
    %load/vec4 v0x561561cdc650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %add;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.1 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %sub;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %and;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %or;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %xor;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.5 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %or;
    %inv;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x561561cbcc20_0;
    %inv;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x561561cbcc20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x561561cbcc20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x561561cbcc20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v0x561561cbcc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v0x561561cbcc20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x561561cdc570_0;
    %load/vec4 v0x561561cbcc20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x561561cdc570_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x561561cbcc20_0;
    %load/vec4 v0x561561cdc570_0;
    %inv;
    %and;
    %store/vec4 v0x561561cdc710_0, 0, 32;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561561cbc840;
T_4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561561cdd900_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561561cdd9f0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561561cddc60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561561cddb90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "Initial Values: R1 = %d, R2 = %d", v0x561561cdd660_0, v0x561561cdd750_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x561561cddac0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561561cddb90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561561cddb90_0, 0, 1;
    %load/vec4 v0x561561cddc60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561561cdcf10, 4;
    %vpi_call 2 47 "$display", "Wrote 100 to R3. R3 now = %d", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561561cdd840_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 52 "$display", "ADD: R1 (%d) + R2 (%d) = R3 (%d)", v0x561561cdd660_0, v0x561561cdd750_0, v0x561561cdd580_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561561cdd840_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 57 "$display", "SUB: R1 (%d) - R2 (%d) = R3 (%d)", v0x561561cdd660_0, v0x561561cdd750_0, v0x561561cdd580_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561561cdd840_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "AND: R1 (%d) & R2 (%d) = R3 (%d)", v0x561561cdd660_0, v0x561561cdd750_0, v0x561561cdd580_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x561561cddc60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561561cdcf10, 4;
    %vpi_call 2 66 "$display", "After ADD: R3 = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 67 "$display", "After AND operation: R3 = %d", &A<v0x561561cdcf10, 3> {0 0 0};
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu_testbench.v";
    "alu.v";
    "register_bank.v";
