`timescale 1ns / 1ps


module counter_sync_tb;
reg clk;
reg reset;

wire [2:0]Q;

counter_sync uut(.clk(clk),.reset(reset),.Q(Q));

always #5 clk=~clk;

always@(posedge clk)
begin
$display("Reset=%b,Counter=%b",reset,Q);

end

initial 
begin
$dumpfile("counter_sync.vcd");
$dumpvars(0,counter_sync_tb);

clk=0;
reset=1;

#10 reset =0;

#100;

reset=1;
#10 reset=0;


#50;

$finish;

end
endmodule
