<?xml version="1.0"?>
<tool_log>
	<tool_kind>BehavioralSynthesis</tool_kind>
	<tool_name>stratus_hls</tool_name>
	<gen_time>Thu Aug  4 23:01:53 2016</gen_time>
	<version>15.21-p100  (11111647)</version>
	<hostname>zhang-01.ece.cornell.edu</hostname>
	<uname>Linux zhang-01.ece.cornell.edu 2.6.32-573.22.1.el6.x86_64 #1 SMP Wed Mar 23 03:35:39 UTC 2016 x86_64</uname>
	<user>yw777</user>
	<cwd>/home/staff/yw777/Stratus_HLS/vv_add</cwd>
	<tech_lib>/opt/cadence/STRATUS152/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib</tech_lib>
	<env_var>
		<name>STRATUS_HOME</name>
		<value>/opt/cadence/STRATUS152</value>
	</env_var>
	<env_var>
		<name>BDW_CYNTH_CONFIG</name>
		<value>VIVADO_DSP</value>
	</env_var>
	<option>
		<name>define_macro</name>
		<value>__STL_HAS_NAMESPACES</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>__STL_CLASS_PARTIAL_SPECIALIZATION</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>USE_SC_SIGNAL_ARRAY_GNU_HACK</value>
	</option>
	<option>
		<name>exceptions</name>
	</option>
	<option>
		<name>define_macro</name>
		<value>i386</value>
	</option>
	<option>
		<name>logfile</name>
		<value>bdw_work/modules/vv_add/VIVADO_DSP/stratus_hls.log</value>
	</option>
	<option>
		<name>XC2syn</name>
	</option>
	<option>
		<name>XC2PO</name>
	</option>
	<option>
		<name>Xblocks</name>
	</option>
	<option>
		<name>diag_suppress</name>
		<value>no_corresponding_delete,partial_override</value>
	</option>
	<option>
		<name>tech_lib</name>
		<value>/opt/cadence/STRATUS152/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib</value>
	</option>
	<option>
		<name>clock_period</name>
		<value>10.000</value>
	</option>
	<option>
		<name>default_input_delay</name>
		<value>0.000</value>
	</option>
	<option>
		<name>dpopt_auto</name>
		<value>all</value>
	</option>
	<option>
		<name>message_detail</name>
		<value>3</value>
	</option>
	<option>
		<name>fpga_part</name>
		<value>xc7vx485tffg1158-2</value>
	</option>
	<option>
		<name>fpga_tool</name>
		<value>Vivado</value>
	</option>
	<option>
		<name>fpga_use_dsp</name>
		<value>on</value>
	</option>
	<option>
		<name>output_dir</name>
		<value>bdw_work/modules/vv_add/VIVADO_DSP</value>
	</option>
	<option>
		<name>output</name>
		<value>vv_add_rtl.cc</value>
	</option>
	<option>
		<name>hls_module</name>
		<value>vv_add</value>
	</option>
	<option>
		<name>hls_config</name>
		<value>VIVADO_DSP</value>
	</option>
	<option>
		<name>project</name>
		<value>project.tcl</value>
	</option>
	<option>
		<name>tmp_dir</name>
		<value>bdw_work/modules/vv_add/VIVADO_DSP</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>STRATUS=1</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>STRATUS_HLS=1</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>CYNTHESIZER</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>CYNTHHL</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>CLOCK_PERIOD=10</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>VIVADO_DSP=1</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>BDW_RTL_vv_add_VIVADO_DSP=1</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>ioConfig_PIN</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>_p_ioConfig_PIN</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>ioConfig=PIN</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>_wrap_ioConfig=PIN</value>
	</option>
	<option>
		<name>define_macro</name>
		<value>USE_DSP</value>
	</option>
	<option>
		<name>include_directory</name>
		<value>.</value>
	</option>
	<option>
		<name>include_directory</name>
		<value>bdw_work/wrappers</value>
	</option>
	<option>
		<name>include_directory</name>
		<value>/opt/cadence/STRATUS152/share/stratus/include</value>
	</option>
	<option>
		<name>include_directory</name>
		<value>/opt/cadence/STRATUS152/share/stratus/include/std</value>
	</option>
	<option>
		<name>include_directory</name>
		<value>/opt/cadence/STRATUS152/share/stratus/include</value>
	</option>
	<option>
		<name>include_directory</name>
		<value>/opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include</value>
	</option>
	<message>
		<code_num>3065</code_num>
		<severity>NOTE</severity>
		<message_text>Control flow zipping has been enabled</message_text>
	</message>
	<message>
		<code_num>3071</code_num>
		<severity>WARNING</severity>
		<message_text> Setting output_style_multi_cycle_parts=generic for resources is incompatible with --fpga_use_dsp=on, ignoring output_style option.</message_text>
	</message>
	<message>
		<code_num>1483</code_num>
		<severity>NOTE</severity>
		<message_text>Using cmdesigner 2015.1.01.7904 (07141913).</message_text>
	</message>
	<message>
		<code_num>1763</code_num>
		<severity>NOTE</severity>
		<message_text>Using VIVADO(XILINX) FPGA Tool version 2015.4.</message_text>
	</message>
	<message>
		<code_num>251</code_num>
		<severity>NOTE</severity>
		<message_text>Using FPGA tool Vivado and part xc7vx485tffg1158-2.</message_text>
	</message>
	<time_units>ns</time_units>
	<message>
		<code_num>1277</code_num>
		<severity>NOTE</severity>
		<message_text>Using a clock period of 10.000.</message_text>
	</message>
	<cycle_time>10.0000</cycle_time>
	<message>
		<code_num>2847</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring contents of file '&lt;/opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include/systemc&gt;'.</message_text>
	</message>
	<message>
		<code_num>608</code_num>
		<severity>WARNING</severity>
		<message_text>variable &quot;Addr&quot; was set but never used.</message_text>
		<source_path>vv_add.cc</source_path>
		<source_line>24</source_line>
	</message>
	<message>
		<code_num>860</code_num>
		<severity>NOTE</severity>
		<message_text>Long int data types are being implemented with 64 bits.</message_text>
	</message>
	<source_file>
		<path>vv_add.cc</path>
		<file_kind>CYNTH_BEH_C</file_kind>
		<file_id>1</file_id>
		<mod_time>Thu Aug  4 23:01:09 2016</mod_time>
		<file_kind>CYNTH_BEH_C</file_kind>
		<module>
			<name>vv_add</name>
			<impermanent/>
			<resource_kind>DUT</resource_kind>
			<module_origin>USER</module_origin>
			<source_path>vv_add.h</source_path>
			<source_line>10</source_line>
			<port>
				<name>clk</name>
				<direction>in</direction>
				<clock>pos</clock>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>rst</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>cc_status_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>cc_exception_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>cc_host_id_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_cmd_valid_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_cmd_inst_funct_i</name>
				<direction>in</direction>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>core_cmd_inst_rs1_i</name>
				<direction>in</direction>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>core_cmd_inst_rs2_i</name>
				<direction>in</direction>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>core_cmd_inst_xd_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_cmd_inst_xs1_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_cmd_inst_xs2_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_cmd_inst_rd_i</name>
				<direction>in</direction>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>core_cmd_inst_opcode_i</name>
				<direction>in</direction>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>core_cmd_rs1_i</name>
				<direction>in</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>core_cmd_rs2_i</name>
				<direction>in</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>core_resp_ready_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_req_ready_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_resp_valid_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_resp_addr_i</name>
				<direction>in</direction>
				<datatype W="40">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_tag_i</name>
				<direction>in</direction>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_cmd_i</name>
				<direction>in</direction>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_typ_i</name>
				<direction>in</direction>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_data_i</name>
				<direction>in</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_has_data_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_resp_data_word_bypass_i</name>
				<direction>in</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_store_data_i</name>
				<direction>in</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>mem_resp_nack_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_resp_replay_i</name>
				<direction>in</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>cc_busy_o</name>
				<direction>out</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>cc_interrupt_o</name>
				<direction>out</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_cmd_ready_o</name>
				<direction>out</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_resp_valid_o</name>
				<direction>out</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>core_resp_rd_o</name>
				<direction>out</direction>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>core_resp_data_o</name>
				<direction>out</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>mem_req_valid_o</name>
				<direction>out</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_req_addr_o</name>
				<direction>out</direction>
				<datatype W="40">sc_uint</datatype>
			</port>
			<port>
				<name>mem_req_tag_o</name>
				<direction>out</direction>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>mem_req_cmd_o</name>
				<direction>out</direction>
				<datatype W="5">sc_uint</datatype>
			</port>
			<port>
				<name>mem_req_typ_o</name>
				<direction>out</direction>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>mem_req_phys_o</name>
				<direction>out</direction>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>mem_req_data_o</name>
				<direction>out</direction>
				<datatype W="64">sc_uint</datatype>
			</port>
		</module>
	</source_file>
	<source_file>
		<path>vv_add.h</path>
		<file_kind>CYNTH_BEH_C</file_kind>
		<file_id>2</file_id>
		<mod_time>Thu Aug  4 18:25:09 2016</mod_time>
	</source_file>
	<source_loc>
		<id>441</id>
		<loc_kind>DECL</loc_kind>
		<label>vv_add</label>
		<file_id>2</file_id>
		<line>10</line>
		<col>1</col>
	</source_loc>
	<source_loc>
		<id>2286</id>
		<loc_kind>FUNC</loc_kind>
		<label>vv_add::vv_add(sc_core::sc_module_name)</label>
		<file_id>2</file_id>
		<line>81</line>
		<col>3</col>
	</source_loc>
	<source_loc>
		<id>5</id>
		<loc_kind>OP</loc_kind>
	</source_loc>
	<source_loc>
		<id>7452</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>2</opcode>
		<sub_loc>5</sub_loc>
	</source_loc>
	<source_loc>
		<id>7453</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>2</opcode>
		<sub_loc>5</sub_loc>
	</source_loc>
	<baseline>
		<thread>vv_addThread</thread>
		<module_name>vv_add</module_name>
		<source_loc>
			<id>2567</id>
			<loc_kind>FUNC</loc_kind>
			<label>vv_add::vv_addThread()</label>
			<file_id>1</file_id>
			<line>18</line>
			<col>14</col>
		</source_loc>
		<source_file>
			<path>/opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</path>
			<file_kind>CYNTH_BEH_C</file_kind>
			<file_id>3</file_id>
			<mod_time>Mon Jun  1 19:14:53 2015</mod_time>
		</source_file>
		<source_loc>
			<id>4581</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>104</line>
			<col>30</col>
		</source_loc>
		<source_loc>
			<id>7450</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>loop</loc_map_kind>
			<opcode>1</opcode>
			<sub_loc>4581</sub_loc>
		</source_loc>
		<source_loc>
			<id>2300</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>28</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>7543</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2300</sub_loc>
		</source_loc>
		<source_loc>
			<id>2292</id>
			<loc_kind>DECL</loc_kind>
			<label>result_64</label>
			<file_id>1</file_id>
			<line>28</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>7306</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2292,2300</sub_loc>
		</source_loc>
		<source_loc>
			<id>7545</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>7306</sub_loc>
		</source_loc>
		<source_loc>
			<id>7544</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2300</sub_loc>
		</source_loc>
		<source_loc>
			<id>2333</id>
			<loc_kind>OP</loc_kind>
			<label>goto</label>
			<file_id>1</file_id>
			<line>33</line>
			<col>3</col>
		</source_loc>
		<source_loc>
			<id>2301</id>
			<loc_kind>OP</loc_kind>
			<label>HLS_DEFINE_PROTOCOL</label>
			<file_id>1</file_id>
			<line>33</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>2302</id>
			<loc_kind>OP</loc_kind>
			<label>Reset</label>
			<file_id>1</file_id>
			<line>33</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>2510</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>35</line>
			<col>20</col>
		</source_loc>
		<source_loc>
			<id>2305</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>35</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>2511</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>36</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>2307</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>36</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>2512</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>38</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>2309</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>38</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>2513</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>40</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>2311</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>40</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>2514</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>41</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>2515</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>42</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>7546</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2515</sub_loc>
		</source_loc>
		<source_loc>
			<id>2315</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>42</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>7547</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2315</sub_loc>
		</source_loc>
		<source_loc>
			<id>2516</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>45</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>2317</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>45</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>2517</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>46</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>7549</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2517</sub_loc>
		</source_loc>
		<source_loc>
			<id>2319</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>46</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>7550</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2319</sub_loc>
		</source_loc>
		<source_loc>
			<id>2518</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>47</line>
			<col>24</col>
		</source_loc>
		<source_loc>
			<id>7552</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2518</sub_loc>
		</source_loc>
		<source_loc>
			<id>2321</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>47</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>7553</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2321</sub_loc>
		</source_loc>
		<source_loc>
			<id>2519</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>48</line>
			<col>24</col>
		</source_loc>
		<source_loc>
			<id>7555</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2519</sub_loc>
		</source_loc>
		<source_loc>
			<id>2323</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>48</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>7556</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2323</sub_loc>
		</source_loc>
		<source_loc>
			<id>2520</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>49</line>
			<col>24</col>
		</source_loc>
		<source_loc>
			<id>7558</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2520</sub_loc>
		</source_loc>
		<source_loc>
			<id>2325</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>49</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>7559</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2325</sub_loc>
		</source_loc>
		<source_loc>
			<id>2521</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>50</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>2327</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>50</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>2522</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>51</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>7561</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2522</sub_loc>
		</source_loc>
		<source_loc>
			<id>2329</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>51</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>7562</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2329</sub_loc>
		</source_loc>
		<source_loc>
			<id>7454</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>8</opcode>
			<sub_loc>2522</sub_loc>
		</source_loc>
		<source_file>
			<path>/opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_module.h</path>
			<file_kind>CYNTH_BEH_C</file_kind>
			<file_id>4</file_id>
			<mod_time>Mon Jun  1 19:14:53 2015</mod_time>
		</source_file>
		<source_loc>
			<id>1624</id>
			<loc_kind>FUNC</loc_kind>
			<label>wait</label>
			<file_id>4</file_id>
			<line>176</line>
			<col>10</col>
		</source_loc>
		<source_loc>
			<id>2332</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>53</line>
			<col>9</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7455</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>10</opcode>
			<sub_loc>2333</sub_loc>
		</source_loc>
		<source_loc>
			<id>2363</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>63</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>7523</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>103</opcode>
			<sub_loc>2363</sub_loc>
		</source_loc>
		<source_loc>
			<id>2335</id>
			<loc_kind>OP</loc_kind>
			<label>HLS_DEFINE_PROTOCOL</label>
			<file_id>1</file_id>
			<line>64</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>2336</id>
			<loc_kind>OP</loc_kind>
			<label>Read from Rocket_chip</label>
			<file_id>1</file_id>
			<line>64</line>
			<col>31</col>
		</source_loc>
		<source_loc>
			<id>2523</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>65</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>2339</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>65</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>2345</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>67</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>7465</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>19</opcode>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<source_loc>
			<id>7463</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>17</opcode>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<source_loc>
			<id>7464</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>18</opcode>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<source_loc>
			<id>2344</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>69</line>
			<col>19</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7461</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>15</opcode>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<source_loc>
			<id>7459</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>13</opcode>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<source_loc>
			<id>7460</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>14</opcode>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<source_loc>
			<id>2524</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>78</line>
			<col>17</col>
		</source_loc>
		<source_loc>
			<id>2291</id>
			<loc_kind>DECL</loc_kind>
			<label>funct</label>
			<file_id>1</file_id>
			<line>26</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2346</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>78</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>7327</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2291,2346</sub_loc>
		</source_loc>
		<source_loc>
			<id>2525</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>80</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>2287</id>
			<loc_kind>DECL</loc_kind>
			<label>din1_64</label>
			<file_id>1</file_id>
			<line>21</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2348</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>80</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>7329</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2287,2348</sub_loc>
		</source_loc>
		<source_loc>
			<id>2526</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>81</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>2288</id>
			<loc_kind>DECL</loc_kind>
			<label>din2_64</label>
			<file_id>1</file_id>
			<line>22</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2350</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>81</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>7331</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2288,2350</sub_loc>
		</source_loc>
		<source_loc>
			<id>2527</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>83</line>
			<col>14</col>
		</source_loc>
		<source_loc>
			<id>2290</id>
			<loc_kind>DECL</loc_kind>
			<label>ds</label>
			<file_id>1</file_id>
			<line>25</line>
			<col>15</col>
		</source_loc>
		<source_loc>
			<id>2352</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>83</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>7333</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2290,2352</sub_loc>
		</source_loc>
		<source_loc>
			<id>2354</id>
			<loc_kind>OP</loc_kind>
			<label>=</label>
			<file_id>1</file_id>
			<line>85</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>2293</id>
			<loc_kind>DECL</loc_kind>
			<label>xd</label>
			<file_id>1</file_id>
			<line>29</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>7335</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2293,2354</sub_loc>
		</source_loc>
		<source_loc>
			<id>2528</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>87</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>2357</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>87</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>7462</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>16</opcode>
			<sub_loc>2528</sub_loc>
		</source_loc>
		<source_loc>
			<id>2360</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>89</line>
			<col>15</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>2529</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>91</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>2362</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>91</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>7466</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>24</opcode>
			<sub_loc>2363</sub_loc>
		</source_loc>
		<source_loc>
			<id>2367</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>98</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>7473</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>31</opcode>
			<sub_loc>2367</sub_loc>
		</source_loc>
		<source_loc>
			<id>2365</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>96</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>7342</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2291,2365</sub_loc>
		</source_loc>
		<source_loc>
			<id>2370</id>
			<loc_kind>OP</loc_kind>
			<label>case</label>
			<file_id>1</file_id>
			<line>102</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>2369</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>102</line>
			<col>10</col>
		</source_loc>
		<source_loc>
			<id>7469</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>27</opcode>
			<sub_loc>2370</sub_loc>
		</source_loc>
		<source_loc>
			<id>2390</id>
			<loc_kind>OP</loc_kind>
			<label>case</label>
			<file_id>1</file_id>
			<line>109</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>2389</id>
			<loc_kind>OP</loc_kind>
			<label>0x2</label>
			<file_id>1</file_id>
			<line>109</line>
			<col>10</col>
		</source_loc>
		<source_loc>
			<id>7470</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>28</opcode>
			<sub_loc>2390</sub_loc>
		</source_loc>
		<source_loc>
			<id>2432</id>
			<loc_kind>OP</loc_kind>
			<label>case</label>
			<file_id>1</file_id>
			<line>140</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>2431</id>
			<loc_kind>OP</loc_kind>
			<label>0x3</label>
			<file_id>1</file_id>
			<line>140</line>
			<col>10</col>
		</source_loc>
		<source_loc>
			<id>7471</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>29</opcode>
			<sub_loc>2432</sub_loc>
		</source_loc>
		<source_loc>
			<id>7472</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>30</opcode>
			<sub_loc>2367</sub_loc>
		</source_loc>
		<source_loc>
			<id>2530</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>104</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>2371</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>104</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>7344</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2292,2371</sub_loc>
		</source_loc>
		<source_loc>
			<id>2372</id>
			<loc_kind>OP</loc_kind>
			<label>+</label>
			<file_id>1</file_id>
			<line>104</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>2374</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>104</line>
			<col>31</col>
		</source_loc>
		<source_loc>
			<id>7345</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2288,2374</sub_loc>
		</source_loc>
		<source_loc>
			<id>2373</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>104</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>7346</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2287,2373</sub_loc>
		</source_loc>
		<source_loc>
			<id>2388</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>106</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>7474</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>32</opcode>
			<sub_loc>2388</sub_loc>
		</source_loc>
		<source_loc>
			<id>2391</id>
			<loc_kind>OP</loc_kind>
			<label>HLS_DEFINE_PROTOCOL</label>
			<file_id>1</file_id>
			<line>111</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2392</id>
			<loc_kind>OP</loc_kind>
			<label>Send request to store data to the Cache</label>
			<file_id>1</file_id>
			<line>111</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>2538</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>114</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>2395</id>
			<loc_kind>OP</loc_kind>
			<label>(cast)</label>
			<file_id>1</file_id>
			<line>114</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>7351</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2288,2395</sub_loc>
		</source_loc>
		<source_loc>
			<id>2539</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>115</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>2397</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>115</line>
			<col>35</col>
		</source_loc>
		<source_loc>
			<id>2540</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>116</line>
			<col>32</col>
		</source_loc>
		<source_loc>
			<id>7564</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2540</sub_loc>
		</source_loc>
		<source_loc>
			<id>2399</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>116</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>7565</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2399</sub_loc>
		</source_loc>
		<source_loc>
			<id>2541</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>117</line>
			<col>32</col>
		</source_loc>
		<source_loc>
			<id>7567</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2541</sub_loc>
		</source_loc>
		<source_loc>
			<id>2401</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>117</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>7568</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2401</sub_loc>
		</source_loc>
		<source_loc>
			<id>2542</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>118</line>
			<col>32</col>
		</source_loc>
		<source_loc>
			<id>7570</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>7</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2542</sub_loc>
		</source_loc>
		<source_loc>
			<id>2543</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>119</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>2405</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>119</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>7358</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2287,2405</sub_loc>
		</source_loc>
		<source_loc>
			<id>2411</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>120</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7484</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>40</opcode>
			<sub_loc>2411</sub_loc>
		</source_loc>
		<source_loc>
			<id>2408</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>121</line>
			<col>21</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7478</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>35</opcode>
			<sub_loc>2411</sub_loc>
		</source_loc>
		<source_loc>
			<id>7476</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>33</opcode>
			<sub_loc>2411</sub_loc>
		</source_loc>
		<source_loc>
			<id>7477</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>34</opcode>
			<sub_loc>2411</sub_loc>
		</source_loc>
		<source_loc>
			<id>2544</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>124</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>2413</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>124</line>
			<col>35</col>
		</source_loc>
		<source_loc>
			<id>2423</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>127</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7487</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>46</opcode>
			<sub_loc>2423</sub_loc>
		</source_loc>
		<source_loc>
			<id>2419</id>
			<loc_kind>OP</loc_kind>
			<label>&amp;</label>
			<file_id>1</file_id>
			<line>127</line>
			<col>38</col>
		</source_loc>
		<source_loc>
			<id>2545</id>
			<loc_kind>OP</loc_kind>
			<label>operator==</label>
			<file_id>1</file_id>
			<line>127</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>7485</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>44</opcode>
			<sub_loc>2423</sub_loc>
		</source_loc>
		<source_loc>
			<id>7486</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>45</opcode>
			<sub_loc>2423</sub_loc>
		</source_loc>
		<source_loc>
			<id>2422</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>129</line>
			<col>21</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7482</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>38</opcode>
			<sub_loc>2423</sub_loc>
		</source_loc>
		<source_loc>
			<id>7480</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>36</opcode>
			<sub_loc>2423</sub_loc>
		</source_loc>
		<source_loc>
			<id>7481</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>37</opcode>
			<sub_loc>2423</sub_loc>
		</source_loc>
		<source_loc>
			<id>2546</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>132</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>2424</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>132</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7368</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2292,2424</sub_loc>
		</source_loc>
		<source_loc>
			<id>7483</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>39</opcode>
			<sub_loc>2546</sub_loc>
		</source_loc>
		<source_loc>
			<id>2428</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>133</line>
			<col>17</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>2430</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>109</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7488</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>51</opcode>
			<sub_loc>2430</sub_loc>
		</source_loc>
		<source_loc>
			<id>2433</id>
			<loc_kind>OP</loc_kind>
			<label>HLS_DEFINE_PROTOCOL</label>
			<file_id>1</file_id>
			<line>142</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2434</id>
			<loc_kind>OP</loc_kind>
			<label>Send request &amp; Load data from the Cache</label>
			<file_id>1</file_id>
			<line>142</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>2547</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>145</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>2437</id>
			<loc_kind>OP</loc_kind>
			<label>(cast)</label>
			<file_id>1</file_id>
			<line>145</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>7373</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2288,2437</sub_loc>
		</source_loc>
		<source_loc>
			<id>2548</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>146</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>2439</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>146</line>
			<col>35</col>
		</source_loc>
		<source_loc>
			<id>2549</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>147</line>
			<col>32</col>
		</source_loc>
		<source_loc>
			<id>7573</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2549</sub_loc>
		</source_loc>
		<source_loc>
			<id>2441</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>147</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>7574</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2441</sub_loc>
		</source_loc>
		<source_loc>
			<id>2550</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>148</line>
			<col>32</col>
		</source_loc>
		<source_loc>
			<id>7576</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2550</sub_loc>
		</source_loc>
		<source_loc>
			<id>2443</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>148</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>7577</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2443</sub_loc>
		</source_loc>
		<source_loc>
			<id>2551</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>149</line>
			<col>32</col>
		</source_loc>
		<source_loc>
			<id>7579</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>7</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2551</sub_loc>
		</source_loc>
		<source_loc>
			<id>2451</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>151</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7501</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>62</opcode>
			<sub_loc>2451</sub_loc>
		</source_loc>
		<source_loc>
			<id>2448</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>152</line>
			<col>21</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7495</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>57</opcode>
			<sub_loc>2451</sub_loc>
		</source_loc>
		<source_loc>
			<id>7493</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>55</opcode>
			<sub_loc>2451</sub_loc>
		</source_loc>
		<source_loc>
			<id>7494</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>56</opcode>
			<sub_loc>2451</sub_loc>
		</source_loc>
		<source_loc>
			<id>2552</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>155</line>
			<col>34</col>
		</source_loc>
		<source_loc>
			<id>2453</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>155</line>
			<col>35</col>
		</source_loc>
		<source_loc>
			<id>2463</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>158</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7504</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>68</opcode>
			<sub_loc>2463</sub_loc>
		</source_loc>
		<source_loc>
			<id>2459</id>
			<loc_kind>OP</loc_kind>
			<label>&amp;</label>
			<file_id>1</file_id>
			<line>158</line>
			<col>38</col>
		</source_loc>
		<source_loc>
			<id>2553</id>
			<loc_kind>OP</loc_kind>
			<label>operator==</label>
			<file_id>1</file_id>
			<line>158</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>7502</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>66</opcode>
			<sub_loc>2463</sub_loc>
		</source_loc>
		<source_loc>
			<id>7503</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>67</opcode>
			<sub_loc>2463</sub_loc>
		</source_loc>
		<source_loc>
			<id>2462</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>160</line>
			<col>21</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7499</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>60</opcode>
			<sub_loc>2463</sub_loc>
		</source_loc>
		<source_loc>
			<id>7497</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>58</opcode>
			<sub_loc>2463</sub_loc>
		</source_loc>
		<source_loc>
			<id>7498</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>59</opcode>
			<sub_loc>2463</sub_loc>
		</source_loc>
		<source_loc>
			<id>2554</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>163</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>2464</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>163</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7388</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2292,2464</sub_loc>
		</source_loc>
		<source_loc>
			<id>7500</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>61</opcode>
			<sub_loc>2554</sub_loc>
		</source_loc>
		<source_loc>
			<id>2468</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>165</line>
			<col>17</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>2470</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>140</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>7505</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>73</opcode>
			<sub_loc>2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>2476</id>
			<loc_kind>OP</loc_kind>
			<label>HLS_DEFINE_PROTOCOL</label>
			<file_id>1</file_id>
			<line>177</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>2477</id>
			<loc_kind>OP</loc_kind>
			<label>Write to the Rocket_chip</label>
			<file_id>1</file_id>
			<line>177</line>
			<col>31</col>
		</source_loc>
		<source_loc>
			<id>2480</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>178</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>7515</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>82</opcode>
			<sub_loc>2480</sub_loc>
		</source_loc>
		<source_loc>
			<id>2479</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>178</line>
			<col>15</col>
		</source_loc>
		<source_loc>
			<id>7393</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2293,2479</sub_loc>
		</source_loc>
		<source_loc>
			<id>2558</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>180</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>2482</id>
			<loc_kind>OP</loc_kind>
			<label>0x1</label>
			<file_id>1</file_id>
			<line>180</line>
			<col>35</col>
		</source_loc>
		<source_loc>
			<id>2559</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>182</line>
			<col>35</col>
		</source_loc>
		<source_loc>
			<id>2484</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>182</line>
			<col>36</col>
		</source_loc>
		<source_loc>
			<id>7396</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2290,2484</sub_loc>
		</source_loc>
		<source_loc>
			<id>2560</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>183</line>
			<col>37</col>
		</source_loc>
		<source_loc>
			<id>2486</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>183</line>
			<col>38</col>
		</source_loc>
		<source_loc>
			<id>7398</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2292,2486</sub_loc>
		</source_loc>
		<source_loc>
			<id>2499</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>185</line>
			<col>15</col>
		</source_loc>
		<source_loc>
			<id>7516</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>83</opcode>
			<sub_loc>2499</sub_loc>
		</source_loc>
		<source_loc>
			<id>2496</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>186</line>
			<col>23</col>
			<func_def>1624</func_def>
		</source_loc>
		<source_loc>
			<id>7514</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>81</opcode>
			<sub_loc>2499</sub_loc>
		</source_loc>
		<source_loc>
			<id>7512</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>79</opcode>
			<sub_loc>2499</sub_loc>
		</source_loc>
		<source_loc>
			<id>7513</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>80</opcode>
			<sub_loc>2499</sub_loc>
		</source_loc>
		<source_loc>
			<id>2565</id>
			<loc_kind>OP</loc_kind>
			<label>write</label>
			<file_id>1</file_id>
			<line>190</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>2501</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>190</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>2566</id>
			<loc_kind>OP</loc_kind>
			<label>operator=</label>
			<file_id>1</file_id>
			<line>191</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>2503</id>
			<loc_kind>OP</loc_kind>
			<label>0x0</label>
			<file_id>1</file_id>
			<line>191</line>
			<col>31</col>
		</source_loc>
		<source_loc>
			<id>7517</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>88</opcode>
			<sub_loc>2566</sub_loc>
		</source_loc>
		<source_loc>
			<id>1631</id>
			<loc_kind>FUNC</loc_kind>
			<label>wait</label>
			<file_id>4</file_id>
			<line>273</line>
			<col>10</col>
		</source_loc>
		<source_loc>
			<id>2507</id>
			<loc_kind>CALL</loc_kind>
			<label>wait</label>
			<file_id>1</file_id>
			<line>192</line>
			<col>15</col>
			<func_def>1631</func_def>
		</source_loc>
		<source_loc>
			<id>7518</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>89</opcode>
			<sub_loc>2507</sub_loc>
		</source_loc>
		<source_loc>
			<id>2508</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>176</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>7519</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>100</opcode>
			<sub_loc>2508</sub_loc>
		</source_loc>
	</baseline>
	<baseline>
		<thread>vv_addThread</thread>
		<module_name>vv_add</module_name>
		<source_loc>
			<id>2509</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>59</line>
			<col>3</col>
		</source_loc>
	</baseline>
	<loop>
		<id>1</id>
		<thread>vv_addThread</thread>
		<source_loc>4581</source_loc>
		<name>hls_root_loop</name>
		<loop>
			<id>14</id>
			<source_loc>2509</source_loc>
			<name>loop_1</name>
			<loop>
				<id>4</id>
				<source_loc>2345</source_loc>
				<name>loop_1_1</name>
			</loop>
			<loop>
				<id>6</id>
				<source_loc>2411</source_loc>
				<name>loop_1_2</name>
			</loop>
			<loop>
				<id>7</id>
				<source_loc>2423</source_loc>
				<name>loop_1_3</name>
			</loop>
			<loop>
				<id>9</id>
				<source_loc>2451</source_loc>
				<name>loop_1_4</name>
			</loop>
			<loop>
				<id>10</id>
				<source_loc>2463</source_loc>
				<name>loop_1_5</name>
			</loop>
			<loop>
				<id>12</id>
				<source_loc>2499</source_loc>
				<name>loop_1_6</name>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>7496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>10</opcode>
		<sub_loc>2463</sub_loc>
	</source_loc>
	<source_loc>
		<id>7511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>12</opcode>
		<sub_loc>2499</sub_loc>
	</source_loc>
	<source_loc>
		<id>7475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>6</opcode>
		<sub_loc>2411</sub_loc>
	</source_loc>
	<source_loc>
		<id>7492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>9</opcode>
		<sub_loc>2451</sub_loc>
	</source_loc>
	<source_loc>
		<id>7458</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>4</opcode>
		<sub_loc>2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>7522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>14</opcode>
		<sub_loc>2509</sub_loc>
	</source_loc>
	<source_loc>
		<id>7479</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>7</opcode>
		<sub_loc>2423</sub_loc>
	</source_loc>
	<regions>
		<thread>vv_addThread</thread>
		<region>
			<region_kind>loop</region_kind>
			<id>0</id>
			<name>loop_1_5</name>
			<loop>20</loop>
			<source_loc>7496</source_loc>
		</region>
		<region>
			<region_kind>directive</region_kind>
			<id>1</id>
			<name>Reset</name>
			<source_loc>2301</source_loc>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>2</id>
			<name>loop_1_6</name>
			<loop>25</loop>
			<source_loc>7511</source_loc>
		</region>
		<region>
			<region_kind>directive</region_kind>
			<id>3</id>
			<name>Send_request_Load_data_from_the_Cache</name>
			<source_loc>2433</source_loc>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>4</id>
			<name>loop_1_2</name>
			<loop>12</loop>
			<source_loc>7475</source_loc>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>5</id>
			<name>loop_1_4</name>
			<loop>18</loop>
			<source_loc>7492</source_loc>
		</region>
		<region>
			<region_kind>directive</region_kind>
			<id>6</id>
			<name>Write_to_the_Rocket_chip</name>
			<source_loc>2476</source_loc>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>7</id>
			<name>loop_1_1</name>
			<loop>6</loop>
			<source_loc>7458</source_loc>
		</region>
		<region>
			<region_kind>behavior</region_kind>
			<id>8</id>
			<name>vv_addThread</name>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>9</id>
			<name>loop_1</name>
			<loop>4</loop>
			<source_loc>7522</source_loc>
		</region>
		<region>
			<region_kind>directive</region_kind>
			<id>10</id>
			<name>Read_from_Rocket_chip</name>
			<source_loc>2335</source_loc>
		</region>
		<region>
			<region_kind>directive</region_kind>
			<id>11</id>
			<name>Send_request_to_store_data_to_the_Cache</name>
			<source_loc>2391</source_loc>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>12</id>
			<name>hls_root_loop</name>
			<loop>0</loop>
			<source_loc>7450</source_loc>
		</region>
		<region>
			<region_kind>loop</region_kind>
			<id>13</id>
			<name>loop_1_3</name>
			<loop>14</loop>
			<source_loc>7479</source_loc>
		</region>
	</regions>
	<ns_node>
		<kind>hls_config</kind>
		<name>VIVADO_DSP</name>
		<ns_attrib>
			<name>hls_module</name>
			<value>vv_add</value>
		</ns_attrib>
		<ns_attrib>
			<name>hls_config</name>
			<value>VIVADO_DSP</value>
		</ns_attrib>
		<ns_attrib>
			<name>D</name>
			<value>STRATUS=1</value>
			<value>STRATUS_HLS=1</value>
			<value>CYNTHESIZER</value>
			<value>CYNTHHL</value>
			<value>CLOCK_PERIOD=10</value>
			<value>VIVADO_DSP=1</value>
			<value>BDW_RTL_vv_add_VIVADO_DSP=1</value>
			<value>ioConfig_PIN</value>
			<value>_p_ioConfig_PIN</value>
			<value>ioConfig=PIN</value>
			<value>_wrap_ioConfig=PIN</value>
			<value>USE_DSP</value>
		</ns_attrib>
		<ns_attrib>
			<name>I</name>
			<value>.</value>
			<value>bdw_work/wrappers</value>
			<value>/opt/cadence/STRATUS152/share/stratus/include</value>
			<value>/opt/cadence/STRATUS152/share/stratus/include/std</value>
			<value>/opt/cadence/STRATUS152/share/stratus/include</value>
			<value>/opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include</value>
		</ns_attrib>
		<ns_attrib>
			<name>logfile</name>
			<value>bdw_work/modules/vv_add/VIVADO_DSP/stratus_hls.log</value>
		</ns_attrib>
		<ns_attrib>
			<name>message_detail</name>
			<value>3</value>
		</ns_attrib>
		<ns_attrib>
			<name>output_dir</name>
			<value>bdw_work/modules/vv_add/VIVADO_DSP</value>
		</ns_attrib>
		<ns_attrib>
			<name>output</name>
			<value>vv_add_rtl.cc</value>
		</ns_attrib>
		<ns_attrib>
			<name>project</name>
			<value>project.tcl</value>
		</ns_attrib>
		<ns_attrib>
			<name>src_file</name>
			<value>vv_add.cc</value>
		</ns_attrib>
		<ns_attrib>
			<name>tmp_dir</name>
			<value>bdw_work/modules/vv_add/VIVADO_DSP</value>
		</ns_attrib>
		<ns_attrib>
			<name>clock_period</name>
			<value>10.000</value>
		</ns_attrib>
		<ns_attrib>
			<name>default_input_delay</name>
			<value>0.000</value>
		</ns_attrib>
		<ns_attrib>
			<name>dpopt_auto</name>
			<value>all</value>
		</ns_attrib>
		<ns_attrib>
			<name>fpga_part</name>
			<value>xc7vx485tffg1158-2</value>
		</ns_attrib>
		<ns_attrib>
			<name>fpga_tool</name>
			<value>Vivado</value>
		</ns_attrib>
		<ns_attrib>
			<name>fpga_use_dsp</name>
			<value>on</value>
		</ns_attrib>
		<ns_attrib>
			<name>tech_lib</name>
			<value>/opt/cadence/STRATUS152/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib</value>
		</ns_attrib>
		<ns_scope>
			<name>behaviors</name>
			<ns_node>
				<kind>behavior</kind>
				<name>vv_addThread</name>
				<ns_attrib>
					<name>region_ii</name>
					<value>0</value>
				</ns_attrib>
				<ns_attrib>
					<name>is_default_protocol</name>
					<value>false</value>
				</ns_attrib>
				<ns_scope>
					<name>regions</name>
					<ns_node>
						<kind>region</kind>
						<name>Reset</name>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
						<ns_attrib>
							<name>is_protocol</name>
							<value>true</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>region</kind>
						<name>Send_request_Load_data_from_the_Cache</name>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
						<ns_attrib>
							<name>is_protocol</name>
							<value>true</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>region</kind>
						<name>Write_to_the_Rocket_chip</name>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
						<ns_attrib>
							<name>is_protocol</name>
							<value>true</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>region</kind>
						<name>Read_from_Rocket_chip</name>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
						<ns_attrib>
							<name>is_protocol</name>
							<value>true</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>region</kind>
						<name>Send_request_to_store_data_to_the_Cache</name>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
						<ns_attrib>
							<name>is_protocol</name>
							<value>true</value>
						</ns_attrib>
					</ns_node>
				</ns_scope>
				<ns_scope>
					<name>loops</name>
					<ns_node>
						<kind>loop</kind>
						<name>hls_root_loop</name>
						<loop>1</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1</name>
						<loop>14</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1_1</name>
						<loop>4</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1_2</name>
						<loop>6</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1_3</name>
						<loop>7</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1_4</name>
						<loop>9</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1_5</name>
						<loop>10</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>loop</kind>
						<name>loop_1_6</name>
						<loop>12</loop>
						<ns_attrib>
							<name>region_ii</name>
							<value>0</value>
						</ns_attrib>
					</ns_node>
				</ns_scope>
				<ns_scope>
					<name>behavior_ios</name>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_resp_ready_i</name>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_resp_data_i</name>
						<ns_attrib>
							<name>width</name>
							<value>64</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_resp_store_data_i</name>
						<ns_attrib>
							<name>width</name>
							<value>64</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_resp_valid_i</name>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_resp_tag_i</name>
						<ns_attrib>
							<name>width</name>
							<value>10</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_ready_i</name>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_inst_xd_i</name>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_rs2_i</name>
						<ns_attrib>
							<name>width</name>
							<value>64</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_rs1_i</name>
						<ns_attrib>
							<name>width</name>
							<value>64</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_inst_funct_i</name>
						<ns_attrib>
							<name>width</name>
							<value>7</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_valid_i</name>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_inst_rd_i</name>
						<ns_attrib>
							<name>width</name>
							<value>5</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>clk</name>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>rst</name>
						<ns_attrib>
							<name>is_reset</name>
							<value>true</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_data_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>64</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_phys_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_typ_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>3</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_cmd_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>5</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_tag_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>10</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_addr_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>40</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>mem_req_valid_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_resp_data_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>64</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_resp_rd_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
						<ns_attrib>
							<name>width</name>
							<value>5</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_resp_valid_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>core_cmd_ready_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>cc_interrupt_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
					</ns_node>
					<ns_node>
						<kind>behavior_io</kind>
						<name>cc_busy_o</name>
						<ns_attrib>
							<name>direction</name>
							<value>output</value>
						</ns_attrib>
					</ns_node>
				</ns_scope>
			</ns_node>
		</ns_scope>
		<ns_scope>
			<name>module_ios</name>
			<ns_node>
				<kind>module_io</kind>
				<name>clk</name>
				<ns_attrib>
					<name>clock_period</name>
					<value>10</value>
				</ns_attrib>
				<ns_attrib>
					<name>is_clock</name>
					<value>true</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>rst</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>cc_busy_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>cc_interrupt_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>cc_status_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>cc_exception_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>cc_host_id_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_ready_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_valid_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_funct_i</name>
				<ns_attrib>
					<name>width</name>
					<value>7</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_rs1_i</name>
				<ns_attrib>
					<name>width</name>
					<value>5</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_rs2_i</name>
				<ns_attrib>
					<name>width</name>
					<value>5</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_xd_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_xs1_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_xs2_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_rd_i</name>
				<ns_attrib>
					<name>width</name>
					<value>5</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_inst_opcode_i</name>
				<ns_attrib>
					<name>width</name>
					<value>7</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_rs1_i</name>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_cmd_rs2_i</name>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_resp_ready_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_resp_valid_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_resp_rd_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>5</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>core_resp_data_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_ready_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_valid_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_addr_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>40</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_tag_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>10</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_cmd_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>5</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_typ_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>3</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_phys_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_req_data_o</name>
				<ns_attrib>
					<name>direction</name>
					<value>output</value>
				</ns_attrib>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_valid_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_addr_i</name>
				<ns_attrib>
					<name>width</name>
					<value>40</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_tag_i</name>
				<ns_attrib>
					<name>width</name>
					<value>10</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_cmd_i</name>
				<ns_attrib>
					<name>width</name>
					<value>5</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_typ_i</name>
				<ns_attrib>
					<name>width</name>
					<value>3</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_data_i</name>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_has_data_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_data_word_bypass_i</name>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_store_data_i</name>
				<ns_attrib>
					<name>width</name>
					<value>64</value>
				</ns_attrib>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_nack_i</name>
			</ns_node>
			<ns_node>
				<kind>module_io</kind>
				<name>mem_resp_replay_i</name>
			</ns_node>
		</ns_scope>
		<ns_scope>
			<name>arrays</name>
		</ns_scope>
	</ns_node>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>445</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>445</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>445</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>445</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>445</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>478</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>442</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>480</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>480</value>
	</optim_nodes>
	<optim_nodes>
		<thread>vv_addThread</thread>
		<value>480</value>
	</optim_nodes>
	<source_loc>
		<id>746</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_data_o</label>
		<file_id>2</file_id>
		<line>56</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>745</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_phys_o</label>
		<file_id>2</file_id>
		<line>55</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>744</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_typ_o</label>
		<file_id>2</file_id>
		<line>54</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>702</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_cmd_o</label>
		<file_id>2</file_id>
		<line>53</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>701</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_tag_o</label>
		<file_id>2</file_id>
		<line>52</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>659</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_addr_o</label>
		<file_id>2</file_id>
		<line>51</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>617</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_valid_o</label>
		<file_id>2</file_id>
		<line>50</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>615</id>
		<loc_kind>DECL</loc_kind>
		<label>core_resp_data_o</label>
		<file_id>2</file_id>
		<line>45</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>579</id>
		<loc_kind>DECL</loc_kind>
		<label>core_resp_rd_o</label>
		<file_id>2</file_id>
		<line>44</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>540</id>
		<loc_kind>DECL</loc_kind>
		<label>core_resp_valid_o</label>
		<file_id>2</file_id>
		<line>43</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>451</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_ready_o</label>
		<file_id>2</file_id>
		<line>28</line>
		<col>18</col>
	</source_loc>
	<source_loc>
		<id>447</id>
		<loc_kind>DECL</loc_kind>
		<label>cc_interrupt_o</label>
		<file_id>2</file_id>
		<line>21</line>
		<col>18</col>
	</source_loc>
	<source_loc>
		<id>446</id>
		<loc_kind>DECL</loc_kind>
		<label>cc_busy_o</label>
		<file_id>2</file_id>
		<line>20</line>
		<col>19</col>
	</source_loc>
	<source_loc>
		<id>539</id>
		<loc_kind>DECL</loc_kind>
		<label>core_resp_ready_i</label>
		<file_id>2</file_id>
		<line>42</line>
		<col>15</col>
	</source_loc>
	<source_loc>
		<id>797</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_resp_data_i</label>
		<file_id>2</file_id>
		<line>66</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>800</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_resp_store_data_i</label>
		<file_id>2</file_id>
		<line>69</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>779</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_resp_tag_i</label>
		<file_id>2</file_id>
		<line>62</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>747</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_resp_valid_i</label>
		<file_id>2</file_id>
		<line>60</line>
		<col>15</col>
	</source_loc>
	<source_loc>
		<id>616</id>
		<loc_kind>DECL</loc_kind>
		<label>mem_req_ready_i</label>
		<file_id>2</file_id>
		<line>49</line>
		<col>15</col>
	</source_loc>
	<source_loc>
		<id>511</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_inst_xd_i</label>
		<file_id>2</file_id>
		<line>34</line>
		<col>15</col>
	</source_loc>
	<source_loc>
		<id>538</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_rs2_i</label>
		<file_id>2</file_id>
		<line>40</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>537</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_rs1_i</label>
		<file_id>2</file_id>
		<line>39</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>487</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_inst_funct_i</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>452</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_valid_i</label>
		<file_id>2</file_id>
		<line>29</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>514</id>
		<loc_kind>DECL</loc_kind>
		<label>core_cmd_inst_rd_i</label>
		<file_id>2</file_id>
		<line>37</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>444</id>
		<loc_kind>DECL</loc_kind>
		<label>clk</label>
		<file_id>2</file_id>
		<line>14</line>
		<col>13</col>
	</source_loc>
	<source_loc>
		<id>445</id>
		<loc_kind>DECL</loc_kind>
		<label>rst</label>
		<file_id>2</file_id>
		<line>15</line>
		<col>18</col>
	</source_loc>
	<thread>
		<name>vv_addThread</name>
		<source_loc>2567</source_loc>
		<method>0</method>
		<reset>
			<name>rst</name>
			<polarity>0</polarity>
		</reset>
		<out_sig>
			<name>mem_req_data_o</name>
			<source_loc>746</source_loc>
			<datatype>64,0</datatype>
		</out_sig>
		<out_sig>
			<name>mem_req_phys_o</name>
			<source_loc>745</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>mem_req_typ_o</name>
			<source_loc>744</source_loc>
			<datatype>3,0</datatype>
		</out_sig>
		<out_sig>
			<name>mem_req_cmd_o</name>
			<source_loc>702</source_loc>
			<datatype>5,0</datatype>
		</out_sig>
		<out_sig>
			<name>mem_req_tag_o</name>
			<source_loc>701</source_loc>
			<datatype>10,0</datatype>
		</out_sig>
		<out_sig>
			<name>mem_req_addr_o</name>
			<source_loc>659</source_loc>
			<datatype>40,0</datatype>
		</out_sig>
		<out_sig>
			<name>mem_req_valid_o</name>
			<source_loc>617</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>core_resp_data_o</name>
			<source_loc>615</source_loc>
			<datatype>64,0</datatype>
		</out_sig>
		<out_sig>
			<name>core_resp_rd_o</name>
			<source_loc>579</source_loc>
			<datatype>5,0</datatype>
		</out_sig>
		<out_sig>
			<name>core_resp_valid_o</name>
			<source_loc>540</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>core_cmd_ready_o</name>
			<source_loc>451</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>cc_interrupt_o</name>
			<source_loc>447</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>cc_busy_o</name>
			<source_loc>446</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>core_resp_ready_i</name>
			<source_loc>539</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>mem_resp_data_i</name>
			<source_loc>797</source_loc>
			<datatype>64,0</datatype>
		</in_sig>
		<in_sig>
			<name>mem_resp_store_data_i</name>
			<source_loc>800</source_loc>
			<datatype>64,0</datatype>
		</in_sig>
		<in_sig>
			<name>mem_resp_tag_i</name>
			<source_loc>779</source_loc>
			<datatype>10,0</datatype>
		</in_sig>
		<in_sig>
			<name>mem_resp_valid_i</name>
			<source_loc>747</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>mem_req_ready_i</name>
			<source_loc>616</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>core_cmd_inst_xd_i</name>
			<source_loc>511</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>core_cmd_rs2_i</name>
			<source_loc>538</source_loc>
			<datatype>64,0</datatype>
		</in_sig>
		<in_sig>
			<name>core_cmd_rs1_i</name>
			<source_loc>537</source_loc>
			<datatype>64,0</datatype>
		</in_sig>
		<in_sig>
			<name>core_cmd_inst_funct_i</name>
			<source_loc>487</source_loc>
			<datatype>7,0</datatype>
		</in_sig>
		<in_sig>
			<name>core_cmd_valid_i</name>
			<source_loc>452</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>core_cmd_inst_rd_i</name>
			<source_loc>514</source_loc>
			<datatype>5,0</datatype>
		</in_sig>
		<in_sig>
			<name>clk</name>
			<source_loc>444</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>rst</name>
			<source_loc>445</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<message>
		<code_num>486</code_num>
		<severity>NOTE</severity>
		<message_text>Creating custom parts for this design</message_text>
	</message>
	<message>
		<code_num>487</code_num>
		<severity>NOTE</severity>
		<message_text>Created 4 parts</message_text>
	</message>
	<message>
		<code_num>488</code_num>
		<severity>NOTE</severity>
		<message_text>dpopt_auto: Suggesting 2 parts</message_text>
	</message>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>result_64 may be read before it is written.</message_text>
		<source_path>vv_add.cc</source_path>
		<source_line>28</source_line>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 64 bits by 33 inputs.</message_text>
	</message>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<module_name>vv_add_Add_64U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<module_name>vv_add_Eqi2u10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>2.0000</unit_area>
		<comb_area>2.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>6</opcode>
		<module_name>vv_add_And_1U_0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<module_name>vv_add_Eqi3u10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>2.0000</unit_area>
		<comb_area>2.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>vv_addThread</thread>
		<op>
			<id>3138</id>
			<opcode>3</opcode>
			<source_loc>2372</source_loc>
			<port>
				<name>in2</name>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="64">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3139</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2545,7342</sub_loc>
		</source_loc>
		<op>
			<id>3140</id>
			<opcode>1</opcode>
			<source_loc>2545,7342</source_loc>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3141</id>
			<opcode>6</opcode>
			<source_loc>2419</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3142</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2545,7342</sub_loc>
		</source_loc>
		<op>
			<id>3143</id>
			<opcode>1</opcode>
			<source_loc>2545,7342</source_loc>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3144</id>
			<opcode>6</opcode>
			<source_loc>2419</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3145</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2553,7342</sub_loc>
		</source_loc>
		<op>
			<id>3146</id>
			<opcode>2</opcode>
			<source_loc>2553,7342</source_loc>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3147</id>
			<opcode>6</opcode>
			<source_loc>2459</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3148</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2553,7342</sub_loc>
		</source_loc>
		<op>
			<id>3149</id>
			<opcode>2</opcode>
			<source_loc>2553,7342</source_loc>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3150</id>
			<opcode>6</opcode>
			<source_loc>2459</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of  0.000.</message_text>
		<source_path>vv_add.cc</source_path>
		<source_line>18</source_line>
	</message>
	<cdfg>
		<path>stratus_hls.bdr.1</path>
		<name>pre_sched</name>
		<thread>vv_addThread</thread>
		<source_loc>
			<id>2064</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>67</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>2112</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>122</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>2142</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>153</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>2166</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>187</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>3175</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7544</sub_loc>
		</source_loc>
		<source_loc>
			<id>3177</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2305</sub_loc>
		</source_loc>
		<source_loc>
			<id>2031</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>35</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3096</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>446,2031</sub_loc>
		</source_loc>
		<source_loc>
			<id>3178</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2307</sub_loc>
		</source_loc>
		<source_loc>
			<id>2033</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>36</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3097</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>447,2033</sub_loc>
		</source_loc>
		<source_loc>
			<id>3179</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2309</sub_loc>
		</source_loc>
		<source_loc>
			<id>2035</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>38</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3098</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>451,2035</sub_loc>
		</source_loc>
		<source_loc>
			<id>3180</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2311</sub_loc>
		</source_loc>
		<source_loc>
			<id>2037</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>40</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3099</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>540,2037</sub_loc>
		</source_loc>
		<source_loc>
			<id>2040</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>41</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>3084</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>514,2040</sub_loc>
		</source_loc>
		<source_loc>
			<id>2039</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>41</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3100</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>579,2039</sub_loc>
		</source_loc>
		<source_loc>
			<id>3181</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7547</sub_loc>
		</source_loc>
		<source_loc>
			<id>2041</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>42</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3001</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2041</sub_loc>
		</source_loc>
		<source_loc>
			<id>3101</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>615,3001</sub_loc>
		</source_loc>
		<source_loc>
			<id>3182</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2317</sub_loc>
		</source_loc>
		<source_loc>
			<id>2043</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>45</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3102</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>617,2043</sub_loc>
		</source_loc>
		<source_loc>
			<id>3183</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7550</sub_loc>
		</source_loc>
		<source_loc>
			<id>2045</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>46</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3004</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2045</sub_loc>
		</source_loc>
		<source_loc>
			<id>3103</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>659,3004</sub_loc>
		</source_loc>
		<source_loc>
			<id>3184</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7553</sub_loc>
		</source_loc>
		<source_loc>
			<id>2047</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>47</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3007</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2047</sub_loc>
		</source_loc>
		<source_loc>
			<id>3104</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>701,3007</sub_loc>
		</source_loc>
		<source_loc>
			<id>3185</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7556</sub_loc>
		</source_loc>
		<source_loc>
			<id>2049</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>48</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3010</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2049</sub_loc>
		</source_loc>
		<source_loc>
			<id>3105</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>702,3010</sub_loc>
		</source_loc>
		<source_loc>
			<id>3186</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7559</sub_loc>
		</source_loc>
		<source_loc>
			<id>2051</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>49</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3013</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2051</sub_loc>
		</source_loc>
		<source_loc>
			<id>3106</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>744,3013</sub_loc>
		</source_loc>
		<source_loc>
			<id>3187</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>2327</sub_loc>
		</source_loc>
		<source_loc>
			<id>2053</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>50</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3107</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>745,2053</sub_loc>
		</source_loc>
		<source_loc>
			<id>3188</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7562</sub_loc>
		</source_loc>
		<source_loc>
			<id>2055</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>51</line>
			<col>5</col>
		</source_loc>
		<source_loc>
			<id>3016</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2055</sub_loc>
		</source_loc>
		<source_loc>
			<id>3108</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>746,3016</sub_loc>
		</source_loc>
		<source_loc>
			<id>3155</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2292,2486</sub_loc>
		</source_loc>
		<source_loc>
			<id>3192</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>2339</sub_loc>
		</source_loc>
		<source_loc>
			<id>2062</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>65</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>3109</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>451,2062</sub_loc>
		</source_loc>
		<source_loc>
			<id>3085</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>452,2064</sub_loc>
		</source_loc>
		<source_loc>
			<id>3156</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2064,7461</sub_loc>
		</source_loc>
		<source_loc>
			<id>3157</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>452,3156</sub_loc>
		</source_loc>
		<source_loc>
			<id>3158</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2064</sub_loc>
		</source_loc>
		<source_loc>
			<id>2069</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>78</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>3086</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>487,2069</sub_loc>
		</source_loc>
		<source_loc>
			<id>2071</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>80</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>3087</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>537,2071</sub_loc>
		</source_loc>
		<source_loc>
			<id>2073</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>81</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>3088</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>538,2073</sub_loc>
		</source_loc>
		<source_loc>
			<id>2075</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>83</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3110</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>514,2075</sub_loc>
		</source_loc>
		<source_loc>
			<id>2077</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>85</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3089</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>511,2077</sub_loc>
		</source_loc>
		<source_loc>
			<id>3201</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>2357</sub_loc>
		</source_loc>
		<source_loc>
			<id>2078</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>87</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>3111</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>446,2078</sub_loc>
		</source_loc>
		<source_loc>
			<id>3203</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2362</sub_loc>
		</source_loc>
		<source_loc>
			<id>2082</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>91</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>3112</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>451,2082</sub_loc>
		</source_loc>
		<source_loc>
			<id>2099</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>114</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3113</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>659,2099</sub_loc>
		</source_loc>
		<source_loc>
			<id>3205</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>2397</sub_loc>
		</source_loc>
		<source_loc>
			<id>2101</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>115</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3114</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>617,2101</sub_loc>
		</source_loc>
		<source_loc>
			<id>3206</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>7565</sub_loc>
		</source_loc>
		<source_loc>
			<id>2103</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>116</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3019</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2103</sub_loc>
		</source_loc>
		<source_loc>
			<id>3115</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>702,3019</sub_loc>
		</source_loc>
		<source_loc>
			<id>3207</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>7568</sub_loc>
		</source_loc>
		<source_loc>
			<id>2105</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>117</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3022</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2105</sub_loc>
		</source_loc>
		<source_loc>
			<id>3116</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>744,3022</sub_loc>
		</source_loc>
		<source_loc>
			<id>3032</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>2</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>7342</sub_loc>
		</source_loc>
		<source_loc>
			<id>3208</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>2</value>
			<sub_loc>3032</sub_loc>
		</source_loc>
		<source_loc>
			<id>2107</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>118</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3033</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>2</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2107</sub_loc>
		</source_loc>
		<source_loc>
			<id>3117</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>701,3033</sub_loc>
		</source_loc>
		<source_loc>
			<id>2108</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>119</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3118</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>746,2108</sub_loc>
		</source_loc>
		<source_loc>
			<id>3090</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>616,2112</sub_loc>
		</source_loc>
		<source_loc>
			<id>3214</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2413</sub_loc>
		</source_loc>
		<source_loc>
			<id>2114</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>124</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3119</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>617,2114</sub_loc>
		</source_loc>
		<source_loc>
			<id>2116</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>127</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>3091</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>747,2116</sub_loc>
		</source_loc>
		<source_loc>
			<id>2117</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>127</line>
			<col>43</col>
		</source_loc>
		<source_loc>
			<id>3092</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>779,2117</sub_loc>
		</source_loc>
		<source_loc>
			<id>3151</id>
			<loc_kind>DECL</loc_kind>
			<label>CynTemp_1</label>
			<file_id>1</file_id>
			<line>127</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>3159</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2116,7482</sub_loc>
		</source_loc>
		<source_loc>
			<id>3160</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>747,3159</sub_loc>
		</source_loc>
		<source_loc>
			<id>3161</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2116</sub_loc>
		</source_loc>
		<source_loc>
			<id>3162</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2117,7482</sub_loc>
		</source_loc>
		<source_loc>
			<id>3163</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>779,3162</sub_loc>
		</source_loc>
		<source_loc>
			<id>3164</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2117</sub_loc>
		</source_loc>
		<source_loc>
			<id>3152</id>
			<loc_kind>DECL</loc_kind>
			<label>CynTemp_2</label>
			<file_id>1</file_id>
			<line>127</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>3165</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2419</sub_loc>
		</source_loc>
		<source_loc>
			<id>2123</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>132</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>3093</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>800,2123</sub_loc>
		</source_loc>
		<source_loc>
			<id>2131</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>145</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3120</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>659,2131</sub_loc>
		</source_loc>
		<source_loc>
			<id>3225</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>2439</sub_loc>
		</source_loc>
		<source_loc>
			<id>2133</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>146</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3121</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>617,2133</sub_loc>
		</source_loc>
		<source_loc>
			<id>3226</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>7574</sub_loc>
		</source_loc>
		<source_loc>
			<id>2135</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>147</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3026</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2135</sub_loc>
		</source_loc>
		<source_loc>
			<id>3122</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>702,3026</sub_loc>
		</source_loc>
		<source_loc>
			<id>3227</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>7577</sub_loc>
		</source_loc>
		<source_loc>
			<id>2137</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>148</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3029</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2137</sub_loc>
		</source_loc>
		<source_loc>
			<id>3123</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>744,3029</sub_loc>
		</source_loc>
		<source_loc>
			<id>3035</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>2</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>7342</sub_loc>
		</source_loc>
		<source_loc>
			<id>3228</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>3</value>
			<sub_loc>3035</sub_loc>
		</source_loc>
		<source_loc>
			<id>2139</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>149</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3036</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>2</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>2139</sub_loc>
		</source_loc>
		<source_loc>
			<id>3124</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>701,3036</sub_loc>
		</source_loc>
		<source_loc>
			<id>3125</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>616,2142</sub_loc>
		</source_loc>
		<source_loc>
			<id>3234</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2453</sub_loc>
		</source_loc>
		<source_loc>
			<id>2144</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>155</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>3126</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>617,2144</sub_loc>
		</source_loc>
		<source_loc>
			<id>2146</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>158</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>3127</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>747,2146</sub_loc>
		</source_loc>
		<source_loc>
			<id>2147</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>158</line>
			<col>43</col>
		</source_loc>
		<source_loc>
			<id>3128</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>779,2147</sub_loc>
		</source_loc>
		<source_loc>
			<id>3153</id>
			<loc_kind>DECL</loc_kind>
			<label>CynTemp_3</label>
			<file_id>1</file_id>
			<line>158</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>3166</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2146,7499</sub_loc>
		</source_loc>
		<source_loc>
			<id>3167</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>747,3166</sub_loc>
		</source_loc>
		<source_loc>
			<id>3168</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2146</sub_loc>
		</source_loc>
		<source_loc>
			<id>3169</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2147,7499</sub_loc>
		</source_loc>
		<source_loc>
			<id>3170</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>779,3169</sub_loc>
		</source_loc>
		<source_loc>
			<id>3171</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2147</sub_loc>
		</source_loc>
		<source_loc>
			<id>3154</id>
			<loc_kind>DECL</loc_kind>
			<label>CynTemp_4</label>
			<file_id>1</file_id>
			<line>158</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>3172</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>2459</sub_loc>
		</source_loc>
		<source_loc>
			<id>2153</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>163</line>
			<col>25</col>
		</source_loc>
		<source_loc>
			<id>3094</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>797,2153</sub_loc>
		</source_loc>
		<source_loc>
			<id>3245</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>1</value>
			<sub_loc>2482</sub_loc>
		</source_loc>
		<source_loc>
			<id>3037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7515,2558</sub_loc>
		</source_loc>
		<source_loc>
			<id>3129</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>540,3037</sub_loc>
		</source_loc>
		<source_loc>
			<id>3038</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7515,2559</sub_loc>
		</source_loc>
		<source_loc>
			<id>3130</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>579,3038</sub_loc>
		</source_loc>
		<source_loc>
			<id>3039</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7515,2560</sub_loc>
		</source_loc>
		<source_loc>
			<id>3131</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>615,3039</sub_loc>
		</source_loc>
		<source_loc>
			<id>3095</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>539,2166</sub_loc>
		</source_loc>
		<source_loc>
			<id>3254</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2501</sub_loc>
		</source_loc>
		<source_loc>
			<id>2168</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>190</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>3132</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>446,2168</sub_loc>
		</source_loc>
		<source_loc>
			<id>3255</id>
			<loc_kind>CONST_REF</loc_kind>
			<value>0</value>
			<sub_loc>2503</sub_loc>
		</source_loc>
		<source_loc>
			<id>2170</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>191</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>3133</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>540,2170</sub_loc>
		</source_loc>
	</cdfg>
	<sched_ops_fu>
		<thread>vv_addThread</thread>
		<value>9</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>vv_addThread</thread>
		<value>68</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>vv_addThread</thread>
		<value>64</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>vv_addThread</thread>
	</pm_ops>
	<sched_ops>
		<thread>vv_addThread</thread>
		<io_op>
			<id>3347</id>
			<source_loc>3096</source_loc>
			<order>1</order>
			<sig_name>cc_busy_o</sig_name>
			<label>cc_busy_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3348</id>
			<source_loc>3097</source_loc>
			<order>2</order>
			<sig_name>cc_interrupt_o</sig_name>
			<label>cc_interrupt_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3349</id>
			<source_loc>3098</source_loc>
			<order>3</order>
			<sig_name>core_cmd_ready_o</sig_name>
			<label>core_cmd_ready_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3350</id>
			<source_loc>3099</source_loc>
			<order>4</order>
			<sig_name>core_resp_valid_o</sig_name>
			<label>core_resp_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3351</id>
			<source_loc>3100</source_loc>
			<order>5</order>
			<sig_name>core_resp_rd_o</sig_name>
			<label>core_resp_rd_o:write</label>
			<datatype W="5">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3352</id>
			<source_loc>3101</source_loc>
			<order>6</order>
			<sig_name>core_resp_data_o</sig_name>
			<label>core_resp_data_o:write</label>
			<datatype W="64">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3353</id>
			<source_loc>3102</source_loc>
			<order>7</order>
			<sig_name>mem_req_valid_o</sig_name>
			<label>mem_req_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3354</id>
			<source_loc>3103</source_loc>
			<order>8</order>
			<sig_name>mem_req_addr_o</sig_name>
			<label>mem_req_addr_o:write</label>
			<datatype W="40">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3355</id>
			<source_loc>3104</source_loc>
			<order>9</order>
			<sig_name>mem_req_tag_o</sig_name>
			<label>mem_req_tag_o:write</label>
			<datatype W="10">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3356</id>
			<source_loc>3105</source_loc>
			<order>10</order>
			<sig_name>mem_req_cmd_o</sig_name>
			<label>mem_req_cmd_o:write</label>
			<datatype W="5">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3357</id>
			<source_loc>3106</source_loc>
			<order>11</order>
			<sig_name>mem_req_typ_o</sig_name>
			<label>mem_req_typ_o:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3358</id>
			<source_loc>3107</source_loc>
			<order>12</order>
			<sig_name>mem_req_phys_o</sig_name>
			<label>mem_req_phys_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3359</id>
			<source_loc>3108</source_loc>
			<order>13</order>
			<sig_name>mem_req_data_o</sig_name>
			<label>mem_req_data_o:write</label>
			<datatype W="64">sc_uint</datatype>
			<output_write/>
			<cycle_id>0</cycle_id>
			<cycle_id>0</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<wire_op>
			<id>3346</id>
			<source_loc>7545</source_loc>
			<order>14</order>
			<sig_name>result_64</sig_name>
			<label>result_64:wire</label>
			<datatype W="64">sc_uint</datatype>
			<cycle_id>1</cycle_id>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3360</id>
			<source_loc>3155</source_loc>
			<order>15</order>
			<sig_name>result_64</sig_name>
			<label>result_64:wire</label>
			<datatype W="64">sc_uint</datatype>
			<cycle_id>1</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<io_op>
			<id>3362</id>
			<source_loc>3085</source_loc>
			<order>16</order>
			<sig_name>core_cmd_valid_i</sig_name>
			<label>core_cmd_valid_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>1</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3361</id>
			<source_loc>3109</source_loc>
			<order>17</order>
			<sig_name>core_cmd_ready_o</sig_name>
			<label>core_cmd_ready_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>1</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3364</id>
			<source_loc>3157</source_loc>
			<order>18</order>
			<sig_name>core_cmd_valid_i</sig_name>
			<label>core_cmd_valid_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>2</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3366</id>
			<source_loc>3086</source_loc>
			<order>19</order>
			<sig_name>core_cmd_inst_funct_i</sig_name>
			<label>core_cmd_inst_funct_i:read</label>
			<datatype W="7">sc_uint</datatype>
			<input_read/>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3370</id>
			<source_loc>3089</source_loc>
			<order>20</order>
			<sig_name>core_cmd_inst_xd_i</sig_name>
			<label>core_cmd_inst_xd_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3367</id>
			<source_loc>3087</source_loc>
			<order>21</order>
			<sig_name>core_cmd_rs1_i</sig_name>
			<label>core_cmd_rs1_i:read</label>
			<datatype W="64">sc_uint</datatype>
			<input_read/>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3368</id>
			<source_loc>3088</source_loc>
			<order>22</order>
			<sig_name>core_cmd_rs2_i</sig_name>
			<label>core_cmd_rs2_i:read</label>
			<datatype W="64">sc_uint</datatype>
			<input_read/>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3371</id>
			<source_loc>3111</source_loc>
			<order>23</order>
			<sig_name>cc_busy_o</sig_name>
			<label>cc_busy_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3369</id>
			<source_loc>3110</source_loc>
			<order>24</order>
			<sig_name>core_cmd_inst_rd_i</sig_name>
			<label>core_cmd_inst_rd_i:read</label>
			<datatype W="5">sc_uint</datatype>
			<input_read/>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3372</id>
			<source_loc>3112</source_loc>
			<order>25</order>
			<sig_name>core_cmd_ready_o</sig_name>
			<label>core_cmd_ready_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<op>
			<id>3374</id>
			<source_loc>3138</source_loc>
			<order>26</order>
			<instance_name>vv_add_Add_64U_3_4_1</instance_name>
			<opcode>3</opcode>
			<label>+</label>
			<cycle_id>3</cycle_id>
			<guard>TRUE</guard>
		</op>
		<io_op>
			<id>3375</id>
			<source_loc>3113</source_loc>
			<order>27</order>
			<sig_name>mem_req_addr_o</sig_name>
			<label>mem_req_addr_o:write</label>
			<datatype W="40">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>1.3230</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3376</id>
			<source_loc>3114</source_loc>
			<order>28</order>
			<sig_name>mem_req_valid_o</sig_name>
			<label>mem_req_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3377</id>
			<source_loc>3115</source_loc>
			<order>29</order>
			<sig_name>mem_req_cmd_o</sig_name>
			<label>mem_req_cmd_o:write</label>
			<datatype W="5">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3378</id>
			<source_loc>3116</source_loc>
			<order>30</order>
			<sig_name>mem_req_typ_o</sig_name>
			<label>mem_req_typ_o:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3379</id>
			<source_loc>3117</source_loc>
			<order>31</order>
			<sig_name>mem_req_tag_o</sig_name>
			<label>mem_req_tag_o:write</label>
			<datatype W="10">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3380</id>
			<source_loc>3118</source_loc>
			<order>32</order>
			<sig_name>mem_req_data_o</sig_name>
			<label>mem_req_data_o:write</label>
			<datatype W="64">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>1.3230</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3395</id>
			<source_loc>3120</source_loc>
			<order>33</order>
			<sig_name>mem_req_addr_o</sig_name>
			<label>mem_req_addr_o:write</label>
			<datatype W="40">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>1.3230</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3396</id>
			<source_loc>3121</source_loc>
			<order>34</order>
			<sig_name>mem_req_valid_o</sig_name>
			<label>mem_req_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3397</id>
			<source_loc>3122</source_loc>
			<order>35</order>
			<sig_name>mem_req_cmd_o</sig_name>
			<label>mem_req_cmd_o:write</label>
			<datatype W="5">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3398</id>
			<source_loc>3123</source_loc>
			<order>36</order>
			<sig_name>mem_req_typ_o</sig_name>
			<label>mem_req_typ_o:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3399</id>
			<source_loc>3124</source_loc>
			<order>37</order>
			<sig_name>mem_req_tag_o</sig_name>
			<label>mem_req_tag_o:write</label>
			<datatype W="10">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3381</id>
			<source_loc>3090</source_loc>
			<order>38</order>
			<sig_name>mem_req_ready_i</sig_name>
			<label>mem_req_ready_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>4</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3400</id>
			<source_loc>3125</source_loc>
			<order>39</order>
			<sig_name>mem_req_ready_i</sig_name>
			<label>mem_req_ready_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>5</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3385</id>
			<source_loc>3092</source_loc>
			<order>40</order>
			<sig_name>mem_resp_tag_i</sig_name>
			<label>mem_resp_tag_i:read</label>
			<datatype W="10">sc_uint</datatype>
			<input_read/>
			<cycle_id>4</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3384</id>
			<source_loc>3091</source_loc>
			<order>41</order>
			<sig_name>mem_resp_valid_i</sig_name>
			<label>mem_resp_valid_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>4</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<op>
			<id>3386</id>
			<source_loc>3140</source_loc>
			<order>42</order>
			<instance_name>vv_add_Eqi2u10_4_2</instance_name>
			<opcode>1</opcode>
			<label>==</label>
			<cycle_id>4</cycle_id>
			<chain_time>2.2160</chain_time>
			<guard>TRUE</guard>
		</op>
		<op>
			<id>3387</id>
			<source_loc>3141</source_loc>
			<order>43</order>
			<instance_name>vv_add_And_1U_0_4_3</instance_name>
			<opcode>6</opcode>
			<label>&amp;</label>
			<cycle_id>4</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</op>
		<io_op>
			<id>3383</id>
			<source_loc>3119</source_loc>
			<order>44</order>
			<sig_name>mem_req_valid_o</sig_name>
			<label>mem_req_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>4</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3404</id>
			<source_loc>3128</source_loc>
			<order>45</order>
			<sig_name>mem_resp_tag_i</sig_name>
			<label>mem_resp_tag_i:read</label>
			<datatype W="10">sc_uint</datatype>
			<input_read/>
			<cycle_id>5</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3403</id>
			<source_loc>3127</source_loc>
			<order>46</order>
			<sig_name>mem_resp_valid_i</sig_name>
			<label>mem_resp_valid_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>5</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<op>
			<id>3405</id>
			<source_loc>3146</source_loc>
			<order>47</order>
			<instance_name>vv_add_Eqi3u10_4_4</instance_name>
			<opcode>2</opcode>
			<label>==</label>
			<cycle_id>5</cycle_id>
			<chain_time>2.2160</chain_time>
			<guard>TRUE</guard>
		</op>
		<op>
			<id>3406</id>
			<source_loc>3147</source_loc>
			<order>48</order>
			<instance_name>vv_add_And_1U_0_4_5</instance_name>
			<opcode>6</opcode>
			<label>&amp;</label>
			<cycle_id>5</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</op>
		<io_op>
			<id>3402</id>
			<source_loc>3126</source_loc>
			<order>49</order>
			<sig_name>mem_req_valid_o</sig_name>
			<label>mem_req_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>5</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3390</id>
			<source_loc>3163</source_loc>
			<order>50</order>
			<sig_name>mem_resp_tag_i</sig_name>
			<label>mem_resp_tag_i:read</label>
			<datatype W="10">sc_uint</datatype>
			<input_read/>
			<cycle_id>6</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3389</id>
			<source_loc>3160</source_loc>
			<order>51</order>
			<sig_name>mem_resp_valid_i</sig_name>
			<label>mem_resp_valid_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>6</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<op>
			<id>3391</id>
			<source_loc>3143</source_loc>
			<order>52</order>
			<instance_name>vv_add_Eqi2u10_4_6</instance_name>
			<opcode>1</opcode>
			<label>==</label>
			<cycle_id>6</cycle_id>
			<chain_time>2.2160</chain_time>
			<guard>TRUE</guard>
		</op>
		<op>
			<id>3392</id>
			<source_loc>3144</source_loc>
			<order>53</order>
			<instance_name>vv_add_And_1U_0_4_7</instance_name>
			<opcode>6</opcode>
			<label>&amp;</label>
			<cycle_id>6</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</op>
		<io_op>
			<id>3409</id>
			<source_loc>3170</source_loc>
			<order>54</order>
			<sig_name>mem_resp_tag_i</sig_name>
			<label>mem_resp_tag_i:read</label>
			<datatype W="10">sc_uint</datatype>
			<input_read/>
			<cycle_id>7</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3408</id>
			<source_loc>3167</source_loc>
			<order>55</order>
			<sig_name>mem_resp_valid_i</sig_name>
			<label>mem_resp_valid_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>7</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<op>
			<id>3410</id>
			<source_loc>3149</source_loc>
			<order>56</order>
			<instance_name>vv_add_Eqi3u10_4_8</instance_name>
			<opcode>2</opcode>
			<label>==</label>
			<cycle_id>7</cycle_id>
			<chain_time>2.2160</chain_time>
			<guard>TRUE</guard>
		</op>
		<op>
			<id>3411</id>
			<source_loc>3150</source_loc>
			<order>57</order>
			<instance_name>vv_add_And_1U_0_4_9</instance_name>
			<opcode>6</opcode>
			<label>&amp;</label>
			<cycle_id>7</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</op>
		<io_op>
			<id>3394</id>
			<source_loc>3093</source_loc>
			<order>58</order>
			<sig_name>mem_resp_store_data_i</sig_name>
			<label>mem_resp_store_data_i:read</label>
			<datatype W="64">sc_uint</datatype>
			<input_read/>
			<cycle_id>4</cycle_id>
			<cycle_id>6</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3413</id>
			<source_loc>3094</source_loc>
			<order>59</order>
			<sig_name>mem_resp_data_i</sig_name>
			<label>mem_resp_data_i:read</label>
			<datatype W="64">sc_uint</datatype>
			<input_read/>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<source_loc>
			<id>3343</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7473,7344,7368,7388,3155</sub_loc>
		</source_loc>
		<source_loc>
			<id>3344</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>0</opcode>
			<sub_loc>7473,7344,7368,7388,3155</sub_loc>
		</source_loc>
		<wire_op>
			<id>3345</id>
			<source_loc>3344</source_loc>
			<order>60</order>
			<sig_name>result_64</sig_name>
			<label>result_64:wire</label>
			<datatype W="64">sc_uint</datatype>
			<cycle_id>3</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3461</id>
			<source_loc>3344</source_loc>
			<order>61</order>
			<sig_name>result_64</sig_name>
			<label>result_64:wire</label>
			<datatype W="64">sc_uint</datatype>
			<cycle_id>3</cycle_id>
			<chain_time>0.7860</chain_time>
			<original_op>3345</original_op>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3463</id>
			<source_loc>3344</source_loc>
			<order>62</order>
			<sig_name>result_64</sig_name>
			<label>result_64:wire</label>
			<datatype W="64">sc_uint</datatype>
			<cycle_id>8</cycle_id>
			<chain_time>0.7860</chain_time>
			<original_op>3345</original_op>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3465</id>
			<source_loc>3344</source_loc>
			<order>63</order>
			<sig_name>result_64</sig_name>
			<label>result_64:wire</label>
			<datatype W="64">sc_uint</datatype>
			<cycle_id>9</cycle_id>
			<chain_time>0.7860</chain_time>
			<original_op>3345</original_op>
			<guard>TRUE</guard>
		</wire_op>
		<io_op>
			<id>3414</id>
			<source_loc>3129</source_loc>
			<order>64</order>
			<sig_name>core_resp_valid_o</sig_name>
			<label>core_resp_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.3230</chain_time>
			<guard>{[(69!=0)]}</guard>
		</io_op>
		<io_op>
			<id>3415</id>
			<source_loc>3130</source_loc>
			<order>65</order>
			<sig_name>core_resp_rd_o</sig_name>
			<label>core_resp_rd_o:write</label>
			<datatype W="5">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.3230</chain_time>
			<guard>{[(70!=0)]}</guard>
		</io_op>
		<io_op>
			<id>3416</id>
			<source_loc>3131</source_loc>
			<order>66</order>
			<sig_name>core_resp_data_o</sig_name>
			<label>core_resp_data_o:write</label>
			<datatype W="64">sc_uint</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.3230</chain_time>
			<guard>{[(71!=0)]}</guard>
		</io_op>
		<io_op>
			<id>3418</id>
			<source_loc>3095</source_loc>
			<order>67</order>
			<sig_name>core_resp_ready_i</sig_name>
			<label>core_resp_ready_i:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<cycle_id>10</cycle_id>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3420</id>
			<source_loc>3132</source_loc>
			<order>68</order>
			<sig_name>cc_busy_o</sig_name>
			<label>cc_busy_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<io_op>
			<id>3421</id>
			<source_loc>3133</source_loc>
			<order>69</order>
			<sig_name>core_resp_valid_o</sig_name>
			<label>core_resp_valid_o:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<cycle_id>3</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.5370</chain_time>
			<guard>TRUE</guard>
		</io_op>
		<wire_op>
			<id>3363</id>
			<source_loc>7465</source_loc>
			<order>70</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>1</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3365</id>
			<source_loc>7461</source_loc>
			<order>71</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>2</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3373</id>
			<source_loc>7473</source_loc>
			<order>72</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>3</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3382</id>
			<source_loc>7478</source_loc>
			<order>73</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>4</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3401</id>
			<source_loc>7495</source_loc>
			<order>74</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>5</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3388</id>
			<source_loc>7487</source_loc>
			<order>75</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>4</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3407</id>
			<source_loc>7504</source_loc>
			<order>76</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>5</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3393</id>
			<source_loc>7482</source_loc>
			<order>77</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>6</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3412</id>
			<source_loc>7499</source_loc>
			<order>78</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>7</cycle_id>
			<chain_time>3.3330</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3417</id>
			<source_loc>7515</source_loc>
			<order>79</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>3</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
		<wire_op>
			<id>3419</id>
			<source_loc>7514</source_loc>
			<order>80</order>
			<sig_name/>
			<label>:wire</label>
			<datatype W="64">sc_int</datatype>
			<cycle_id>10</cycle_id>
			<chain_time>0.7860</chain_time>
			<guard>TRUE</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>stratus_hls.bdr.2</path>
		<name>post_sched</name>
		<thread>vv_addThread</thread>
	</cdfg>
	<timing_paths>
		<thread>vv_addThread</thread>
		<timing_path>
			<name>vv_addThread_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>vv_addThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.3060</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>4</number_inputs>
				<state>15</state>
				<source_loc>3345</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
				<state>43</state>
				<source_loc>3416</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.8630</delay>
		</timing_path>
		<timing_path>
			<name>vv_addThread_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>vv_addThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.3060</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>4</number_inputs>
				<state>15</state>
				<source_loc>3345</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
				<state>43</state>
				<source_loc>3416</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.8630</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>vv_addThread</thread>
		<timing_path>
			<name>vv_addThread_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>vv_addThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>PORT</node_kind>
				<delay>2.3060</delay>
				<instance_name>vv_add_Add_64U_3_4_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.8630</delay>
		</timing_path>
		<timing_path>
			<name>vv_addThread_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>vv_addThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>PORT</node_kind>
				<delay>2.3060</delay>
				<instance_name>vv_add_Add_64U_3_4_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.8630</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>vv_addThread</thread>
		<reg_op>
			<id>3503</id>
			<source_loc>3347</source_loc>
			<name>cc_busy_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>cc_busy_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3504</id>
			<source_loc>3371</source_loc>
			<name>cc_busy_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,5,8,9,10</livein>
			<liveout>1,2,3,4,5,8,9,10,12</liveout>
			<reg_deffed>1,2,12</reg_deffed>
			<instance_name>cc_busy_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3505</id>
			<source_loc>3420</source_loc>
			<name>cc_busy_o</name>
			<datatype W="1">bool</datatype>
			<livein>11,12</livein>
			<liveout>3,8,9,10,11</liveout>
			<reg_deffed>3,8,9,10</reg_deffed>
			<instance_name>cc_busy_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3506</id>
			<source_loc>3348</source_loc>
			<name>cc_interrupt_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>cc_interrupt_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3507</id>
			<source_loc>3349</source_loc>
			<name>core_cmd_ready_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,12</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>core_cmd_ready_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3508</id>
			<source_loc>3361</source_loc>
			<name>core_cmd_ready_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed>1,12</reg_deffed>
			<instance_name>core_cmd_ready_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3509</id>
			<source_loc>3372</source_loc>
			<name>core_cmd_ready_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,5,6,7,8,9,10,11,12</livein>
			<liveout>3,4,5,6,7,8,9,10,11</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>core_cmd_ready_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3510</id>
			<source_loc>3352</source_loc>
			<name>core_resp_data_o</name>
			<datatype W="64">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>core_resp_data_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3511</id>
			<source_loc>3416</source_loc>
			<name>core_resp_data_o</name>
			<datatype W="64">sc_uint</datatype>
			<livein>3,8,9,10,11,12</livein>
			<liveout>3,8,9,10,11</liveout>
			<reg_deffed>3,8,9</reg_deffed>
			<instance_name>core_resp_data_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3512</id>
			<source_loc>3351</source_loc>
			<name>core_resp_rd_o</name>
			<datatype W="5">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>core_resp_rd_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3513</id>
			<source_loc>3415</source_loc>
			<name>core_resp_rd_o</name>
			<datatype W="5">sc_uint</datatype>
			<livein>3,8,9,10,11,12</livein>
			<liveout>3,8,9,10,11</liveout>
			<reg_deffed>3,8,9</reg_deffed>
			<instance_name>core_resp_rd_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3514</id>
			<source_loc>3350</source_loc>
			<name>core_resp_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>core_resp_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3515</id>
			<source_loc>3414</source_loc>
			<name>core_resp_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,8,9,10</livein>
			<liveout>3,8,9,10</liveout>
			<reg_deffed>3,8,9</reg_deffed>
			<instance_name>core_resp_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3516</id>
			<source_loc>3421</source_loc>
			<name>core_resp_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>11,12</livein>
			<liveout>3,8,9,10,11</liveout>
			<reg_deffed>3,8,9,10</reg_deffed>
			<instance_name>core_resp_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3517</id>
			<source_loc>3354</source_loc>
			<name>mem_req_addr_o</name>
			<datatype W="40">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_addr_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3518</id>
			<source_loc>3375</source_loc>
			<name>mem_req_addr_o</name>
			<datatype W="40">sc_uint</datatype>
			<livein>3,4,6,8</livein>
			<liveout>3,4,6</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_addr_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3519</id>
			<source_loc>3395</source_loc>
			<name>mem_req_addr_o</name>
			<datatype W="40">sc_uint</datatype>
			<livein>3,5,7,9</livein>
			<liveout>3,5,7</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_addr_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3520</id>
			<source_loc>3356</source_loc>
			<name>mem_req_cmd_o</name>
			<datatype W="5">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_cmd_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3521</id>
			<source_loc>3377</source_loc>
			<name>mem_req_cmd_o</name>
			<datatype W="5">sc_uint</datatype>
			<livein>3,4,6,8</livein>
			<liveout>3,4,6</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_cmd_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3522</id>
			<source_loc>3397</source_loc>
			<name>mem_req_cmd_o</name>
			<datatype W="5">sc_uint</datatype>
			<livein>3,5,7,9</livein>
			<liveout>3,5,7</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_cmd_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3523</id>
			<source_loc>3359</source_loc>
			<name>mem_req_data_o</name>
			<datatype W="64">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_data_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3524</id>
			<source_loc>3380</source_loc>
			<name>mem_req_data_o</name>
			<datatype W="64">sc_uint</datatype>
			<livein>3,4,6,8</livein>
			<liveout>3,4,6</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_data_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3525</id>
			<source_loc>3358</source_loc>
			<name>mem_req_phys_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_phys_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3526</id>
			<source_loc>3355</source_loc>
			<name>mem_req_tag_o</name>
			<datatype W="10">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_tag_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3527</id>
			<source_loc>3379</source_loc>
			<name>mem_req_tag_o</name>
			<datatype W="10">sc_uint</datatype>
			<livein>3,4,6,8</livein>
			<liveout>3,4,6</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_tag_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3528</id>
			<source_loc>3399</source_loc>
			<name>mem_req_tag_o</name>
			<datatype W="10">sc_uint</datatype>
			<livein>3,5,7,9</livein>
			<liveout>3,5,7</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_tag_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3529</id>
			<source_loc>3357</source_loc>
			<name>mem_req_typ_o</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_typ_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3530</id>
			<source_loc>3378</source_loc>
			<name>mem_req_typ_o</name>
			<datatype W="3">sc_uint</datatype>
			<livein>3,4,6,8</livein>
			<liveout>3,4,6</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_typ_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3531</id>
			<source_loc>3398</source_loc>
			<name>mem_req_typ_o</name>
			<datatype W="3">sc_uint</datatype>
			<livein>3,5,7,9</livein>
			<liveout>3,5,7</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_typ_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3532</id>
			<source_loc>3353</source_loc>
			<name>mem_req_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,12</liveout>
			<reg_deffed/>
			<instance_name>mem_req_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3533</id>
			<source_loc>3376</source_loc>
			<name>mem_req_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,4</livein>
			<liveout>3,4</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3534</id>
			<source_loc>3383</source_loc>
			<name>mem_req_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,6,8,9,10,11</livein>
			<liveout>3,4,6,8,9,10</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>mem_req_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3535</id>
			<source_loc>3396</source_loc>
			<name>mem_req_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,5</livein>
			<liveout>3,5</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>mem_req_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3536</id>
			<source_loc>3402</source_loc>
			<name>mem_req_valid_o</name>
			<datatype W="1">bool</datatype>
			<livein>3,5,7,8,9,10,11</livein>
			<liveout>3,5,7,8,9,10</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>mem_req_valid_o</instance_name>
		</reg_op>
		<reg_op>
			<id>3537</id>
			<source_loc>3360</source_loc>
			<name>result_64_mi4</name>
			<datatype W="64">sc_uint</datatype>
			<livein>1,2,3,12</livein>
			<liveout>1,2,3,12</liveout>
			<reg_deffed>1,12</reg_deffed>
			<instance_name>s_reg_12</instance_name>
		</reg_op>
		<reg_op>
			<id>3538</id>
			<source_loc>3394</source_loc>
			<name>result_64_mi28</name>
			<datatype W="64">sc_uint</datatype>
			<livein>8</livein>
			<liveout>4,6</liveout>
			<reg_deffed>4,6</reg_deffed>
			<instance_name>s_reg_12</instance_name>
		</reg_op>
		<reg_op>
			<id>3540</id>
			<source_loc>3413</source_loc>
			<name>result_64_mi41</name>
			<datatype W="64">sc_uint</datatype>
			<livein>9</livein>
			<liveout>5,7</liveout>
			<reg_deffed>5,7</reg_deffed>
			<instance_name>s_reg_12</instance_name>
		</reg_op>
		<reg_op>
			<id>3541</id>
			<source_loc>3366</source_loc>
			<name>funct</name>
			<datatype W="7">sc_uint</datatype>
			<livein>3,4,5,6,7,8,9</livein>
			<liveout>1,2,3,4,5,6,7,12</liveout>
			<reg_deffed>1,2,12</reg_deffed>
			<instance_name>s_reg_13</instance_name>
		</reg_op>
		<reg_op>
			<id>3542</id>
			<source_loc>3370</source_loc>
			<name>xd</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,5,6,7,8,9</livein>
			<liveout>1,2,3,4,5,6,7,8,9,12</liveout>
			<reg_deffed>1,2,12</reg_deffed>
			<instance_name>s_reg_14</instance_name>
		</reg_op>
		<reg_op>
			<id>3543</id>
			<source_loc>3367</source_loc>
			<name>din1_64</name>
			<datatype W="64">sc_uint</datatype>
			<livein>3</livein>
			<liveout>1,2,3,12</liveout>
			<reg_deffed>1,2,12</reg_deffed>
			<instance_name>s_reg_15</instance_name>
		</reg_op>
		<reg_op>
			<id>3544</id>
			<source_loc>3368</source_loc>
			<name>din2_64</name>
			<datatype W="64">sc_uint</datatype>
			<livein>3</livein>
			<liveout>1,2,3,12</liveout>
			<reg_deffed>1,2,12</reg_deffed>
			<instance_name>s_reg_16</instance_name>
		</reg_op>
		<reg_op>
			<id>3545</id>
			<source_loc>3369</source_loc>
			<name>ds</name>
			<datatype W="5">sc_uint</datatype>
			<livein>3,4,5,6,7,8,9</livein>
			<liveout>1,2,3,4,5,6,7,8,9,12</liveout>
			<reg_deffed>1,2,12</reg_deffed>
			<instance_name>s_reg_17</instance_name>
		</reg_op>
		<reg_op>
			<id>3546</id>
			<source_loc>3345</source_loc>
			<name>result_64_mux</name>
			<datatype W="64">sc_uint</datatype>
			<livein>3,8,9,10,11,12</livein>
			<liveout>3,8,9,10,11,12</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_18</instance_name>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>6</res_id>
		<opcode>9</opcode>
		<module_name>vv_add_Equal_10Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>4.0000</unit_area>
		<comb_area>4.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<sched_cond>
		<value>7478</value>
		<thread>vv_addThread</thread>
	</sched_cond>
	<sched_cond>
		<value>7473</value>
		<thread>vv_addThread</thread>
	</sched_cond>
	<sched_cond>
		<value>7461</value>
		<thread>vv_addThread</thread>
	</sched_cond>
	<sched_cond>
		<value>7495</value>
		<thread>vv_addThread</thread>
	</sched_cond>
	<loop>
		<id>1</id>
		<thread>vv_addThread</thread>
		<source_path>/opt/cadence/STRATUS152/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>4581</source_loc>
		<loop>
			<id>14</id>
			<thread>vv_addThread</thread>
			<source_path>vv_add.cc</source_path>
			<source_line>59</source_line>
			<source_loc>2509</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>8</max_path>
			<latency>8</latency>
			<loop>
				<id>4</id>
				<thread>vv_addThread</thread>
				<source_path>vv_add.cc</source_path>
				<source_line>67</source_line>
				<source_loc>2345</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
			<loop>
				<id>6</id>
				<thread>vv_addThread</thread>
				<source_path>vv_add.cc</source_path>
				<source_line>120</source_line>
				<source_loc>2411</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
			<loop>
				<id>7</id>
				<thread>vv_addThread</thread>
				<source_path>vv_add.cc</source_path>
				<source_line>127</source_line>
				<source_loc>2423</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
			<loop>
				<id>9</id>
				<thread>vv_addThread</thread>
				<source_path>vv_add.cc</source_path>
				<source_line>151</source_line>
				<source_loc>2451</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
			<loop>
				<id>10</id>
				<thread>vv_addThread</thread>
				<source_path>vv_add.cc</source_path>
				<source_line>158</source_line>
				<source_loc>2463</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
			<loop>
				<id>12</id>
				<thread>vv_addThread</thread>
				<source_path>vv_add.cc</source_path>
				<source_line>185</source_line>
				<source_loc>2499</source_loc>
				<start_cycle>5</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
		</loop>
	</loop>
	<timing_paths>
		<thread>vv_addThread</thread>
		<timing_path>
			<name>vv_addThread_1</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>4.7460</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.3060</delay>
				<source_loc>3374</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3461</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<source_loc>3511</source_loc>
				<state>43</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_2</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>3.8240</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3385</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3840</delay>
				<source_loc>3386</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1170</delay>
				<source_loc>3387</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3388</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_3</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>3.8240</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3390</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3840</delay>
				<source_loc>3391</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1170</delay>
				<source_loc>3392</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3393</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3538</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_4</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>3.8240</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3404</source_loc>
				<state>34</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3840</delay>
				<source_loc>3405</source_loc>
				<state>34</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1170</delay>
				<source_loc>3406</source_loc>
				<state>34</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3407</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_5</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>3.8240</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3409</source_loc>
				<state>38</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3840</delay>
				<source_loc>3410</source_loc>
				<state>38</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1170</delay>
				<source_loc>3411</source_loc>
				<state>38</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3412</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3540</source_loc>
				<state>41</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_6</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>1.3230</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<source_loc>3515</source_loc>
				<state>43</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_7</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>1.3230</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7860</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<source_loc>3513</source_loc>
				<state>43</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_8</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>1.3230</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3362</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3363</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_9</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>1.3230</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3364</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3365</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3543</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>vv_addThread_10</name>
			<path_kind>OldSchedLong</path_kind>
			<thread>vv_addThread</thread>
			<delay>1.3230</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3364</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>3365</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>3544</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<loop>
		<id>1</id>
		<thread>vv_addThread</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2332</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>14</id>
			<thread>vv_addThread</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>2360</source_loc>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>8</cycle_id>
				<cyn_protocol/>
				<source_loc>2428</source_loc>
				<start_cycle>4</start_cycle>
				<latency>6</latency>
			</cycle>
			<cycle>
				<cycle_id>9</cycle_id>
				<cyn_protocol/>
				<source_loc>2468</source_loc>
				<start_cycle>4</start_cycle>
				<latency>6</latency>
			</cycle>
			<cycle>
				<cycle_id>11</cycle_id>
				<cyn_protocol/>
				<source_loc>2507</source_loc>
				<start_cycle>6</start_cycle>
				<latency>8</latency>
			</cycle>
			<cycle>
				<cycle_id>12</cycle_id>
				<cyn_protocol/>
				<source_loc>2507</source_loc>
				<start_cycle>7</start_cycle>
				<latency>9</latency>
			</cycle>
			<loop>
				<id>4</id>
				<thread>vv_addThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>2344</source_loc>
					<start_cycle>0</start_cycle>
					<latency>2</latency>
				</cycle>
			</loop>
			<loop>
				<id>6</id>
				<thread>vv_addThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>2408</source_loc>
					<start_cycle>0</start_cycle>
					<latency>4</latency>
				</cycle>
			</loop>
			<loop>
				<id>7</id>
				<thread>vv_addThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>2422</source_loc>
					<start_cycle>0</start_cycle>
					<latency>5</latency>
				</cycle>
			</loop>
			<loop>
				<id>9</id>
				<thread>vv_addThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>2448</source_loc>
					<start_cycle>0</start_cycle>
					<latency>4</latency>
				</cycle>
			</loop>
			<loop>
				<id>10</id>
				<thread>vv_addThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>7</cycle_id>
					<cyn_protocol/>
					<source_loc>2462</source_loc>
					<start_cycle>0</start_cycle>
					<latency>5</latency>
				</cycle>
			</loop>
			<loop>
				<id>12</id>
				<thread>vv_addThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>10</cycle_id>
					<cyn_protocol/>
					<source_loc>2496</source_loc>
					<start_cycle>0</start_cycle>
					<latency>7</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<stable_time>
		<name>cc_busy_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>cc_interrupt_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_ready_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>core_resp_valid_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>core_resp_rd_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_inst_rd_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>core_resp_data_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_valid_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_addr_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_tag_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_cmd_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_typ_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_phys_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>mem_req_data_o</name>
		<time> 0.786</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_valid_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_inst_funct_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_rs1_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_rs2_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>core_cmd_inst_xd_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>mem_req_ready_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>mem_resp_valid_i</name>
		<time> 8.883</time>
	</stable_time>
	<stable_time>
		<name>mem_resp_tag_i</name>
		<time> 7.499</time>
	</stable_time>
	<stable_time>
		<name>mem_resp_store_data_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>mem_resp_data_i</name>
		<time> 9.463</time>
	</stable_time>
	<stable_time>
		<name>core_resp_ready_i</name>
		<time> 9.463</time>
	</stable_time>
	<reg_ops>
		<thread>vv_addThread</thread>
	</reg_ops>
	<thread>
		<name>vv_addThread</name>
		<resource>
			<module_name>vv_add_Add_64U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>32</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<module_name>vv_add_And_1U_0_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>4</count>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>4.0000</total_area>
			<part_characterization>32</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<module_name>vv_add_Eqi2u10_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<unit_area>2.0000</unit_area>
			<comb_area>2.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>4.0000</total_area>
			<part_characterization>32</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<module_name>vv_add_Eqi3u10_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<unit_area>2.0000</unit_area>
			<comb_area>2.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>4.0000</total_area>
			<part_characterization>32</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>269</reg_bits>
		<reg_count>7</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>269</count>
			<total_area>269.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.786</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>453.1429</mux_area>
		<control_area>0.0000</control_area>
		<total_area>799.0000</total_area>
		<comb_area>530.0000</comb_area>
		<seq_area>269.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>269</total_bits>
		<state_count>13</state_count>
		<cycle_time>10.0000</cycle_time>
		<cycle_slack>0.0000</cycle_slack>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>log</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<state_encoding>
		<thread>vv_addThread</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>8</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>10</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>12</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>vv_add_Eqi2u10_4_2_out1</survivor>
		<absorbed>vv_add_Eqi2u10_4_6_out1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>vv_add_Eqi3u10_4_4_out1</survivor>
		<absorbed>vv_add_Eqi3u10_4_8_out1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>vv_add_And_1U_0_4_3_out1</survivor>
		<absorbed>vv_add_And_1U_0_4_7_out1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>vv_add_And_1U_0_4_5_out1</survivor>
		<absorbed>vv_add_And_1U_0_4_9_out1</absorbed>
	</reg_share>
	<resource>
		<module_name>vv_add_Add_64U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<module_name>vv_add_Eqi2u10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>2.0000</unit_area>
		<comb_area>2.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<module_name>vv_add_And_1U_0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<module_name>vv_add_Eqi3u10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>2.0000</unit_area>
		<comb_area>2.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>32</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>454</reg_bits>
	<reg_count>19</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>454</count>
		<total_area>908.0000</total_area>
		<unit_area>2.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>1.0000</seq_area>
		<ded_mults>0</ded_mults>
		<latency>1</latency>
		<delay>0.786</delay>
		<setup_time>0.537</setup_time>
	</resource>
	<mux_area>203.0000</mux_area>
	<control_area>69.5875</control_area>
	<total_area>1251.0000</total_area>
	<comb_area>797.0000</comb_area>
	<seq_area>454.0000</seq_area>
	<ded_mults>0</ded_mults>
	<total_bits>454</total_bits>
	<state_count>13</state_count>
	<cycle_time>10.0000</cycle_time>
	<cycle_slack>0.0000</cycle_slack>
	<netlist>
		<module_name>vv_add</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>444</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>445</source_loc>
		</port>
		<source_loc>
			<id>3490</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3347,3371,3420,3503,3504,3505</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>cc_busy_o</name>
			<datatype W="1">bool</datatype>
			<source_loc>3490</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<port>
			<direction>out</direction>
			<name>cc_interrupt_o</name>
			<datatype W="1">bool</datatype>
			<source_loc>3506</source_loc>
		</port>
		<source_loc>
			<id>443</id>
			<loc_kind>DECL</loc_kind>
			<label>cc_status_i</label>
			<file_id>2</file_id>
			<line>23</line>
			<col>17</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>cc_status_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>443</source_loc>
		</port>
		<source_loc>
			<id>448</id>
			<loc_kind>DECL</loc_kind>
			<label>cc_exception_i</label>
			<file_id>2</file_id>
			<line>24</line>
			<col>17</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>cc_exception_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>448</source_loc>
		</port>
		<source_loc>
			<id>449</id>
			<loc_kind>DECL</loc_kind>
			<label>cc_host_id_i</label>
			<file_id>2</file_id>
			<line>25</line>
			<col>17</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>cc_host_id_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>449</source_loc>
		</port>
		<source_loc>
			<id>3488</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3349,3361,3372,3507,3508,3509</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>core_cmd_ready_o</name>
			<datatype W="1">bool</datatype>
			<source_loc>3488</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3362,3364</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>core_cmd_valid_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>3489</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_funct_i</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>3366</source_loc>
		</port>
		<source_loc>
			<id>509</id>
			<loc_kind>DECL</loc_kind>
			<label>core_cmd_inst_rs1_i</label>
			<file_id>2</file_id>
			<line>31</line>
			<col>24</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_rs1_i</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>509</source_loc>
		</port>
		<source_loc>
			<id>510</id>
			<loc_kind>DECL</loc_kind>
			<label>core_cmd_inst_rs2_i</label>
			<file_id>2</file_id>
			<line>32</line>
			<col>24</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_rs2_i</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>510</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_xd_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>3370</source_loc>
		</port>
		<source_loc>
			<id>512</id>
			<loc_kind>DECL</loc_kind>
			<label>core_cmd_inst_xs1_i</label>
			<file_id>2</file_id>
			<line>35</line>
			<col>15</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_xs1_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>512</source_loc>
		</port>
		<source_loc>
			<id>513</id>
			<loc_kind>DECL</loc_kind>
			<label>core_cmd_inst_xs2_i</label>
			<file_id>2</file_id>
			<line>36</line>
			<col>15</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_xs2_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>513</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_rd_i</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>3369</source_loc>
		</port>
		<source_loc>
			<id>515</id>
			<loc_kind>DECL</loc_kind>
			<label>core_cmd_inst_opcode_i</label>
			<file_id>2</file_id>
			<line>38</line>
			<col>23</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>core_cmd_inst_opcode_i</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>515</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>core_cmd_rs1_i</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3367</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>core_cmd_rs2_i</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3368</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>core_resp_ready_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>3418</source_loc>
		</port>
		<source_loc>
			<id>3500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3350,3414,3421,3514,3515,3516</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>core_resp_valid_o</name>
			<datatype W="1">bool</datatype>
			<source_loc>3500</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3501</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3351,3415,3512,3513</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>core_resp_rd_o</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>3501</source_loc>
			<area>10.0000</area>
			<comb_area>5.0000</comb_area>
			<seq_area>5.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3502</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3352,3416,3510,3511</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>core_resp_data_o</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3502</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3497</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3381,3400</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_req_ready_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>3497</source_loc>
		</port>
		<source_loc>
			<id>3492</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3353,3376,3396,3383,3402,3532,3533,3534,3535,3536</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>mem_req_valid_o</name>
			<datatype W="1">bool</datatype>
			<source_loc>3492</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3491</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3354,3375,3395,3517,3518,3519</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>mem_req_addr_o</name>
			<datatype W="40">sc_uint</datatype>
			<source_loc>3491</source_loc>
			<area>80.0000</area>
			<comb_area>40.0000</comb_area>
			<seq_area>40.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3495</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3355,3379,3399,3526,3527,3528</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>mem_req_tag_o</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>3495</source_loc>
		</port>
		<source_loc>
			<id>3493</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3356,3377,3397,3520,3521,3522</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>mem_req_cmd_o</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>3493</source_loc>
		</port>
		<source_loc>
			<id>3494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3357,3378,3398,3529,3530,3531</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>mem_req_typ_o</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3494</source_loc>
		</port>
		<port>
			<direction>out</direction>
			<name>mem_req_phys_o</name>
			<datatype W="1">bool</datatype>
			<source_loc>3525</source_loc>
		</port>
		<source_loc>
			<id>3496</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3359,3380,3523,3524</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>mem_req_data_o</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3496</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</port>
		<source_loc>
			<id>3499</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3384,3403,3389,3408</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_valid_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>3499</source_loc>
		</port>
		<source_loc>
			<id>763</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_addr_i</label>
			<file_id>2</file_id>
			<line>61</line>
			<col>25</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_addr_i</name>
			<datatype W="40">sc_uint</datatype>
			<source_loc>763</source_loc>
		</port>
		<source_loc>
			<id>3498</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3385,3404,3390,3409</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_tag_i</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>3498</source_loc>
		</port>
		<source_loc>
			<id>780</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_cmd_i</label>
			<file_id>2</file_id>
			<line>63</line>
			<col>24</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_cmd_i</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>780</source_loc>
		</port>
		<source_loc>
			<id>796</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_typ_i</label>
			<file_id>2</file_id>
			<line>64</line>
			<col>24</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_typ_i</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>796</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mem_resp_data_i</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3413</source_loc>
		</port>
		<source_loc>
			<id>798</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_has_data_i</label>
			<file_id>2</file_id>
			<line>67</line>
			<col>15</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_has_data_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>798</source_loc>
		</port>
		<source_loc>
			<id>799</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_data_word_bypass_i</label>
			<file_id>2</file_id>
			<line>68</line>
			<col>24</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_data_word_bypass_i</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>799</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mem_resp_store_data_i</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3394</source_loc>
		</port>
		<source_loc>
			<id>801</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_nack_i</label>
			<file_id>2</file_id>
			<line>71</line>
			<col>15</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_nack_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>801</source_loc>
		</port>
		<source_loc>
			<id>802</id>
			<loc_kind>DECL</loc_kind>
			<label>mem_resp_replay_i</label>
			<file_id>2</file_id>
			<line>72</line>
			<col>15</col>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>mem_resp_replay_i</name>
			<datatype W="1">bool</datatype>
			<source_loc>802</source_loc>
		</port>
		<signal>
			<name>global_state_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2567</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>3597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3406,3411</sub_loc>
		</source_loc>
		<signal>
			<name>vv_add_And_1U_0_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3597</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3595</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3405,3410</sub_loc>
		</source_loc>
		<signal>
			<name>vv_add_Eqi3u10_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3595</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3596</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3387,3392</sub_loc>
		</source_loc>
		<signal>
			<name>vv_add_And_1U_0_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3596</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3386,3391</sub_loc>
		</source_loc>
		<signal>
			<name>vv_add_Eqi2u10_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3594</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_18</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3546</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<signal>
			<name>s_reg_17</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>3545</source_loc>
			<area>10.0000</area>
			<comb_area>5.0000</comb_area>
			<seq_area>5.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<signal>
			<name>vv_add_Add_64U_3_4_1_out1</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3374</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3551</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3537,3540,3538</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_12</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3551</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<signal>
			<name>s_reg_14</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3542</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<source_loc>
			<id>3584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7345,3544</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_16</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3584</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<source_loc>
			<id>3600</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>2</opcode>
			<bits_trimmed_kind>data_bits</bits_trimmed_kind>
			<sub_loc>3355,3379,3399,3526,3527,3528</sub_loc>
		</source_loc>
		<signal>
			<name>mem_req_tag_o_slice</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>3600</source_loc>
			<area>4.0000</area>
			<comb_area>2.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<source_loc>
			<id>3599</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>data_bits</bits_trimmed_kind>
			<sub_loc>3356,3377,3397,3520,3521,3522</sub_loc>
		</source_loc>
		<signal>
			<name>mem_req_cmd_o_slice</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3599</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<source_loc>
			<id>3598</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>1</opcode>
			<bits_trimmed_kind>data_bits</bits_trimmed_kind>
			<sub_loc>3357,3378,3398,3529,3530,3531</sub_loc>
		</source_loc>
		<signal>
			<name>mem_req_typ_o_slice</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3598</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<source_loc>
			<id>3585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7346,3543</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_15</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>3585</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<signal>
			<name>s_reg_13</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>3541</source_loc>
			<area>14.0000</area>
			<comb_area>7.0000</comb_area>
			<seq_area>7.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2567</source_loc>
			<state_reg/>
			<area>8.0000</area>
			<comb_area>4.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7860</delay>
			<setup_time>0.5370</setup_time>
		</signal>
		<assign>
			<lhs>
				<name>mem_req_tag_o</name>
			</lhs>
			<rhs>
				<name>mem_req_tag_o_slice</name>
			</rhs>
		</assign>
		<assign>
			<lhs>
				<name>mem_req_cmd_o</name>
			</lhs>
			<rhs>
				<name>mem_req_cmd_o_slice</name>
			</rhs>
		</assign>
		<assign>
			<lhs>
				<name>mem_req_typ_o</name>
			</lhs>
			<rhs>
				<name>mem_req_typ_o_slice</name>
			</rhs>
		</assign>
		<assign>
			<lhs>
				<name>mem_req_phys_o</name>
			</lhs>
			<value>1</value>
		</assign>
		<assign>
			<lhs>
				<name>cc_interrupt_o</name>
			</lhs>
			<value>0</value>
		</assign>
		<thread>
			<name>drive_mem_req_data_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>mem_req_data_o</name>
			</lhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_mem_req_typ_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>mem_req_typ_o_slice</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_mem_req_cmd_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>mem_req_cmd_o_slice</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_mem_req_tag_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>mem_req_tag_o_slice</name>
			</lhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_mem_req_addr_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>mem_req_addr_o</name>
			</lhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_mem_req_valid_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>mem_req_valid_o</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
				<name>mem_req_ready_i</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_core_resp_data_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>64.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>core_resp_data_o</name>
			</lhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<rhs>
				<name>vv_add_Add_64U_3_4_1_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
				<name>s_reg_14</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_core_resp_rd_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>core_cmd_inst_rd_i</name>
			</rhs>
			<lhs>
				<name>core_resp_rd_o</name>
			</lhs>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
				<name>s_reg_14</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_core_resp_valid_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>core_resp_valid_o</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>s_reg_13</name>
				<name>s_reg_14</name>
				<name>core_resp_ready_i</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_core_cmd_ready_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>core_cmd_ready_o</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_cc_busy_o</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>cc_busy_o</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>core_cmd_valid_i</name>
				<name>s_reg_13</name>
				<name>s_reg_14</name>
				<name>core_resp_ready_i</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>60.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<rhs>
				<name>mem_resp_store_data_i</name>
			</rhs>
			<rhs>
				<name>mem_resp_data_i</name>
			</rhs>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_13</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>core_cmd_inst_funct_i</name>
			</rhs>
			<lhs>
				<name>s_reg_13</name>
			</lhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>core_cmd_inst_xd_i</name>
			</rhs>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_15</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>core_cmd_rs1_i</name>
			</rhs>
			<lhs>
				<name>s_reg_15</name>
			</lhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_16</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>core_cmd_rs2_i</name>
			</rhs>
			<lhs>
				<name>s_reg_16</name>
			</lhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_17</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>core_cmd_inst_rd_i</name>
			</rhs>
			<lhs>
				<name>s_reg_17</name>
			</lhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_s_reg_18</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>64.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<lhs>
				<name>s_reg_18</name>
			</lhs>
			<rhs>
				<name>vv_add_Add_64U_3_4_1_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_13</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>vv_add_Add_64U_3_4_1</name>
			<dissolved_from>vv_add_Add_64U_3_4_1</dissolved_from>
			<async/>
			<wire/>
			<rhs>
				<name>s_reg_16</name>
				<name>s_reg_15</name>
			</rhs>
			<lhs>
				<name>vv_add_Add_64U_3_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2372</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>vv_add_Eqi2u10_4_2</name>
			<dissolved_from>vv_add_Eqi2u10_4_2</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
				<name>mem_resp_tag_i</name>
			</rhs>
			<lhs>
				<name>vv_add_Eqi2u10_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2545</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>vv_add_And_1U_0_4_3</name>
			<dissolved_from>vv_add_And_1U_0_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>mem_resp_valid_i</name>
				<name>vv_add_Eqi2u10_4_2_out1</name>
			</rhs>
			<lhs>
				<name>vv_add_And_1U_0_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2419</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>vv_add_Eqi3u10_4_4</name>
			<dissolved_from>vv_add_Eqi3u10_4_4</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
				<name>mem_resp_tag_i</name>
			</rhs>
			<lhs>
				<name>vv_add_Eqi3u10_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2553</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>vv_add_And_1U_0_4_5</name>
			<dissolved_from>vv_add_And_1U_0_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>mem_resp_valid_i</name>
				<name>vv_add_Eqi3u10_4_4_out1</name>
			</rhs>
			<lhs>
				<name>vv_add_And_1U_0_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2419</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>8.0000</mux_area>
			<mux_delay>1.2547</mux_delay>
			<control_delay>1.2547</control_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>core_cmd_valid_i</name>
				<name>s_reg_13</name>
				<name>s_reg_14</name>
				<name>mem_req_ready_i</name>
				<name>vv_add_And_1U_0_4_3_out1</name>
				<name>vv_add_And_1U_0_4_5_out1</name>
				<name>core_resp_ready_i</name>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>thread_12</name>
			<async/>
			<wire/>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>mem_req_tag_o_slice</name>
			</rhs>
			<lhs>
				<name>mem_req_tag_o</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>thread_11</name>
			<async/>
			<wire/>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>mem_req_cmd_o_slice</name>
			</rhs>
			<lhs>
				<name>mem_req_cmd_o</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>thread_10</name>
			<async/>
			<wire/>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<name>mem_req_typ_o_slice</name>
			</rhs>
			<lhs>
				<name>mem_req_typ_o</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>thread_9</name>
			<async/>
			<wire/>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>mem_req_phys_o</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<thread>
			<name>thread_8</name>
			<async/>
			<wire/>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>cc_interrupt_o</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2332</source_loc>
			<thread>vv_addThread</thread>
		</thread>
		<module_inst>
			<module_name>vv_add_Add_64U_3_4</module_name>
			<name>vv_add_Add_64U_3_4_1</name>
			<instance_name>vv_add_Add_64U_3_4_1</instance_name>
			<source_loc>3374</source_loc>
			<thread>vv_addThread</thread>
			<dissolved_to>vv_add_Add_64U_3_4_1</dissolved_to>
		</module_inst>
		<module_inst>
			<module_name>vv_add_And_1U_0_4</module_name>
			<name>vv_add_And_1U_0_4_3</name>
			<instance_name>vv_add_And_1U_0_4_3</instance_name>
			<source_loc>3387</source_loc>
			<thread>vv_addThread</thread>
			<dissolved_to>vv_add_And_1U_0_4_3</dissolved_to>
		</module_inst>
		<module_inst>
			<module_name>vv_add_And_1U_0_4</module_name>
			<name>vv_add_And_1U_0_4_5</name>
			<instance_name>vv_add_And_1U_0_4_5</instance_name>
			<source_loc>3406</source_loc>
			<thread>vv_addThread</thread>
			<dissolved_to>vv_add_And_1U_0_4_5</dissolved_to>
		</module_inst>
		<module_inst>
			<module_name>vv_add_Eqi2u10_4</module_name>
			<name>vv_add_Eqi2u10_4_2</name>
			<instance_name>vv_add_Eqi2u10_4_2</instance_name>
			<source_loc>3386</source_loc>
			<thread>vv_addThread</thread>
			<dissolved_to>vv_add_Eqi2u10_4_2</dissolved_to>
		</module_inst>
		<module_inst>
			<module_name>vv_add_Eqi3u10_4</module_name>
			<name>vv_add_Eqi3u10_4_4</name>
			<instance_name>vv_add_Eqi3u10_4_4</instance_name>
			<source_loc>3405</source_loc>
			<thread>vv_addThread</thread>
			<dissolved_to>vv_add_Eqi3u10_4_4</dissolved_to>
		</module_inst>
	</netlist>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>608</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2847</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3071</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>251</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1763</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>304</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>356</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>402</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>403</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>404</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>405</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>81</count>
		</message_count>
		<message_count>
			<code_num>804</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1169</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1434</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1702</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1703</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
	</message_counts>
	<end_time>Thu Aug  4 23:07:54 2016</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>101</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>137</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>-1</real_time>
			<cpu_time>-1</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>1470366398</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>74</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>log</name>
			<real_time>-1</real_time>
			<cpu_time>-1</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>315</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>315</real_time>
			<cpu_time>9</cpu_time>
		</phase>
	</timers>
	<footprint>409724</footprint>
	<subprocess_footprint>0</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
