Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:59:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_25_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.025ns (30.352%)  route 2.352ns (69.648%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 6.031 - 4.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.579ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.528ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5747, routed)        1.601     2.538    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X100Y435       FDCE                                         r  Delay1No8_instance/Y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y435       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.617 r  Delay1No8_instance/Y_reg[15]/Q
                         net (fo=4, routed)           0.537     3.154    Delay1No8_instance/Q[15]
    SLICE_X103Y456       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.304 r  Delay1No8_instance/geqOp_carry_i_9__1/O
                         net (fo=1, routed)           0.010     3.314    Sum11_1_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X103Y456       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.429 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.455    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X103Y457       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.470 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.496    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X103Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.548 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.319     3.867    Delay1No8_instance/CO[0]
    SLICE_X104Y461       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.135     4.002 r  Delay1No8_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.185     4.187    Delay1No8_instance/Sum11_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X103Y459       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.310 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.087     4.397    Delay1No8_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X103Y458       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.486 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.353     4.839    Delay1No9_instance/shiftVal__5[0]
    SLICE_X102Y459       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     4.930 r  Delay1No9_instance/shiftedFracY_d1[26]_i_2__1/O
                         net (fo=5, routed)           0.417     5.347    Delay1No9_instance/Sum11_1_impl_instance/level2[19]
    SLICE_X104Y462       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.470 r  Delay1No9_instance/shiftedFracY_d1[30]_i_3__1/O
                         net (fo=2, routed)           0.334     5.804    Delay1No8_instance/Y_reg[26]_0[7]
    SLICE_X100Y461       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     5.857 r  Delay1No8_instance/shiftedFracY_d1[30]_i_1__1/O
                         net (fo=1, routed)           0.058     5.915    Sum11_1_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X100Y461       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5747, routed)        1.384     6.031    Sum11_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X100Y461       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.391     6.422    
                         clock uncertainty           -0.035     6.386    
    SLICE_X100Y461       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.411    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.411    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  0.496    




