
---------- Begin Simulation Statistics ----------
simSeconds                                   0.044077                       # Number of seconds simulated (Second)
simTicks                                  44076694500                       # Number of ticks simulated (Tick)
finalTick                                 44076694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    297.06                       # Real time elapsed on the host (Second)
hostTickRate                                148375661                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4382680                       # Number of bytes of host memory used (Byte)
simInsts                                     65256150                       # Number of instructions simulated (Count)
simOps                                       66464900                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   219672                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     223741                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         88153392                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.350862                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.740268                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        86651102                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      292                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       79807483                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  92192                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             20186493                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14890210                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 106                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            87998361                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.906920                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.713162                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  61235965     69.59%     69.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6957586      7.91%     77.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6457877      7.34%     84.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4580001      5.20%     90.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3114527      3.54%     93.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2324440      2.64%     96.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1676725      1.91%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1156438      1.31%     99.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    494802      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              87998361                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  906969     82.33%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    3      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  60527      5.49%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                134095     12.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          468      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      56162141     70.37%     70.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         9239      0.01%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           234      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           83      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           12      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           23      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          111      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          121      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           67      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     70.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14682672     18.40%     88.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8952312     11.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       79807483                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.905325                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1101594                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013803                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                248506536                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               106712346                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        77256266                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   300577                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  127834                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          121364                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    80755713                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      152896                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1610811                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1575                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          155031                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       15765664                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9885023                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4271502                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1924065                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          5413      0.03%      0.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         5160      0.03%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          647      0.00%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     13236374     81.46%     81.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      2997098     18.44%     99.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         4223      0.03%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       16248915                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2448      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         2594      0.05%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          243      0.00%      0.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4161807     78.37%     78.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1140495     21.48%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3175      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       5310762                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           39      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          515      0.06%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           95      0.01%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       802941     99.82%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          558      0.07%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          279      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       804427                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2965      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2566      0.02%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          404      0.00%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      9074567     82.96%     83.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1856603     16.97%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         1048      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     10938153                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          296      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           83      0.01%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       782270     99.88%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          338      0.04%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          232      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       783219                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      8122341     49.99%     49.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      8119513     49.97%     99.96% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         5413      0.03%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         1648      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     16248915                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       383130     47.63%     47.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       421238     52.36%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           39      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           20      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       804427                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          13236374                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      5122721                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            804427                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1466                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       383202                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        421225                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             16248915                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               382789                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                12466698                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.767233                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2144                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            4870                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1648                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3222                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         5413      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         5160      0.03%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          647      0.00%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     13236374     81.46%     81.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      2997098     18.44%     99.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         4223      0.03%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     16248915                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         5413      0.14%      0.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1053      0.03%      0.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          647      0.02%      0.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      3769930     99.68%     99.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1006      0.03%     99.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         4168      0.11%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       3782217                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          515      0.13%      0.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       381716     99.72%     99.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          558      0.15%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       382789                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          515      0.13%      0.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       381716     99.72%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          558      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       382789                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         4870                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         1648                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3222                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          374                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         5244                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 8255                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   8250                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               5285                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2965                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2965                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        20162619                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             186                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            803712                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     85062253                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.781379                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.966818                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        66578872     78.27%     78.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6248701      7.35%     85.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3690716      4.34%     89.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1131896      1.33%     91.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1585541      1.86%     93.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          453489      0.53%     93.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          758178      0.89%     94.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          637480      0.75%     95.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3977380      4.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     85062253                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          44                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  2970                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           59      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     46614561     70.13%     70.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         8983      0.01%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          185      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           69      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           12      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           22      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           90      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           87      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           54      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     70.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12206276     18.36%     88.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7635500     11.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     66465898                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3977380                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             65257148                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               66465898                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       65256150                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         66464900                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.350862                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.740268                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           19841776                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          57893899                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         12206276                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7635478                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts            120720                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           59      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     46614561     70.13%     70.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         8983      0.01%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          185      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc           69      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           12      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           22      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           90      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           87      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           54      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     70.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     12206276     18.36%     88.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7635500     11.49%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     66465898                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     10938153                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10933736                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         4417                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9074567                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1863586                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         2970                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         2965                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       18177578                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          18177578                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      18177578                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         18177578                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       991259                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          991259                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       991259                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         991259                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  53678646203                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  53678646203                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  53678646203                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  53678646203                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19168837                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19168837                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19168837                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19168837                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.051712                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.051712                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.051712                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.051712                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54151.988737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54151.988737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54151.988737                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54151.988737                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       136108                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          426                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        17998                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.562396                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    85.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       105264                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            105264                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       385518                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        385518                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       385518                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       385518                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       605741                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       605741                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       605741                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       605741                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  32615708640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  32615708640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  32615708640                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  32615708640                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.031600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.031600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.031600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.031600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 53844.314055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 53844.314055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 53844.314055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 53844.314055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 605485                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10785852                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10785852                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       747416                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        747416                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  41376082500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  41376082500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     11533268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     11533268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.064805                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.064805                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55358.839656                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55358.839656                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       190398                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       190398                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       557018                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       557018                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  29931077000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  29931077000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.048297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.048297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53734.487934                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53734.487934                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           18                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            4                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             4                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       374000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       374000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           22                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           22                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.181818                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.181818                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        93500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        93500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            4                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            4                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       370000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       370000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.181818                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.181818                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        92500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        92500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           16                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           16                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4044420                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4044420                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          147                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          147                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.891156                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.891156                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 30873.435115                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 30873.435115                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      3913420                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      3913420                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.891156                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.891156                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29873.435115                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29873.435115                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      7391710                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7391710                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       243712                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       243712                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  12298519283                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  12298519283                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7635422                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7635422                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.031919                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.031919                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50463.330829                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50463.330829                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       195120                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       195120                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        48592                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        48592                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2680718220                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2680718220                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006364                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006364                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 55167.892246                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 55167.892246                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.923232                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             18783341                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             605741                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              31.008865                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              266500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.923232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          152                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           77281177                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          77281177                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 10245479                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              61501868                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12900486                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2544276                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 806252                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7807816                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1104                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               94546930                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3690                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            78196672                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                  1887                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         12853491                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        14252403                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        8794300                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.887052                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       23218863                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      21503316                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      96596047                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     49663265                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          23046703                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6662525                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           45                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads         81513                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites        40411                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            8126574                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      74365869                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1614660                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  399                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2814                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  12339919                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                302913                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           87998361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.118686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.472884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 69781837     79.30%     79.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1623521      1.84%     81.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1387271      1.58%     82.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2641083      3.00%     85.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1479914      1.68%     87.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1410579      1.60%     89.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1443610      1.64%     90.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1357377      1.54%     92.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6873169      7.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             87998361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              96678466                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.096707                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           16248915                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.184325                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     12821897                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       12337155                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12337155                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12337155                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12337155                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2763                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2763                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2763                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2763                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    196342500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    196342500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    196342500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    196342500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12339918                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12339918                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12339918                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12339918                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000224                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000224                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000224                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000224                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71061.346363                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 71061.346363                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71061.346363                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 71061.346363                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1591                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      75.761905                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1699                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1699                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          675                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           675                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          675                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          675                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2088                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2088                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2088                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2088                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    151746500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    151746500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    151746500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    151746500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000169                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000169                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000169                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000169                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 72675.526820                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 72675.526820                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 72675.526820                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 72675.526820                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1699                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12337155                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12337155                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2763                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2763                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    196342500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    196342500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12339918                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12339918                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000224                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000224                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71061.346363                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71061.346363                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          675                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          675                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2088                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2088                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    151746500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    151746500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 72675.526820                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 72675.526820                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           383.289996                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             12339242                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2087                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            5912.430283                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   383.289996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          384                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          154                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           74041595                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          74041595                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    806252                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   48757131                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1654772                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               86653281                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               381259                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15765664                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9885023                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   287                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     87723                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1113187                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2403                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         429588                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       394861                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               824449                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 77642927                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                77377630                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  42702983                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  71817898                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.877761                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.594601                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     2559937                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3559388                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                22564                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2403                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2249523                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               114253                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  15266                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12206276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              9.538655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.353756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11447813     93.79%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                56481      0.46%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               287634      2.36%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6022      0.05%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2501      0.02%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  393      0.00%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  524      0.00%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  385      0.00%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2406      0.02%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2016      0.02%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6665      0.05%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              16290      0.13%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              25803      0.21%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              32489      0.27%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              66590      0.55%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3356      0.03%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2114      0.02%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              61757      0.51%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2144      0.02%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2330      0.02%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             162227      1.33%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                443      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                158      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                181      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                183      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                265      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                452      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                451      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                627      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                596      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            14980      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1056                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12206276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                        11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                        11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                  11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                 11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                 11                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 806252                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 11202646                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                52271674                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          31235                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14425317                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9261237                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               91858206                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4341467                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                3337134                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1521554                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            92584826                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   152655603                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                114710561                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                    84403                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              67144037                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 25440789                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     545                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 172                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11177699                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        167703484                       # The number of ROB reads (Count)
system.cpu.rob.writes                       176202022                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 65256150                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   66464900                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   136                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    254                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 296066                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    296320                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   254                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                296066                       # number of overall hits (Count)
system.l2.overallHits::total                   296320                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1829                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               309407                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  311236                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1829                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              309407                       # number of overall misses (Count)
system.l2.overallMisses::total                 311236                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       145799500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     28586241000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        28732040500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      145799500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    28586241000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       28732040500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2083                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             605473                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                607556                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2083                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            605473                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               607556                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.878060                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.511017                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.512275                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.878060                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.511017                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.512275                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79715.418261                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 92390.414567                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    92315.929070                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79715.418261                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 92390.414567                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   92315.929070                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                57144                       # number of writebacks (Count)
system.l2.writebacks::total                     57144                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1829                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           309407                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              311236                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1829                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          309407                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             311236                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    127519500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  25492171000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    25619690500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    127519500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  25492171000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   25619690500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.878060                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.511017                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.512275                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.878060                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.511017                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.512275                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69720.885730                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 82390.414567                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82315.961200                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69720.885730                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 82390.414567                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82315.961200                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         295335                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            133                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               133                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          135                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             135                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          268                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           268                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.503731                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.503731                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          135                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          135                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2578000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2578000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.503731                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.503731                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19096.296296                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19096.296296                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             254                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                254                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1829                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1829                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    145799500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    145799500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2083                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2083                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.878060                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.878060                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79715.418261                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79715.418261                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1829                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1829                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    127519500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    127519500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.878060                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.878060                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69720.885730                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69720.885730                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              17200                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 17200                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            31255                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               31255                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2422560500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2422560500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          48455                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             48455                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.645031                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.645031                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 77509.534474                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 77509.534474                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        31255                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           31255                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2110010500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2110010500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.645031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.645031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67509.534474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67509.534474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         278866                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            278866                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       278152                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          278152                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  26163680500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  26163680500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       557018                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        557018                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.499359                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.499359                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 94062.528761                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 94062.528761                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       278152                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       278152                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  23382160500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  23382160500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.499359                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.499359                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 84062.528761                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84062.528761                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         1699                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1699                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1699                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1699                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       105264                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           105264                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       105264                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       105264                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15318.878858                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1214800                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     311851                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.895450                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      41.874432                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       221.903404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     15055.101022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.013544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.918890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.934990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16383                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  273                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1085                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 7320                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7523                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  182                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999939                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   10031755                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  10031755                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     57132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1828.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    309103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.024349764750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3465                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3465                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              685874                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              53725                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      311235                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      57144                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    311235                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    57144                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    304                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    12                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                311235                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                57144                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  299609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   10555                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     555                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     180                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3483                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3465                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      86.040404                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.247454                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1105.585906                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047         3454     99.68%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.09%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.03%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.03%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-20479            2      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-26623            2      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-28671            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3465                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3465                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.481962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.460086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.868210                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             2630     75.90%     75.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               37      1.07%     76.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              762     21.99%     98.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               35      1.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3465                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   19456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                19919040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3657216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              451917736.25401968                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              82973917.20243450                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   44076583500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     119650.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       116992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     19782592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3655040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2654282.525655366480                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 448822041.317095577717                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 82924548.709068924189                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1828                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       309407                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        57144                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     52264000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  12762899750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 872110360000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28590.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     41249.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15261626.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       116992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     19802048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       19919040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       116992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       116992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3657216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3657216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       309407                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          311235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        57144                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          57144                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2654283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      449263454                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         451917736                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2654283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2654283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     82973917                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         82973917                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     82973917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2654283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     449263454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        534891653                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               310931                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               57110                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        20079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        20876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        20653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        20192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        20845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        19989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        20898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        19041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        17917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        18694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        17433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        17846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        17602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        18902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        19947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        20017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              6985207500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1554655000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        12815163750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22465.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41215.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               75917                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              43735                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            24.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       248376                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    94.822431                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    74.273906                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   135.374293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       220029     88.59%     88.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17849      7.19%     95.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2295      0.92%     96.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1263      0.51%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1136      0.46%     97.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1039      0.42%     98.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1083      0.44%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1070      0.43%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2612      1.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       248376                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          19899584                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3655040                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              451.476324                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               82.924549                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               32.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       922830720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       490473390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1160771220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     152173440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3478862400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  16745378490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2824079520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   25774569180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   584.766382                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7178796000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1471600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35426298500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       850666740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       452113530                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1059276120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     145940760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3478862400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  16959465360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2643795840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   25590120750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   580.581667                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6705644750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1471600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35899449750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              279980                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         57144                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            237686                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              31255                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             31255                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         279980                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            135                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       917435                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  917435                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     23576256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 23576256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             311370                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   311370    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               311370                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           857782000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1734057250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         606200                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       294833                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             559105                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       162408                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1699                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           738412                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             48455                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            48455                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2088                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        557018                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           268                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          268                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5869                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1816975                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1822844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       241984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     45487168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                45729152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          295340                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3657536                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            903168                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000760                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.027549                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  902482     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     686      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              903168                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  44076694500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          714471500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3131498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         908345500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1215017                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       607189                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             556                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
