{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port clkwiz_sysclks_clk_out2 -pg 1 -y 270 -defaultsOSRD
preplace port u_ocl_region_M00_AXI -pg 1 -y 170 -defaultsOSRD
preplace port dma_pcie_axi_aclk -pg 1 -y 810 -defaultsOSRD
preplace port u_ocl_region_M02_AXI -pg 1 -y 230 -defaultsOSRD
preplace port interconnect_aximm_host_M04_AXI -pg 1 -y 1360 -defaultsOSRD
preplace port clkwiz_kernel_clk_out1 -pg 1 -y 550 -defaultsOSRD
preplace port u_ocl_region_M01_AXI -pg 1 -y 210 -defaultsOSRD
preplace port interconnect_axilite_M01_AXI -pg 1 -y 40 -defaultsOSRD
preplace port u_ocl_region_M03_AXI -pg 1 -y 250 -defaultsOSRD
preplace port regslice_data_M_AXI -pg 1 -y 190 -defaultsOSRD
preplace port interconnect_axilite_M02_AXI -pg 1 -y 350 -defaultsOSRD
preplace port clkwiz_sysclks_clk_out1 -pg 1 -y 1440 -defaultsOSRD
preplace portBus psreset_gate_pr_apmclk_interconnect_aresetn -pg 1 -y 1460 -defaultsOSRD
preplace portBus psreset_gate_pr_data_interconnect_aresetn -pg 1 -y 830 -defaultsOSRD
preplace portBus psreset_gate_pr_kernel_interconnect_axiresetn -pg 1 -y 490 -defaultsOSRD
preplace portBus psreset_gate_pr_control_interconnect_aresetn -pg 1 -y 290 -defaultsOSRD
preplace inst regslice_fifo_b -pg 1 -lvl 2 -y 370 -defaultsOSRD
preplace inst regslice_apm_a -pg 1 -lvl 1 -y 60 -defaultsOSRD
preplace inst regslice_apm_b -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst xilmonitor_apm -pg 1 -lvl 3 -y 730 -defaultsOSRD
preplace inst xilmonitor_subset0 -pg 1 -lvl 4 -y 1440 -defaultsOSRD
preplace inst xilmonitor_fifo0 -pg 1 -lvl 5 -y 1360 -defaultsOSRD
preplace inst regslice_fifo_a -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace netloc Conn1 1 0 3 NJ 170 NJ 170 NJ
preplace netloc xilmonitor_apm_M_AXIS 1 3 1 850
preplace netloc S_AXI_FULL_1 1 0 5 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc Conn2 1 0 3 NJ 210 NJ 210 NJ
preplace netloc axi_register_slice_0_M_AXI 1 2 1 530
preplace netloc s_axi_aclk_1 1 0 5 20 1440 270 1440 510 1440 870 1370 1130
preplace netloc Conn3 1 0 3 NJ 230 NJ 230 NJ
preplace netloc s_axi_aresetn_1 1 0 5 30 1460 280 1460 530 1460 860 1330 1140
preplace netloc s_axi_aclk_2 1 0 3 20 270 260 270 N
preplace netloc Conn4 1 0 3 NJ 250 NJ 250 NJ
preplace netloc Conn5 1 0 3 NJ 190 NJ 190 NJ
preplace netloc xilmonitor_subset0_M_AXIS 1 4 1 1150
preplace netloc core_aclk_1 1 0 3 NJ 550 NJ 550 520
preplace netloc interconnect_axilite_M01_AXI_1 1 0 1 NJ
preplace netloc m_axis_aresetn_1 1 0 3 NJ 490 NJ 490 530
preplace netloc ext_clk_1_1 1 0 3 NJ 810 NJ 810 500
preplace netloc slot_1_axi_aresetn_1 1 0 3 30 290 270 290 N
preplace netloc interconnect_axilite_M02_AXI_1 1 0 1 NJ
preplace netloc regslice_apm_a_M_AXI 1 1 1 N
preplace netloc axi_register_slice_0_M_AXI1 1 1 1 260
preplace netloc slot_1_axi_aresetn_2 1 0 3 NJ 830 NJ 830 510
preplace netloc axi_register_slice_1_M_AXI 1 2 3 500J 100 NJ 100 1140
levelinfo -pg 1 0 150 390 720 1000 1300 1460 -top 0 -bot 1520
",
}
