# mips-core
Implementation of a MIPS IV core in SystemVerilog as coursework for the Instruction Set Architecture module at Imperial College

