
*** Running vivado
    with args -log main_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Jul  8 21:09:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
Command: open_checkpoint /home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1558.008 ; gain = 0.000 ; free physical = 3093 ; free virtual = 15118
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1694.508 ; gain = 4.000 ; free physical = 2970 ; free virtual = 14995
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.602 ; gain = 0.000 ; free physical = 2203 ; free virtual = 14362
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2172.602 ; gain = 0.000 ; free physical = 2203 ; free virtual = 14362
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2172.602 ; gain = 0.000 ; free physical = 2190 ; free virtual = 14349
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.602 ; gain = 0.000 ; free physical = 2190 ; free virtual = 14349
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2236.633 ; gain = 64.031 ; free physical = 2190 ; free virtual = 14349
Read Physdb Files: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2236.633 ; gain = 64.031 ; free physical = 2190 ; free virtual = 14349
Restored from archive | CPU: 0.150000 secs | Memory: 1.362984 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2236.633 ; gain = 64.031 ; free physical = 2190 ; free virtual = 14349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2236.633 ; gain = 0.000 ; free physical = 2188 ; free virtual = 14347
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2236.633 ; gain = 868.719 ; free physical = 2187 ; free virtual = 14346
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/go/Desktop/ZyboZ7_10_Renderer/my_resorces/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2301.930 ; gain = 65.297 ; free physical = 1909 ; free virtual = 14064

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ab4f797a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2355.742 ; gain = 53.812 ; free physical = 1948 ; free virtual = 14028

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ab4f797a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2681.609 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13713

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ab4f797a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2681.609 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13713
Phase 1 Initialization | Checksum: 1ab4f797a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2681.609 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13713

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ab4f797a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2681.609 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13713

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ab4f797a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2681.609 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13713
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ab4f797a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2681.609 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13713

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 59 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fd046ce4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2737.637 ; gain = 56.027 ; free physical = 1708 ; free virtual = 13764
Retarget | Checksum: 1fd046ce4
INFO: [Opt 31-389] Phase Retarget created 316 cells and removed 607 cells
INFO: [Opt 31-1021] In phase Retarget, 233 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 27 load pin(s).
Phase 4 Constant propagation | Checksum: 198b8a10c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2737.637 ; gain = 56.027 ; free physical = 1707 ; free virtual = 13764
Constant propagation | Checksum: 198b8a10c
INFO: [Opt 31-389] Phase Constant propagation created 351 cells and removed 1123 cells
INFO: [Opt 31-1021] In phase Constant propagation, 576 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.637 ; gain = 0.000 ; free physical = 1722 ; free virtual = 13779
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.637 ; gain = 0.000 ; free physical = 1721 ; free virtual = 13778
Phase 5 Sweep | Checksum: 1e5f60040

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2737.637 ; gain = 56.027 ; free physical = 1756 ; free virtual = 13807
Sweep | Checksum: 1e5f60040
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1752 cells
INFO: [Opt 31-1021] In phase Sweep, 441 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e5f60040

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1764 ; free virtual = 13815
BUFG optimization | Checksum: 1e5f60040
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e5f60040

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1764 ; free virtual = 13815
Shift Register Optimization | Checksum: 1e5f60040
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b8c54207

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1764 ; free virtual = 13815
Post Processing Netlist | Checksum: 1b8c54207
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 233 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17e9cde84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1771 ; free virtual = 13821

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2769.652 ; gain = 0.000 ; free physical = 1770 ; free virtual = 13821
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17e9cde84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1770 ; free virtual = 13821
Phase 9 Finalization | Checksum: 17e9cde84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1770 ; free virtual = 13821
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             316  |             607  |                                            233  |
|  Constant propagation         |             351  |            1123  |                                            576  |
|  Sweep                        |               0  |            1752  |                                            441  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            233  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17e9cde84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.652 ; gain = 88.043 ; free physical = 1770 ; free virtual = 13821

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 41 newly gated: 4 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 263dc5817

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1660 ; free virtual = 13709
Ending Power Optimization Task | Checksum: 263dc5817

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3102.512 ; gain = 332.859 ; free physical = 1659 ; free virtual = 13709

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 263dc5817

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1659 ; free virtual = 13709

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1659 ; free virtual = 13709
Ending Netlist Obfuscation Task | Checksum: 1d9f22198

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1659 ; free virtual = 13709
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3102.512 ; gain = 865.879 ; free physical = 1659 ; free virtual = 13709
INFO: [Vivado 12-24828] Executing command : report_drc -file main_wrapper_drc_opted.rpt -pb main_wrapper_drc_opted.pb -rpx main_wrapper_drc_opted.rpx
Command: report_drc -file main_wrapper_drc_opted.rpt -pb main_wrapper_drc_opted.pb -rpx main_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1698 ; free virtual = 13743
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1698 ; free virtual = 13743
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1696 ; free virtual = 13743
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1696 ; free virtual = 13743
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1696 ; free virtual = 13743
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1695 ; free virtual = 13743
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1695 ; free virtual = 13743
INFO: [Common 17-1381] The checkpoint '/home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1506 ; free virtual = 13695
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a3dd18cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1506 ; free virtual = 13695
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1506 ; free virtual = 13693

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13512dafc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1399 ; free virtual = 13616

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2517d7c1f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1390 ; free virtual = 13648

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2517d7c1f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1390 ; free virtual = 13649
Phase 1 Placer Initialization | Checksum: 2517d7c1f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1390 ; free virtual = 13649

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25e9faa1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1394 ; free virtual = 13647

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 185e5bdd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1343 ; free virtual = 13600

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 185e5bdd3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1343 ; free virtual = 13598

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1caf36275

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1321 ; free virtual = 13451

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 198ca459b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1322 ; free virtual = 13458

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 727 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 296 nets or LUTs. Breaked 5 LUTs, combined 291 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1327 ; free virtual = 13459

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            291  |                   296  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            291  |                   296  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f06a6368

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1327 ; free virtual = 13460
Phase 2.5 Global Place Phase2 | Checksum: 206b5f74a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1327 ; free virtual = 13457
Phase 2 Global Placement | Checksum: 206b5f74a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1327 ; free virtual = 13457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 292e2babc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1334 ; free virtual = 13459

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2e2b93233

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1373 ; free virtual = 13497

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27ee3bf0f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1376 ; free virtual = 13500

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a00673b0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1376 ; free virtual = 13500

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2ce9fca78

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1448 ; free virtual = 13549

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d6821af4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1685 ; free virtual = 13762

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2846c99dc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1683 ; free virtual = 13761

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 29f6c8b5a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1683 ; free virtual = 13761
Phase 3 Detail Placement | Checksum: 29f6c8b5a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1683 ; free virtual = 13761

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26d07f868

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.064 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13d161937

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1702 ; free virtual = 13795
INFO: [Place 46-33] Processed net main_i/operations_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2567d0e95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1702 ; free virtual = 13795
Phase 4.1.1.1 BUFG Insertion | Checksum: 26d07f868

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1697 ; free virtual = 13790

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.819. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2c023c7d0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13783

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13783
Phase 4.1 Post Commit Optimization | Checksum: 2c023c7d0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13783

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c023c7d0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c023c7d0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777
Phase 4.3 Placer Reporting | Checksum: 2c023c7d0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2bda36929

Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777
Ending Placer Task | Checksum: 1d50ecd20

Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1676 ; free virtual = 13777
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1663 ; free virtual = 13764
INFO: [Vivado 12-24828] Executing command : report_io -file main_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1652 ; free virtual = 13753
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_wrapper_utilization_placed.rpt -pb main_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1645 ; free virtual = 13751
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1618 ; free virtual = 13748
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1618 ; free virtual = 13748
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1618 ; free virtual = 13748
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1618 ; free virtual = 13750
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1618 ; free virtual = 13751
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1618 ; free virtual = 13751
INFO: [Common 17-1381] The checkpoint '/home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1537 ; free virtual = 13677
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.819 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1540 ; free virtual = 13685
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1513 ; free virtual = 13682
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1513 ; free virtual = 13682
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1512 ; free virtual = 13643
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1504 ; free virtual = 13637
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1504 ; free virtual = 13638
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1504 ; free virtual = 13638
INFO: [Common 17-1381] The checkpoint '/home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b395b6d2 ConstDB: 0 ShapeSum: b7e0bf23 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 8cc71864 | NumContArr: 97619755 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a97aa4f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1644 ; free virtual = 13727

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a97aa4f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1644 ; free virtual = 13726

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a97aa4f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1644 ; free virtual = 13726
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bc1c7874

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1667 ; free virtual = 13750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.946  | TNS=0.000  | WHS=-0.358 | THS=-383.054|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 27d044e41

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1643 ; free virtual = 13740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.946  | TNS=0.000  | WHS=-0.223 | THS=-15.319|

Phase 2.4 Update Timing for Bus Skew | Checksum: 27b210ae6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1641 ; free virtual = 13736

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00605293 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24108
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24107
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29d1c8b86

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1641 ; free virtual = 13736

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29d1c8b86

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1641 ; free virtual = 13736

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 34d4b286c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1624 ; free virtual = 13714
Phase 4 Initial Routing | Checksum: 34d4b286c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1624 ; free virtual = 13713

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1736
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.395  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28709937f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1503 ; free virtual = 13618

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.395  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 219743b32

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1555 ; free virtual = 13674
Phase 5 Rip-up And Reroute | Checksum: 219743b32

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1555 ; free virtual = 13674

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f9012e33

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1547 ; free virtual = 13674
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.419  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 25e481a62

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1547 ; free virtual = 13674

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 25e481a62

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1547 ; free virtual = 13674
Phase 6 Delay and Skew Optimization | Checksum: 25e481a62

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1547 ; free virtual = 13674

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.419  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2218cbd0a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1527 ; free virtual = 13656
Phase 7 Post Hold Fix | Checksum: 2218cbd0a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1527 ; free virtual = 13656

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.2334 %
  Global Horizontal Routing Utilization  = 16.3343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2218cbd0a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1527 ; free virtual = 13656

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2218cbd0a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1528 ; free virtual = 13657

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d8b3e4de

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1537 ; free virtual = 13656

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1d8b3e4de

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1537 ; free virtual = 13656

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.419  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1d8b3e4de

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1537 ; free virtual = 13656
Total Elapsed time in route_design: 26.94 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 291bb85e8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1539 ; free virtual = 13658
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 291bb85e8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1539 ; free virtual = 13658

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 3102.512 ; gain = 0.000 ; free physical = 1540 ; free virtual = 13659
INFO: [Vivado 12-24828] Executing command : report_drc -file main_wrapper_drc_routed.rpt -pb main_wrapper_drc_routed.pb -rpx main_wrapper_drc_routed.rpx
Command: report_drc -file main_wrapper_drc_routed.rpt -pb main_wrapper_drc_routed.pb -rpx main_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_wrapper_methodology_drc_routed.rpt -pb main_wrapper_methodology_drc_routed.pb -rpx main_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_wrapper_methodology_drc_routed.rpt -pb main_wrapper_methodology_drc_routed.pb -rpx main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.422 ; gain = 0.000 ; free physical = 1499 ; free virtual = 13612
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_wrapper_bus_skew_routed.rpt -pb main_wrapper_bus_skew_routed.pb -rpx main_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_wrapper_route_status.rpt -pb main_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file main_wrapper_power_routed.rpt -pb main_wrapper_power_summary_routed.pb -rpx main_wrapper_power_routed.rpx
Command: report_power -file main_wrapper_power_routed.rpt -pb main_wrapper_power_summary_routed.pb -rpx main_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 3193.449 ; gain = 90.938 ; free physical = 1446 ; free virtual = 13566
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1452 ; free virtual = 13577
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1424 ; free virtual = 13569
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1423 ; free virtual = 13568
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1420 ; free virtual = 13569
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1420 ; free virtual = 13571
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1419 ; free virtual = 13571
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3193.449 ; gain = 0.000 ; free physical = 1419 ; free virtual = 13571
INFO: [Common 17-1381] The checkpoint '/home/go/Desktop/ZyboZ7_10_Renderer/workspace_vivado/workspace_vivado.runs/impl_1/main_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jul  8 21:10:57 2025...

*** Running vivado
    with args -log main_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Jul  8 21:14:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
Command: open_checkpoint main_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1552.121 ; gain = 0.000 ; free physical = 2621 ; free virtual = 14786
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1689.902 ; gain = 6.250 ; free physical = 2476 ; free virtual = 14643
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2302.324 ; gain = 0.000 ; free physical = 1908 ; free virtual = 14079
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.324 ; gain = 0.000 ; free physical = 1908 ; free virtual = 14079
Read PlaceDB: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2311.285 ; gain = 8.961 ; free physical = 1894 ; free virtual = 14065
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.285 ; gain = 0.000 ; free physical = 1894 ; free virtual = 14065
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2326.129 ; gain = 14.844 ; free physical = 1878 ; free virtual = 14049
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2326.129 ; gain = 23.805 ; free physical = 1878 ; free virtual = 14049
Restored from archive | CPU: 1.090000 secs | Memory: 29.212341 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2326.129 ; gain = 26.773 ; free physical = 1878 ; free virtual = 14049
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.129 ; gain = 0.000 ; free physical = 1878 ; free virtual = 14049
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.129 ; gain = 957.164 ; free physical = 1878 ; free virtual = 14049
INFO: [Memdata 28-208] The XPM instance: <main_i/operations_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/operations_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block main_i/operations_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the main_i/operations_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <main_i/operations_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/operations_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <main_i/operations_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/operations_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <main_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/hdmi/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <main_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <main_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <main_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force main_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2903.586 ; gain = 557.582 ; free physical = 1292 ; free virtual = 13508
INFO: [Common 17-206] Exiting Vivado at Tue Jul  8 21:15:06 2025...
