Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/adderModule_16.v" into library work
Parsing module <adderModule_16>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/shiftModule_19.v" into library work
Parsing module <shiftModule_19>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/seven_seg_27.v" into library work
Parsing module <seven_seg_27>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/pipeline_22.v" into library work
Parsing module <pipeline_22>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/multiplicationModule_20.v" into library work
Parsing module <multiplicationModule_20>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/divideMdule_21.v" into library work
Parsing module <divideMdle_21>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/decoder_28.v" into library work
Parsing module <decoder_28>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/counter_26.v" into library work
Parsing module <counter_26>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/compareModule_18.v" into library work
Parsing module <compareModule_18>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/booleanModule_17.v" into library work
Parsing module <booleanModule_17>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/multi_seven_seg_11.v" into library work
Parsing module <multi_seven_seg_11>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/button_conditioner_3.v" into library work
Parsing module <button_conditioner_3>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/bin_to_dec_14.v" into library work
Parsing module <bin_to_dec_14>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adderModule_16>.

Elaborating module <booleanModule_17>.

Elaborating module <compareModule_18>.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/compareModule_18.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <shiftModule_19>.

Elaborating module <multiplicationModule_20>.

Elaborating module <divideMdle_21>.

Elaborating module <reset_conditioner_2>.

Elaborating module <button_conditioner_3>.

Elaborating module <pipeline_22>.

Elaborating module <edge_detector_4>.

Elaborating module <multi_seven_seg_11>.

Elaborating module <counter_26>.

Elaborating module <seven_seg_27>.

Elaborating module <decoder_28>.

Elaborating module <bin_to_dec_14>.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/bin_to_dec_14.v" Line 39: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/bin_to_dec_14.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/bin_to_dec_14.v" Line 52: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 199: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 200: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 220: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 328: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 332: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 336: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 337: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 339: Result of 4-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <M_counter_q>.
    Found 16-bit register for signal <M_highscore_q>.
    Found 16-bit register for signal <M_b_q>.
    Found 1-bit register for signal <outputModeTwo>.
    Found 3-bit register for signal <M_state_q>.
    Found 30-bit register for signal <M_test_counter_q>.
    Found 16-bit register for signal <M_currentscore_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_counter_q[3]_GND_1_o_add_14_OUT> created at line 274.
    Found 16-bit adder for signal <M_b_q[15]_GND_1_o_add_47_OUT> created at line 323.
    Found 30-bit adder for signal <M_test_counter_d> created at line 343.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 182
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 182
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 182
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 182
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 182
    Found 1-bit tristate buffer for signal <avr_rx> created at line 182
    Found 16-bit comparator greater for signal <M_b_q[15]_GND_1_o_LessThan_11_o> created at line 259
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/alu_1.v".
    Summary:
	no macro.
Unit <alu_1> synthesized.

Synthesizing Unit <adderModule_16>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/adderModule_16.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 24.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adderModule_16> synthesized.

Synthesizing Unit <booleanModule_17>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/booleanModule_17.v".
    Summary:
Unit <booleanModule_17> synthesized.

Synthesizing Unit <compareModule_18>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/compareModule_18.v".
    Found 1-bit 4-to-1 multiplexer for signal <_n0049> created at line 11.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 38
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <compareModule_18> synthesized.

Synthesizing Unit <shiftModule_19>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/shiftModule_19.v".
WARNING:Xst:647 - Input <b<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[2]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <a[15]_b[2]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[2]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <_n0029> created at line 11.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shiftModule_19> synthesized.

Synthesizing Unit <multiplicationModule_20>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/multiplicationModule_20.v".
    Found 16x16-bit multiplier for signal <n0008> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Multiplexer(s).
Unit <multiplicationModule_20> synthesized.

Synthesizing Unit <divideMdle_21>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/divideMdule_21.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <divideMdle_21> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_10_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_10_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_10_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_10_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_10_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_10_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_10_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_10_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_10_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_10_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_10_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_10_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_10_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_10_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_10_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_10_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <button_conditioner_3>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/button_conditioner_3.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_12_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_3> synthesized.

Synthesizing Unit <pipeline_22>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/pipeline_22.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_22> synthesized.

Synthesizing Unit <edge_detector_4>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/edge_detector_4.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_4> synthesized.

Synthesizing Unit <multi_seven_seg_11>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/multi_seven_seg_11.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_15_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_11> synthesized.

Synthesizing Unit <counter_26>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/counter_26.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_16_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_26> synthesized.

Synthesizing Unit <seven_seg_27>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/seven_seg_27.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_27> synthesized.

Synthesizing Unit <decoder_28>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/decoder_28.v".
    Summary:
	no macro.
Unit <decoder_28> synthesized.

Synthesizing Unit <bin_to_dec_14>.
    Related source file is "C:/Users/hojin/OneDrive/Documents/repos/1dcompstruc/version2_1dCompStruc/work/planAhead/version2_1dCompStruc/version2_1dCompStruc.srcs/sources_1/imports/verilog/bin_to_dec_14.v".
    Found 14-bit subtractor for signal <value[13]_GND_19_o_sub_22_OUT> created at line 55.
    Found 14-bit subtractor for signal <value[13]_GND_19_o_sub_45_OUT> created at line 55.
    Found 14-bit subtractor for signal <value[13]_GND_19_o_sub_67_OUT> created at line 55.
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_2_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_PWR_20_o_LessThan_3_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_PWR_20_o_LessThan_6_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_8_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_10_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_12_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_14_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_16_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_18_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_20_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_26_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_27_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_29_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_31_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_33_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_35_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_37_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_39_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_41_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_43_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_48_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_49_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_51_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_53_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_55_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_57_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_59_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_61_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_63_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_65_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_70_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_71_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_73_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_75_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_77_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_79_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_81_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_83_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_85_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_19_o_LessThan_87_o> created at line 50
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  40 Comparator(s).
	inferred 181 Multiplexer(s).
Unit <bin_to_dec_14> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 3
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 55
 14-bit subtractor                                     : 6
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
 17-bit adder                                          : 2
 18-bit adder                                          : 5
 19-bit adder                                          : 2
 20-bit adder                                          : 6
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 3
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 4
# Registers                                            : 22
 1-bit register                                        : 5
 16-bit register                                       : 3
 18-bit register                                       : 3
 2-bit register                                        : 4
 20-bit register                                       : 4
 30-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 99
 14-bit comparator greater                             : 80
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 645
 1-bit 2-to-1 multiplexer                              : 549
 1-bit 4-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 55
 16-bit 2-to-1 multiplexer                             : 30
 16-bit 4-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 6
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 16-bit xor2                                           : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_3> synthesized (advanced).

Synthesizing (advanced) Unit <counter_26>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_26> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_test_counter_q>: 1 register on signal <M_test_counter_q>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_27>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_27> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 3
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 30
 14-bit subtractor                                     : 6
 16-bit adder                                          : 3
 16-bit adder carry in                                 : 16
 16-bit subtractor                                     : 2
 4-bit adder                                           : 3
# Counters                                             : 9
 18-bit up counter                                     : 3
 20-bit up counter                                     : 4
 30-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 99
 14-bit comparator greater                             : 80
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 641
 1-bit 2-to-1 multiplexer                              : 549
 1-bit 4-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 55
 16-bit 2-to-1 multiplexer                             : 30
 16-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 6
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 16-bit xor2                                           : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 101   | 101
 100   | 100
-------------------
WARNING:Xst:2677 - Node <M_test_counter_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_test_counter_q_28> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_test_counter_q_29> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <multi_seven_seg_11> ...

Optimizing unit <bin_to_dec_14> ...

Optimizing unit <alu_1> ...

Optimizing unit <compareModule_18> ...

Optimizing unit <div_16u_16u> ...
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_0> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_0> <seg2/ctr/M_ctr_q_0> <seg/ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_1> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_1> <seg2/ctr/M_ctr_q_1> <seg/ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_2> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_2> <seg2/ctr/M_ctr_q_2> <seg/ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_3> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_3> <seg2/ctr/M_ctr_q_3> <seg/ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_10> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_10> <seg2/ctr/M_ctr_q_10> <seg/ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_4> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_4> <seg2/ctr/M_ctr_q_4> <seg/ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_11> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_11> <seg2/ctr/M_ctr_q_11> <seg/ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_5> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_5> <seg2/ctr/M_ctr_q_5> <seg/ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_12> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_12> <seg2/ctr/M_ctr_q_12> <seg/ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_6> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_6> <seg2/ctr/M_ctr_q_6> <seg/ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_13> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_13> <seg2/ctr/M_ctr_q_13> <seg/ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_7> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_7> <seg2/ctr/M_ctr_q_7> <seg/ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_14> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_14> <seg2/ctr/M_ctr_q_14> <seg/ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_8> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_8> <seg2/ctr/M_ctr_q_8> <seg/ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_15> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_15> <seg2/ctr/M_ctr_q_15> <seg/ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_9> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_9> <seg2/ctr/M_ctr_q_9> <seg/ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_16> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_16> <seg2/ctr/M_ctr_q_16> <seg/ctr/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <M_test_counter_q_17> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <seg4/ctr/M_ctr_q_17> <seg2/ctr/M_ctr_q_17> <seg/ctr/M_ctr_q_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 18.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <btn_mode_input/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_start_input/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_increase_input/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <btn_add_input/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 171
 Flip-Flops                                            : 171
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1334
#      GND                         : 13
#      INV                         : 13
#      LUT1                        : 117
#      LUT2                        : 36
#      LUT3                        : 52
#      LUT4                        : 65
#      LUT5                        : 130
#      LUT6                        : 426
#      MUXCY                       : 234
#      MUXF7                       : 5
#      VCC                         : 15
#      XORCY                       : 228
# FlipFlops/Latches                : 175
#      FD                          : 4
#      FDE                         : 4
#      FDR                         : 30
#      FDRE                        : 133
#      FDS                         : 4
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 8
#      OBUF                        : 41
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             175  out of  11440     1%  
 Number of Slice LUTs:                  843  out of   5720    14%  
    Number used as Logic:               839  out of   5720    14%  
    Number used as Memory:                4  out of   1440     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    872
   Number with an unused Flip Flop:     697  out of    872    79%  
   Number with an unused LUT:            29  out of    872     3%  
   Number of fully used LUT-FF pairs:   146  out of    872    16%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  56  out of    102    54%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 179   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.236ns (Maximum Frequency: 81.726MHz)
   Minimum input arrival time before clock: 13.193ns
   Maximum output required time after clock: 43.849ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.236ns (frequency: 81.726MHz)
  Total number of paths / destination ports: 180663 / 470
-------------------------------------------------------------------------
Delay:               12.236ns (Levels of Logic = 23)
  Source:            btn_add_input/M_ctr_q_3 (FF)
  Destination:       M_b_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: btn_add_input/M_ctr_q_3 to M_b_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            6   0.254   1.104  out1 (btn_add_input/out)
     end scope: 'btn_add_input:btn_add_input/out'
     LUT6:I3->O           12   0.235   1.069  M_state_q_FSM_FFd1-In11_3 (M_state_q_FSM_FFd1-In11_1)
     LUT6:I5->O            6   0.254   0.876  Mmux_M_alu_b131 (M_alu_b<6>)
     begin scope: 'alu:b<6>'
     begin scope: 'alu/compareModule:b<6>'
     begin scope: 'alu/compareModule/adderModule:b<6>'
     LUT6:I5->O            1   0.254   0.000  Msub_a[15]_b[15]_sub_2_OUT_lut<6> (Msub_a[15]_b[15]_sub_2_OUT_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<6> (Msub_a[15]_b[15]_sub_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<7> (Msub_a[15]_b[15]_sub_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<8> (Msub_a[15]_b[15]_sub_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<9> (Msub_a[15]_b[15]_sub_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<10> (Msub_a[15]_b[15]_sub_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<11> (Msub_a[15]_b[15]_sub_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<12> (Msub_a[15]_b[15]_sub_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<13> (Msub_a[15]_b[15]_sub_2_OUT_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<14> (Msub_a[15]_b[15]_sub_2_OUT_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Msub_a[15]_b[15]_sub_2_OUT_xor<15> (result<15>)
     end scope: 'alu/compareModule/adderModule:result<15>'
     end scope: 'alu/compareModule:M_adderModule_result<15>'
     LUT6:I5->O            2   0.254   0.726  result<0>3 (result<0>2)
     LUT6:I5->O           19   0.254   1.261  result<0>4 (result<0>3)
     LUT6:I5->O            1   0.254   0.682  result<0>2_SW0 (N134)
     end scope: 'alu:N134'
     LUT6:I5->O           16   0.254   1.182  _n0271_inv_rstpot (_n0271_inv_rstpot)
     LUT3:I2->O            1   0.254   0.000  M_b_q_1_dpot (M_b_q_1_dpot)
     FDRE:D                    0.074          M_b_q_1
    ----------------------------------------
    Total                     12.236ns (3.473ns logic, 8.763ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41305 / 95
-------------------------------------------------------------------------
Offset:              13.193ns (Levels of Logic = 24)
  Source:            divInput (PAD)
  Destination:       M_b_q_0 (FF)
  Destination Clock: clk rising

  Data Path: divInput to M_b_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.340  divInput_IBUF (divInput_IBUF)
     begin scope: 'btn_add_input:divInput_IBUF'
     LUT5:I0->O            4   0.254   1.080  out4_SW1 (N123)
     end scope: 'btn_add_input:N123'
     LUT6:I2->O           12   0.254   1.069  M_state_q_FSM_FFd1-In11_3 (M_state_q_FSM_FFd1-In11_1)
     LUT6:I5->O            6   0.254   0.876  Mmux_M_alu_b131 (M_alu_b<6>)
     begin scope: 'alu:b<6>'
     begin scope: 'alu/compareModule:b<6>'
     begin scope: 'alu/compareModule/adderModule:b<6>'
     LUT6:I5->O            1   0.254   0.000  Msub_a[15]_b[15]_sub_2_OUT_lut<6> (Msub_a[15]_b[15]_sub_2_OUT_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<6> (Msub_a[15]_b[15]_sub_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<7> (Msub_a[15]_b[15]_sub_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<8> (Msub_a[15]_b[15]_sub_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<9> (Msub_a[15]_b[15]_sub_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<10> (Msub_a[15]_b[15]_sub_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<11> (Msub_a[15]_b[15]_sub_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<12> (Msub_a[15]_b[15]_sub_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<13> (Msub_a[15]_b[15]_sub_2_OUT_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Msub_a[15]_b[15]_sub_2_OUT_cy<14> (Msub_a[15]_b[15]_sub_2_OUT_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Msub_a[15]_b[15]_sub_2_OUT_xor<15> (result<15>)
     end scope: 'alu/compareModule/adderModule:result<15>'
     end scope: 'alu/compareModule:M_adderModule_result<15>'
     LUT6:I5->O            2   0.254   0.726  result<0>3 (result<0>2)
     LUT6:I5->O           19   0.254   1.261  result<0>4 (result<0>3)
     LUT6:I5->O            1   0.254   0.682  result<0>2_SW0 (N134)
     end scope: 'alu:N134'
     LUT6:I5->O           16   0.254   1.182  _n0271_inv_rstpot (_n0271_inv_rstpot)
     LUT3:I2->O            1   0.254   0.000  M_b_q_1_dpot (M_b_q_1_dpot)
     FDRE:D                    0.074          M_b_q_1
    ----------------------------------------
    Total                     13.193ns (4.295ns logic, 8.898ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1497195557098 / 39
-------------------------------------------------------------------------
Offset:              43.849ns (Levels of Logic = 45)
  Source:            M_state_q_FSM_FFd3 (FF)
  Destination:       io_seg2<5> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd3 to io_seg2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            185   0.525   2.628  M_state_q_FSM_FFd3 (M_state_q_FSM_FFd3)
     LUT3:I0->O           20   0.235   1.741  led<0>1 (led_0_OBUF)
     begin scope: 'convertCS:led_0_OBUF'
     LUT6:I0->O            1   0.254   0.910  value[13]_GND_19_o_LessThan_20_o1_SW0 (N14)
     LUT6:I3->O           10   0.235   1.236  value[13]_GND_19_o_LessThan_20_o1 (value[13]_GND_19_o_LessThan_20_o)
     LUT3:I0->O            4   0.235   1.259  Mmux_GND_19_o_GND_19_o_mux_20_OUT311 (Mmux_GND_19_o_GND_19_o_mux_20_OUT31)
     LUT6:I0->O            1   0.254   1.112  Mmux_GND_19_o_GND_19_o_mux_20_OUT32 (GND_19_o_GND_19_o_mux_20_OUT<12>)
     LUT5:I0->O            1   0.254   0.000  Msub_value[13]_GND_19_o_sub_22_OUT_lut<12> (Msub_value[13]_GND_19_o_sub_22_OUT_lut<12>)
     MUXCY:S->O            0   0.215   0.000  Msub_value[13]_GND_19_o_sub_22_OUT_cy<12> (Msub_value[13]_GND_19_o_sub_22_OUT_cy<12>)
     XORCY:CI->O           2   0.206   0.726  Msub_value[13]_GND_19_o_sub_22_OUT_xor<13> (value[13]_GND_19_o_sub_22_OUT<13>)
     LUT6:I5->O           13   0.254   1.553  Mmux_value[13]_value[13]_mux_24_OUT51 (value[13]_value[13]_mux_24_OUT<13>)
     LUT6:I0->O            8   0.254   1.399  value[13]_GND_19_o_LessThan_33_o121 (value[13]_GND_19_o_LessThan_33_o12)
     LUT6:I0->O            9   0.254   1.084  value[13]_GND_19_o_LessThan_33_o1 (value[13]_GND_19_o_LessThan_33_o)
     LUT2:I0->O            3   0.250   1.042  value[13]_GND_19_o_LessThan_33_o21 (value[13]_GND_19_o_LessThan_33_o_mmx_out)
     LUT6:I2->O            1   0.254   0.682  Mmux_GND_19_o_GND_19_o_mux_43_OUT21 (GND_19_o_GND_19_o_mux_43_OUT<3>)
     LUT5:I4->O            1   0.254   0.000  Msub_value[13]_GND_19_o_sub_45_OUT_lut<3> (Msub_value[13]_GND_19_o_sub_45_OUT_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_19_o_sub_45_OUT_cy<3> (Msub_value[13]_GND_19_o_sub_45_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_45_OUT_cy<4> (Msub_value[13]_GND_19_o_sub_45_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_45_OUT_cy<5> (Msub_value[13]_GND_19_o_sub_45_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_45_OUT_cy<6> (Msub_value[13]_GND_19_o_sub_45_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_45_OUT_cy<7> (Msub_value[13]_GND_19_o_sub_45_OUT_cy<7>)
     XORCY:CI->O           2   0.206   0.726  Msub_value[13]_GND_19_o_sub_45_OUT_xor<8> (value[13]_GND_19_o_sub_45_OUT<8>)
     LUT5:I4->O            5   0.254   1.271  Mmux_value[13]_value[13]_mux_46_OUT131 (value[13]_value[13]_mux_46_OUT<8>)
     LUT5:I0->O            1   0.254   0.000  value[13]_GND_19_o_LessThan_61_o1311_G (N227)
     MUXF7:I1->O           3   0.175   1.221  value[13]_GND_19_o_LessThan_61_o1311 (value[13]_GND_19_o_LessThan_48_o11)
     LUT6:I0->O            8   0.254   1.399  value[13]_GND_19_o_LessThan_61_o132 (value[13]_GND_19_o_LessThan_61_o13)
     LUT6:I0->O            8   0.254   1.172  value[13]_GND_19_o_LessThan_55_o2 (value[13]_GND_19_o_LessThan_55_o)
     LUT4:I1->O            1   0.235   0.958  Mmux_GND_19_o_GND_19_o_mux_65_OUT6_SW0 (N18)
     LUT6:I2->O            1   0.254   0.682  Mmux_GND_19_o_GND_19_o_mux_65_OUT6 (GND_19_o_GND_19_o_mux_65_OUT<6>)
     LUT6:I5->O            1   0.254   0.000  Msub_value[13]_GND_19_o_sub_67_OUT_lut<6> (Msub_value[13]_GND_19_o_sub_67_OUT_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_19_o_sub_67_OUT_cy<6> (Msub_value[13]_GND_19_o_sub_67_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_67_OUT_cy<7> (Msub_value[13]_GND_19_o_sub_67_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_67_OUT_cy<8> (Msub_value[13]_GND_19_o_sub_67_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_19_o_sub_67_OUT_cy<9> (Msub_value[13]_GND_19_o_sub_67_OUT_cy<9>)
     XORCY:CI->O           1   0.206   1.137  Msub_value[13]_GND_19_o_sub_67_OUT_xor<10> (value[13]_GND_19_o_sub_67_OUT<10>)
     LUT6:I0->O            3   0.254   1.221  value[13]_GND_19_o_LessThan_70_o111 (value[13]_GND_19_o_LessThan_70_o111)
     LUT6:I0->O            3   0.254   1.042  value[13]_GND_19_o_LessThan_70_o112 (value[13]_GND_19_o_LessThan_70_o11)
     LUT5:I1->O            8   0.254   1.399  value[13]_GND_19_o_LessThan_70_o212 (value[13]_GND_19_o_LessThan_70_o21)
     LUT6:I0->O            2   0.254   0.834  value[13]_GND_19_o_LessThan_77_o21 (value[13]_GND_19_o_LessThan_77_o)
     end scope: 'convertCS:value[13]_GND_19_o_LessThan_77_o'
     begin scope: 'seg2:value[13]_GND_19_o_LessThan_77_o'
     LUT5:I3->O            1   0.250   0.910  Sh4412_SW0 (N216)
     LUT6:I3->O            1   0.235   0.000  Sh4413_SW0_F (N224)
     MUXF7:I0->O           1   0.163   0.682  Sh4413_SW0 (N208)
     LUT5:I4->O            7   0.254   1.186  Sh4413 (Sh44)
     end scope: 'seg2:Sh44'
     LUT4:I0->O            1   0.254   0.681  io_seg2<5>1 (io_seg2_5_OBUF)
     OBUF:I->O                 2.912          io_seg2_5_OBUF (io_seg2<5>)
    ----------------------------------------
    Total                     43.849ns (11.956ns logic, 31.893ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.236|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.52 secs
 
--> 

Total memory usage is 273140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :   20 (   0 filtered)

