// Seed: 44183473
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input  tri0 id_2
);
  wire  [  -1 'h0 :  -1  ]  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    output wor id_0,
    input uwire _id_1,
    output wire id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4
  );
  assign id_2 = -1;
  wire [1 : !  id_1] id_8;
endmodule
