

================================================================
== Vitis HLS Report for 'sum_scan_1_Pipeline_sum_1'
================================================================
* Date:           Sat Oct  4 15:13:03 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      388|      388|  3.880 us|  3.880 us|  388|  388|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_1   |      386|      386|         6|          6|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4286|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      36|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     186|    -|
|Register         |        -|     -|     640|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     640|    4508|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_254_32_1_1_U25  |mux_254_32_1_1  |        0|   0|  0|   9|    0|
    |mux_254_32_1_1_U26  |mux_254_32_1_1  |        0|   0|  0|   9|    0|
    |mux_258_32_1_1_U24  |mux_258_32_1_1  |        0|   0|  0|   9|    0|
    |mux_258_32_1_1_U27  |mux_258_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  36|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln25_1_fu_863_p2    |         +|   0|  0|   71|          64|           2|
    |add_ln25_2_fu_366_p2    |         +|   0|  0|   13|           5|           1|
    |add_ln25_3_fu_372_p2    |         +|   0|  0|   14|           6|           1|
    |add_ln25_4_fu_378_p2    |         +|   0|  0|   14|           7|           1|
    |add_ln25_fu_360_p2      |         +|   0|  0|   71|          64|           1|
    |add_ln26_1_fu_420_p2    |         +|   0|  0|   71|          64|           2|
    |add_ln26_2_fu_304_p2    |         +|   0|  0|   17|          10|           6|
    |add_ln26_3_fu_442_p2    |         +|   0|  0|   17|          10|           6|
    |add_ln26_fu_483_p2      |         +|   0|  0|   71|          64|           2|
    |add_ln27_1_fu_604_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln27_2_fu_775_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln27_3_fu_272_p2    |         +|   0|  0|   16|           9|           2|
    |add_ln27_4_fu_278_p2    |         +|   0|  0|   13|           5|           2|
    |add_ln27_5_fu_284_p2    |         +|   0|  0|   14|           6|           2|
    |add_ln27_6_fu_426_p2    |         +|   0|  0|   16|           9|           2|
    |add_ln27_fu_489_p2      |         +|   0|  0|   71|          64|           2|
    |and_ln27_5_fu_638_p2    |       and|   0|  0|   64|          64|          64|
    |and_ln27_6_fu_841_p2    |       and|   0|  0|   64|          64|          64|
    |and_ln27_7_fu_803_p2    |       and|   0|  0|   64|          64|          64|
    |and_ln27_fu_676_p2      |       and|   0|  0|   64|          64|          64|
    |ap_condition_744        |       and|   0|  0|    2|           1|           1|
    |ap_condition_748        |       and|   0|  0|    2|           1|           1|
    |ap_condition_751        |       and|   0|  0|    2|           1|           1|
    |ap_condition_754        |       and|   0|  0|    2|           1|           1|
    |icmp_ln25_fu_384_p2     |      icmp|   0|  0|   29|          64|           8|
    |lshr_ln27_10_fu_722_p2  |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_2_fu_529_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_5_fu_570_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_6_fu_584_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_7_fu_743_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_8_fu_756_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_9_fu_709_p2   |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln27_fu_515_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln27_1_fu_653_p2     |        or|   0|  0|   64|          64|          64|
    |or_ln27_2_fu_856_p2     |        or|   0|  0|   64|          64|          64|
    |or_ln27_3_fu_818_p2     |        or|   0|  0|   64|          64|          64|
    |or_ln27_fu_691_p2       |        or|   0|  0|   64|          64|          64|
    |shl_ln27_1_fu_685_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_2_fu_626_p2    |       shl|   0|  0|  182|          32|          64|
    |shl_ln27_3_fu_647_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_4_fu_829_p2    |       shl|   0|  0|  182|          32|          64|
    |shl_ln27_5_fu_850_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_6_fu_791_p2    |       shl|   0|  0|  182|          32|          64|
    |shl_ln27_7_fu_812_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln27_fu_664_p2      |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln27_1_fu_632_p2    |       xor|   0|  0|   64|          64|           2|
    |xor_ln27_2_fu_835_p2    |       xor|   0|  0|   64|          64|           2|
    |xor_ln27_3_fu_797_p2    |       xor|   0|  0|   64|          64|           2|
    |xor_ln27_fu_670_p2      |       xor|   0|  0|   64|          64|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 4286|        2184|        1654|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  29|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |radixID_0_fu_94              |   9|          2|   64|        128|
    |reg_230                      |   9|          2|   64|        128|
    |reg_235                      |   9|          2|   64|        128|
    |sum_0_address0               |  17|          4|    5|         20|
    |sum_0_address1               |  17|          4|    5|         20|
    |sum_0_d0                     |  13|          3|   64|        192|
    |sum_1_address0               |  17|          4|    5|         20|
    |sum_1_address1               |  17|          4|    5|         20|
    |sum_1_d0                     |  13|          3|   64|        192|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 186|         43|  345|        863|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln25_2_reg_947           |   5|   0|    5|          0|
    |add_ln27_1_reg_985           |  32|   0|   32|          0|
    |add_ln27_2_reg_1034          |  32|   0|   32|          0|
    |and_ln27_2_reg_1013          |   1|   0|    6|          5|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bucket_0_load_1_reg_991      |  64|   0|   64|          0|
    |bucket_1_load_1_reg_996      |  64|   0|   64|          0|
    |icmp_ln25_reg_952            |   1|   0|    1|          0|
    |lshr_ln27_3_reg_917          |  58|   0|   58|          0|
    |lshr_ln27_4_reg_956          |  54|   0|   54|          0|
    |radixID_0_fu_94              |  64|   0|   64|          0|
    |radixID_0_load_reg_880       |  64|   0|   64|          0|
    |reg_230                      |  64|   0|   64|          0|
    |reg_235                      |  64|   0|   64|          0|
    |sum_0_addr_1_reg_937         |   5|   0|    5|          0|
    |sum_0_addr_3_reg_1001        |   5|   0|    5|          0|
    |sum_1_addr_1_reg_942         |   5|   0|    5|          0|
    |sum_1_addr_3_reg_1007        |   5|   0|    5|          0|
    |tmp_15_reg_902               |   1|   0|    1|          0|
    |tmp_16_reg_922               |   1|   0|    1|          0|
    |tmp_17_reg_933               |   1|   0|    1|          0|
    |tmp_18_reg_961               |   1|   0|    1|          0|
    |tmp_19_reg_976               |   1|   0|    1|          0|
    |tmp_20_reg_981               |   1|   0|    1|          0|
    |tmp_23_1_reg_1019            |  32|   0|   32|          0|
    |tmp_reg_887                  |   1|   0|    1|          0|
    |zext_ln27_5_reg_927          |   5|   0|   64|         59|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 640|   0|  704|         64|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sum_scan.1_Pipeline_sum_1|  return value|
|sum_0_address0     |  out|    5|   ap_memory|                      sum_0|         array|
|sum_0_ce0          |  out|    1|   ap_memory|                      sum_0|         array|
|sum_0_we0          |  out|    1|   ap_memory|                      sum_0|         array|
|sum_0_d0           |  out|   64|   ap_memory|                      sum_0|         array|
|sum_0_q0           |   in|   64|   ap_memory|                      sum_0|         array|
|sum_0_address1     |  out|    5|   ap_memory|                      sum_0|         array|
|sum_0_ce1          |  out|    1|   ap_memory|                      sum_0|         array|
|sum_0_q1           |   in|   64|   ap_memory|                      sum_0|         array|
|sum_1_address0     |  out|    5|   ap_memory|                      sum_1|         array|
|sum_1_ce0          |  out|    1|   ap_memory|                      sum_1|         array|
|sum_1_we0          |  out|    1|   ap_memory|                      sum_1|         array|
|sum_1_d0           |  out|   64|   ap_memory|                      sum_1|         array|
|sum_1_q0           |   in|   64|   ap_memory|                      sum_1|         array|
|sum_1_address1     |  out|    5|   ap_memory|                      sum_1|         array|
|sum_1_ce1          |  out|    1|   ap_memory|                      sum_1|         array|
|sum_1_q1           |   in|   64|   ap_memory|                      sum_1|         array|
|bucket_0_address0  |  out|    9|   ap_memory|                   bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|                   bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|                   bucket_0|         array|
|bucket_0_address1  |  out|    9|   ap_memory|                   bucket_0|         array|
|bucket_0_ce1       |  out|    1|   ap_memory|                   bucket_0|         array|
|bucket_0_q1        |   in|   64|   ap_memory|                   bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|                   bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|                   bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|                   bucket_1|         array|
|bucket_1_address1  |  out|    9|   ap_memory|                   bucket_1|         array|
|bucket_1_ce1       |  out|    1|   ap_memory|                   bucket_1|         array|
|bucket_1_q1        |   in|   64|   ap_memory|                   bucket_1|         array|
+-------------------+-----+-----+------------+---------------------------+--------------+

