ISim log file
Running: C:\Users\savj\Desktop\AN65974\AN65974_Source Files\FPGA Source files\fx3_slaveFIFO2b_xilinx\fpga_slavefifo2b_verilog\testbench_lb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/savj/Desktop/AN65974/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_xilinx/fpga_slavefifo2b_verilog/testbench_lb_isim_beh.wdb 
ISim P.15xf (signature 0xc3576ebc)
This is a Full version of ISim.
WARNING: File "C:/Users/savj/Desktop/AN65974/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_xilinx/testbench/fpga_master_tb.v" Line 48.  For instance testbench_lb/slavefifo_if/, width 2 of formal port PMODE is not equal to width 1 of actual signal PMODE.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 12.00us
