#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 12 19:12:56 2022
# Process ID: 28968
# Current directory: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13632 C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\vivado_oled.xpr
# Log file: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado.log
# Journal file: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/School/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_IP/OLED_DISPLAY_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_zedboard/oled_controller_zedboard_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller/oled_controller_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_core'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_IP/OLED_DISPLAY_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_zedboard/oled_controller_zedboard_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller/oled_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/School/Xilinix_Vitis/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Tino:user:oled_core:2.0'. The one found in IP location 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_core' will take precedence over the same IP in location c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_core/oled_core.srcs/sources_1/imports/oled_core
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1127.586 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 12 19:13:23 2022] Launched synth_1...
Run output will be captured here: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/synth_1/runme.log
[Tue Apr 12 19:13:23 2022] Launched impl_1...
Run output will be captured here: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_core/component.xml. It will be created.
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_core'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_IP/OLED_DISPLAY_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_zedboard/oled_controller_zedboard_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller/oled_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_oled_core_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_oled_core_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
set_property is_enabled false [get_files  C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/component.xml]
open_bd_design {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- Tino:user:oled_core:2.0 - oled_core_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <design_1> from block design file <C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_oled_core_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
set_property is_enabled true [get_files  C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/component.xml]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_oled_core_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
ipx::open_ipxact_file {C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\component.xml}
create_bd_cell -type module -reference top top_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'oled_spi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'oled_spi_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'oled_spi_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_core'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_IP/OLED_DISPLAY_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_zedboard/oled_controller_zedboard_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller/oled_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/10_OLED/oled_controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property location {3 730 354} [get_bd_cells top_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins top_0/rst]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_nets switches_1] [get_bd_nets oled_core_0_oled_spi_clk] [get_bd_nets oled_core_0_oled_spi_data] [get_bd_nets oled_core_0_oled_dc_n] [get_bd_nets oled_core_0_oled_vdd] [get_bd_nets oled_core_0_oled_vbat] [get_bd_nets oled_core_0_oled_reset_n] [get_bd_cells oled_core_0]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins top_0/clk]
set_property top top [current_fileset]
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/top_0/switches

Wrote  : <C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\vivado_oled.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
connect_bd_net [get_bd_ports switches] [get_bd_pins top_0/switches]
connect_bd_net [get_bd_ports oled_spi_clk] [get_bd_pins top_0/oled_spi_clk]
connect_bd_net [get_bd_ports oled_spi_data] [get_bd_pins top_0/oled_spi_clk]
delete_bd_objs [get_bd_nets top_0_oled_spi_clk]
connect_bd_net [get_bd_ports oled_spi_clk] [get_bd_pins top_0/oled_spi_clk]
connect_bd_net [get_bd_ports oled_spi_data] [get_bd_pins top_0/oled_spi_data]
connect_bd_net [get_bd_ports oled_vdd] [get_bd_pins top_0/oled_vdd]
connect_bd_net [get_bd_ports oled_vbat] [get_bd_pins top_0/oled_vbat]
connect_bd_net [get_bd_ports oled_reset_n] [get_bd_pins top_0/oled_reset_n]
connect_bd_net [get_bd_ports oled_dc_n] [get_bd_pins top_0/oled_dc_n]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
save_bd_design
Wrote  : <C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\vivado_oled.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 12 19:20:07 2022] Launched synth_1...
Run output will be captured here: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/synth_1/runme.log
[Tue Apr 12 19:20:07 2022] Launched impl_1...
Run output will be captured here: C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/impl_1/runme.log
make_wrapper -files [get_files C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\School\ENSC462_Final_Project\Final_Project\10_OLED\vivado_oled\vivado_oled.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.445 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469501
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2948.797 ; gain = 1557.352
set_property PROGRAM.FILE {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/School/ENSC462_Final_Project/Final_Project/10_OLED/vivado_oled/vivado_oled.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 19:23:55 2022...
