{
  "Top": "mult_accel_core_call",
  "RtlTop": "mult_accel_core_call",
  "PcoreTop": "mult_accel_core_call_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "11765",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mult_accel_core_call",
    "Version": "1.0",
    "DisplayName": "Mult_accel_core_call",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/vector_mult_c_HLS\/accelerator_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mult_accel_core.vhd",
      "impl\/vhdl\/mult_accel_core_a.vhd",
      "impl\/vhdl\/mult_accel_core_cbkb.vhd",
      "impl\/vhdl\/mult_accel_core_ccud.vhd",
      "impl\/vhdl\/pop_stream.vhd",
      "impl\/vhdl\/push_stream.vhd",
      "impl\/vhdl\/vector_multiply_hw.vhd",
      "impl\/vhdl\/mult_accel_core_call.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mult_accel_core.v",
      "impl\/verilog\/mult_accel_core_a.v",
      "impl\/verilog\/mult_accel_core_cbkb.v",
      "impl\/verilog\/mult_accel_core_ccud.v",
      "impl\/verilog\/pop_stream.v",
      "impl\/verilog\/push_stream.v",
      "impl\/verilog\/vector_multiply_hw.v",
      "impl\/verilog\/mult_accel_core_call.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/mult_accel_core.v",
      "impl\/verilog.pcore\/mult_accel_core_a.v",
      "impl\/verilog.pcore\/mult_accel_core_call.v",
      "impl\/verilog.pcore\/mult_accel_core_call_ap_rst_if.v",
      "impl\/verilog.pcore\/mult_accel_core_call_CONTROL_BUS_if.v",
      "impl\/verilog.pcore\/mult_accel_core_call_INPUT_STREAM_if.v",
      "impl\/verilog.pcore\/mult_accel_core_call_OUTPUT_STREAM_if.v",
      "impl\/verilog.pcore\/mult_accel_core_cbkb.v",
      "impl\/verilog.pcore\/mult_accel_core_ccud.v",
      "impl\/verilog.pcore\/pop_stream.v",
      "impl\/verilog.pcore\/push_stream.v",
      "impl\/verilog.pcore\/vector_multiply_hw.v",
      "impl\/verilog.pcore\/mult_accel_core_call_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/data\/mult_accel_core_call_top.mdd",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/data\/mult_accel_core_call_top.tcl",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/src\/xmult_accel_core_call.c",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/src\/xmult_accel_core_call.h",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/src\/xmult_accel_core_call_hw.h",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/src\/xmult_accel_core_call_linux.c",
      "impl\/misc\/drivers\/mult_accel_core_call_top_v1_0\/src\/xmult_accel_core_call_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mult_accel_core_call_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/mult_accel_core_call_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/AlaiC\/Desktop\/Acceleration_core\/solution1\/.autopilot\/db\/mult_accel_core_call.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "mult_accel_core_call_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mult_accel_core_call_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mult_accel_core_call_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mult_accel_core_call_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream_data_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_stream_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "5",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_stream_id_V": {
      "type": "ap_fifo",
      "fifo_width": "5",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_stream_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_stream_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_stream_strb_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in_stream_user_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_stream_data_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_stream_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "5",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_stream_id_V": {
      "type": "ap_fifo",
      "fifo_width": "5",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_stream_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_stream_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_stream_strb_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "out_stream_user_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "PcoreInterfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "S_AXI_CONTROL_BUS": {
      "type": "axi4lite",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "4",
      "module_info": "addr_bits 4 include_register 1 reg_map {0 {name ADDR_AP_CTRL type ap_ctrl sigs {ap_idle ap_done ap_ready ap_start}} 4 {name ADDR_GIE type gie sigs gie} 8 {name ADDR_IER type ier sigs ier} 12 {name ADDR_ISR type isr sigs isr}} include_memory 0 mem_map {} include_interrupt 1 task_handshake 1 has_ap_continue 0",
      "is_pcore_adaptor": "1"
    },
    "aclk": {
      "type": "clock",
      "buses": "S_AXI_CONTROL_BUS INPUT_STREAM OUTPUT_STREAM",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "interrupt": {
      "type": "interrupt",
      "is_pcore_adaptor": "1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_data_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_data_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_data_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_keep_V_dout": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_keep_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_keep_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_strb_V_dout": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_strb_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_strb_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_user_V_dout": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_user_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_user_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_last_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_last_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_last_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_id_V_dout": {
      "dir": "in",
      "width": "5"
    },
    "in_stream_id_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_id_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_dest_V_dout": {
      "dir": "in",
      "width": "5"
    },
    "in_stream_dest_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_dest_V_read": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_data_V_din": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_data_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_data_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_keep_V_din": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_keep_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_keep_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_strb_V_din": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_strb_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_strb_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_user_V_din": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_user_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_user_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_last_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_last_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_last_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_id_V_din": {
      "dir": "out",
      "width": "5"
    },
    "out_stream_id_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_id_V_write": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_dest_V_din": {
      "dir": "out",
      "width": "5"
    },
    "out_stream_dest_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_dest_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in_stream_data_V": {
      "interfaceRef": "in_stream_data_V",
      "dir": "in"
    },
    "in_stream_keep_V": {
      "interfaceRef": "in_stream_keep_V",
      "dir": "in"
    },
    "in_stream_strb_V": {
      "interfaceRef": "in_stream_strb_V",
      "dir": "in"
    },
    "in_stream_user_V": {
      "interfaceRef": "in_stream_user_V",
      "dir": "in"
    },
    "in_stream_last_V": {
      "interfaceRef": "in_stream_last_V",
      "dir": "in"
    },
    "in_stream_id_V": {
      "interfaceRef": "in_stream_id_V",
      "dir": "in"
    },
    "in_stream_dest_V": {
      "interfaceRef": "in_stream_dest_V",
      "dir": "in"
    },
    "out_stream_data_V": {
      "interfaceRef": "out_stream_data_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_stream_keep_V": {
      "interfaceRef": "out_stream_keep_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_stream_strb_V": {
      "interfaceRef": "out_stream_strb_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_stream_user_V": {
      "interfaceRef": "out_stream_user_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_stream_last_V": {
      "interfaceRef": "out_stream_last_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_stream_id_V": {
      "interfaceRef": "out_stream_id_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "out_stream_dest_V": {
      "interfaceRef": "out_stream_dest_V",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mult_accel_core_call",
      "Instances": [{
          "ModuleName": "mult_accel_core",
          "InstanceName": "grp_mult_accel_core_fu_58",
          "Instances": [
            {
              "ModuleName": "vector_multiply_hw",
              "InstanceName": "grp_vector_multiply_hw_fu_193"
            },
            {
              "ModuleName": "pop_stream",
              "InstanceName": "grp_pop_stream_fu_199"
            },
            {
              "ModuleName": "push_stream",
              "InstanceName": "call_ret_push_stream_fu_219"
            }
          ]
        }]
    },
    "Metrics": {
      "pop_stream": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "33",
          "LUT": "74",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "vector_multiply_hw": {
        "Latency": {
          "LatencyBest": "8625",
          "LatencyAvg": "8625",
          "LatencyWorst": "8625",
          "PipelineII": "8625",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "8624",
            "PipelineII": "",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP48E": "5",
          "FF": "540",
          "LUT": "821",
          "BRAM_18K": "0"
        }
      },
      "push_stream": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0"
        }
      },
      "mult_accel_core": {
        "Latency": {
          "LatencyBest": "11764",
          "LatencyAvg": "11764",
          "LatencyWorst": "11764",
          "PipelineII": "11764",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "1568",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "784",
            "Latency": "1568",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "5",
          "FF": "620",
          "LUT": "1258"
        }
      },
      "mult_accel_core_call": {
        "Latency": {
          "LatencyBest": "11765",
          "LatencyAvg": "11765",
          "LatencyWorst": "11765",
          "PipelineII": "11766",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "5",
          "FF": "623",
          "LUT": "1399"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mult_accel_core_call",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2022-12-11 17:08:43 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
