; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

@global_smem = external addrspace(3) global [0 x i8]
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton__0d1d2d3d4de5de(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %urem = and i32 %7, 255, !dbg !10
  %8 = shl nuw nsw i32 %urem, 2, !dbg !10
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #6, !dbg !11
  %10 = shl i32 %9, 10, !dbg !12
  %11 = or i32 %10, %8, !dbg !13
  %12 = sext i32 %11 to i64, !dbg !14
  %13 = getelementptr i16, ptr addrspace(1) %0, i64 %12, !dbg !14
  %14 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %13, i1 true, i32 0, i1 true, i32 0, i1 true) #6, !dbg !15
  %15 = extractvalue { i32, i32 } %14, 0, !dbg !15
  %16 = extractvalue { i32, i32 } %14, 1, !dbg !15
  %17 = trunc i32 %15 to i16, !dbg !15
  %extelt.offset = lshr i32 %15, 16, !dbg !15
  %18 = trunc i32 %extelt.offset to i16, !dbg !15
  %19 = trunc i32 %16 to i16, !dbg !15
  %extelt.offset1 = lshr i32 %16, 16, !dbg !15
  %20 = trunc i32 %extelt.offset1 to i16, !dbg !15
  %21 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %17) #6, !dbg !16
  %22 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %18) #6, !dbg !16
  %23 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %19) #6, !dbg !16
  %24 = tail call float asm "cvt.f32.bf16 $0, $1;", "=r,h"(i16 %20) #6, !dbg !16
  %25 = fmul float %21, 6.250000e-02, !dbg !17
  %26 = fmul float %22, 6.250000e-02, !dbg !17
  %27 = fmul float %23, 6.250000e-02, !dbg !17
  %28 = fmul float %24, 6.250000e-02, !dbg !17
  %29 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %25, float 5.000000e+01) #6, !dbg !18
  %30 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %26, float 5.000000e+01) #6, !dbg !18
  %31 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %27, float 5.000000e+01) #6, !dbg !18
  %32 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %28, float 5.000000e+01) #6, !dbg !18
  %33 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not.i = icmp eq i32 %33, 0, !dbg !19
  %34 = tail call float @llvm.nvvm.fabs.ftz.f(float %29) #6, !dbg !19
  %35 = tail call float @llvm.nvvm.fabs.f(float %29) #6, !dbg !19
  %.01.i = select i1 %.not.i, float %35, float %34, !dbg !19
  %36 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !19
  br i1 %36, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !19

__internal_fmad.exit1.i:                          ; preds = %6
  %37 = fmul float %.01.i, 0x4007154760000000, !dbg !19
  %38 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %37) #6, !dbg !19
  %39 = fadd float %38, 1.000000e+00, !dbg !19
  %40 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %39) #7, !dbg !19, !srcloc !20
  %41 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not6.i = icmp eq i32 %41, 0, !dbg !19
  %42 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %40, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %43 = tail call float @llvm.nvvm.fma.rn.f(float %40, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %.03.i = select i1 %.not6.i, float %43, float %42, !dbg !19
  %44 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !19
  %s.0.i = select i1 %44, float 1.000000e+00, float %.03.i, !dbg !19
  %45 = bitcast float %s.0.i to i32, !dbg !19
  %46 = bitcast float %29 to i32, !dbg !19
  %47 = and i32 %46, -2147483648, !dbg !19
  %48 = or i32 %47, %45, !dbg !19
  %49 = bitcast i32 %48 to float, !dbg !19
  br label %__nv_tanhf.exit, !dbg !19

__internal_fmad.exit3.i:                          ; preds = %6
  %50 = fmul float %29, %29, !dbg !19
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not1.i = icmp eq i32 %51, 0, !dbg !19
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %50, float 0xBFAAC795C0000000) #6, !dbg !19
  %53 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %50, float 0xBFAAC795C0000000) #6, !dbg !19
  %.06.i = select i1 %.not1.i, float %53, float %52, !dbg !19
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not2.i = icmp eq i32 %54, 0, !dbg !19
  %55 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %50, float 0x3FC10B2820000000) #6, !dbg !19
  %56 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %50, float 0x3FC10B2820000000) #6, !dbg !19
  %.05.i = select i1 %.not2.i, float %56, float %55, !dbg !19
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not3.i = icmp eq i32 %57, 0, !dbg !19
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %50, float 0xBFD5553DA0000000) #6, !dbg !19
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %50, float 0xBFD5553DA0000000) #6, !dbg !19
  %.0.i = select i1 %.not3.i, float %59, float %58, !dbg !19
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not4.i = icmp eq i32 %60, 0, !dbg !19
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %50, float 0.000000e+00) #6, !dbg !19
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %50, float 0.000000e+00) #6, !dbg !19
  %.04.i = select i1 %.not4.i, float %62, float %61, !dbg !19
  %63 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not5.i = icmp eq i32 %63, 0, !dbg !19
  %64 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %29, float %29) #6, !dbg !19
  %65 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %29, float %29) #6, !dbg !19
  %.02.i = select i1 %.not5.i, float %65, float %64, !dbg !19
  br label %__nv_tanhf.exit, !dbg !19

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %49, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !19
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not.i2 = icmp eq i32 %66, 0, !dbg !19
  %67 = tail call float @llvm.nvvm.fabs.ftz.f(float %30) #6, !dbg !19
  %68 = tail call float @llvm.nvvm.fabs.f(float %30) #6, !dbg !19
  %.01.i3 = select i1 %.not.i2, float %68, float %67, !dbg !19
  %69 = fcmp ult float %.01.i3, 0x3FE3333340000000, !dbg !19
  br i1 %69, label %__internal_fmad.exit3.i9, label %__internal_fmad.exit1.i4, !dbg !19

__internal_fmad.exit1.i4:                         ; preds = %__nv_tanhf.exit
  %70 = fmul float %.01.i3, 0x4007154760000000, !dbg !19
  %71 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %70) #6, !dbg !19
  %72 = fadd float %71, 1.000000e+00, !dbg !19
  %73 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %72) #7, !dbg !19, !srcloc !20
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not6.i5 = icmp eq i32 %74, 0, !dbg !19
  %75 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %73, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %76 = tail call float @llvm.nvvm.fma.rn.f(float %73, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %.03.i6 = select i1 %.not6.i5, float %76, float %75, !dbg !19
  %77 = fcmp oge float %.01.i3, 0x4022059680000000, !dbg !19
  %s.0.i7 = select i1 %77, float 1.000000e+00, float %.03.i6, !dbg !19
  %78 = bitcast float %s.0.i7 to i32, !dbg !19
  %79 = bitcast float %30 to i32, !dbg !19
  %80 = and i32 %79, -2147483648, !dbg !19
  %81 = or i32 %80, %78, !dbg !19
  %82 = bitcast i32 %81 to float, !dbg !19
  br label %__nv_tanhf.exit20, !dbg !19

__internal_fmad.exit3.i9:                         ; preds = %__nv_tanhf.exit
  %83 = fmul float %30, %30, !dbg !19
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not1.i10 = icmp eq i32 %84, 0, !dbg !19
  %85 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %83, float 0xBFAAC795C0000000) #6, !dbg !19
  %86 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %83, float 0xBFAAC795C0000000) #6, !dbg !19
  %.06.i11 = select i1 %.not1.i10, float %86, float %85, !dbg !19
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not2.i12 = icmp eq i32 %87, 0, !dbg !19
  %88 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i11, float %83, float 0x3FC10B2820000000) #6, !dbg !19
  %89 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i11, float %83, float 0x3FC10B2820000000) #6, !dbg !19
  %.05.i13 = select i1 %.not2.i12, float %89, float %88, !dbg !19
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not3.i14 = icmp eq i32 %90, 0, !dbg !19
  %91 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i13, float %83, float 0xBFD5553DA0000000) #6, !dbg !19
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i13, float %83, float 0xBFD5553DA0000000) #6, !dbg !19
  %.0.i15 = select i1 %.not3.i14, float %92, float %91, !dbg !19
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not4.i16 = icmp eq i32 %93, 0, !dbg !19
  %94 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i15, float %83, float 0.000000e+00) #6, !dbg !19
  %95 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i15, float %83, float 0.000000e+00) #6, !dbg !19
  %.04.i17 = select i1 %.not4.i16, float %95, float %94, !dbg !19
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not5.i18 = icmp eq i32 %96, 0, !dbg !19
  %97 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i17, float %30, float %30) #6, !dbg !19
  %98 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i17, float %30, float %30) #6, !dbg !19
  %.02.i19 = select i1 %.not5.i18, float %98, float %97, !dbg !19
  br label %__nv_tanhf.exit20, !dbg !19

__nv_tanhf.exit20:                                ; preds = %__internal_fmad.exit1.i4, %__internal_fmad.exit3.i9
  %s.1.i8 = phi float [ %82, %__internal_fmad.exit1.i4 ], [ %.02.i19, %__internal_fmad.exit3.i9 ], !dbg !19
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not.i21 = icmp eq i32 %99, 0, !dbg !19
  %100 = tail call float @llvm.nvvm.fabs.ftz.f(float %31) #6, !dbg !19
  %101 = tail call float @llvm.nvvm.fabs.f(float %31) #6, !dbg !19
  %.01.i22 = select i1 %.not.i21, float %101, float %100, !dbg !19
  %102 = fcmp ult float %.01.i22, 0x3FE3333340000000, !dbg !19
  br i1 %102, label %__internal_fmad.exit3.i28, label %__internal_fmad.exit1.i23, !dbg !19

__internal_fmad.exit1.i23:                        ; preds = %__nv_tanhf.exit20
  %103 = fmul float %.01.i22, 0x4007154760000000, !dbg !19
  %104 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %103) #6, !dbg !19
  %105 = fadd float %104, 1.000000e+00, !dbg !19
  %106 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %105) #7, !dbg !19, !srcloc !20
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not6.i24 = icmp eq i32 %107, 0, !dbg !19
  %108 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %106, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %109 = tail call float @llvm.nvvm.fma.rn.f(float %106, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %.03.i25 = select i1 %.not6.i24, float %109, float %108, !dbg !19
  %110 = fcmp oge float %.01.i22, 0x4022059680000000, !dbg !19
  %s.0.i26 = select i1 %110, float 1.000000e+00, float %.03.i25, !dbg !19
  %111 = bitcast float %s.0.i26 to i32, !dbg !19
  %112 = bitcast float %31 to i32, !dbg !19
  %113 = and i32 %112, -2147483648, !dbg !19
  %114 = or i32 %113, %111, !dbg !19
  %115 = bitcast i32 %114 to float, !dbg !19
  br label %__nv_tanhf.exit39, !dbg !19

__internal_fmad.exit3.i28:                        ; preds = %__nv_tanhf.exit20
  %116 = fmul float %31, %31, !dbg !19
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not1.i29 = icmp eq i32 %117, 0, !dbg !19
  %118 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %116, float 0xBFAAC795C0000000) #6, !dbg !19
  %119 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %116, float 0xBFAAC795C0000000) #6, !dbg !19
  %.06.i30 = select i1 %.not1.i29, float %119, float %118, !dbg !19
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not2.i31 = icmp eq i32 %120, 0, !dbg !19
  %121 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i30, float %116, float 0x3FC10B2820000000) #6, !dbg !19
  %122 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i30, float %116, float 0x3FC10B2820000000) #6, !dbg !19
  %.05.i32 = select i1 %.not2.i31, float %122, float %121, !dbg !19
  %123 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not3.i33 = icmp eq i32 %123, 0, !dbg !19
  %124 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i32, float %116, float 0xBFD5553DA0000000) #6, !dbg !19
  %125 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i32, float %116, float 0xBFD5553DA0000000) #6, !dbg !19
  %.0.i34 = select i1 %.not3.i33, float %125, float %124, !dbg !19
  %126 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not4.i35 = icmp eq i32 %126, 0, !dbg !19
  %127 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i34, float %116, float 0.000000e+00) #6, !dbg !19
  %128 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i34, float %116, float 0.000000e+00) #6, !dbg !19
  %.04.i36 = select i1 %.not4.i35, float %128, float %127, !dbg !19
  %129 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not5.i37 = icmp eq i32 %129, 0, !dbg !19
  %130 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i36, float %31, float %31) #6, !dbg !19
  %131 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i36, float %31, float %31) #6, !dbg !19
  %.02.i38 = select i1 %.not5.i37, float %131, float %130, !dbg !19
  br label %__nv_tanhf.exit39, !dbg !19

__nv_tanhf.exit39:                                ; preds = %__internal_fmad.exit1.i23, %__internal_fmad.exit3.i28
  %s.1.i27 = phi float [ %115, %__internal_fmad.exit1.i23 ], [ %.02.i38, %__internal_fmad.exit3.i28 ], !dbg !19
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not.i40 = icmp eq i32 %132, 0, !dbg !19
  %133 = tail call float @llvm.nvvm.fabs.ftz.f(float %32) #6, !dbg !19
  %134 = tail call float @llvm.nvvm.fabs.f(float %32) #6, !dbg !19
  %.01.i41 = select i1 %.not.i40, float %134, float %133, !dbg !19
  %135 = fcmp ult float %.01.i41, 0x3FE3333340000000, !dbg !19
  br i1 %135, label %__internal_fmad.exit3.i47, label %__internal_fmad.exit1.i42, !dbg !19

__internal_fmad.exit1.i42:                        ; preds = %__nv_tanhf.exit39
  %136 = fmul float %.01.i41, 0x4007154760000000, !dbg !19
  %137 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %136) #6, !dbg !19
  %138 = fadd float %137, 1.000000e+00, !dbg !19
  %139 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %138) #7, !dbg !19, !srcloc !20
  %140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not6.i43 = icmp eq i32 %140, 0, !dbg !19
  %141 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %139, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %142 = tail call float @llvm.nvvm.fma.rn.f(float %139, float -2.000000e+00, float 1.000000e+00) #6, !dbg !19
  %.03.i44 = select i1 %.not6.i43, float %142, float %141, !dbg !19
  %143 = fcmp oge float %.01.i41, 0x4022059680000000, !dbg !19
  %s.0.i45 = select i1 %143, float 1.000000e+00, float %.03.i44, !dbg !19
  %144 = bitcast float %s.0.i45 to i32, !dbg !19
  %145 = bitcast float %32 to i32, !dbg !19
  %146 = and i32 %145, -2147483648, !dbg !19
  %147 = or i32 %146, %144, !dbg !19
  %148 = bitcast i32 %147 to float, !dbg !19
  br label %__nv_tanhf.exit58, !dbg !19

__internal_fmad.exit3.i47:                        ; preds = %__nv_tanhf.exit39
  %149 = fmul float %32, %32, !dbg !19
  %150 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not1.i48 = icmp eq i32 %150, 0, !dbg !19
  %151 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %149, float 0xBFAAC795C0000000) #6, !dbg !19
  %152 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %149, float 0xBFAAC795C0000000) #6, !dbg !19
  %.06.i49 = select i1 %.not1.i48, float %152, float %151, !dbg !19
  %153 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not2.i50 = icmp eq i32 %153, 0, !dbg !19
  %154 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i49, float %149, float 0x3FC10B2820000000) #6, !dbg !19
  %155 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i49, float %149, float 0x3FC10B2820000000) #6, !dbg !19
  %.05.i51 = select i1 %.not2.i50, float %155, float %154, !dbg !19
  %156 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not3.i52 = icmp eq i32 %156, 0, !dbg !19
  %157 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i51, float %149, float 0xBFD5553DA0000000) #6, !dbg !19
  %158 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i51, float %149, float 0xBFD5553DA0000000) #6, !dbg !19
  %.0.i53 = select i1 %.not3.i52, float %158, float %157, !dbg !19
  %159 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not4.i54 = icmp eq i32 %159, 0, !dbg !19
  %160 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i53, float %149, float 0.000000e+00) #6, !dbg !19
  %161 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i53, float %149, float 0.000000e+00) #6, !dbg !19
  %.04.i55 = select i1 %.not4.i54, float %161, float %160, !dbg !19
  %162 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6, !dbg !19
  %.not5.i56 = icmp eq i32 %162, 0, !dbg !19
  %163 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i55, float %32, float %32) #6, !dbg !19
  %164 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i55, float %32, float %32) #6, !dbg !19
  %.02.i57 = select i1 %.not5.i56, float %164, float %163, !dbg !19
  br label %__nv_tanhf.exit58, !dbg !19

__nv_tanhf.exit58:                                ; preds = %__internal_fmad.exit1.i42, %__internal_fmad.exit3.i47
  %s.1.i46 = phi float [ %148, %__internal_fmad.exit1.i42 ], [ %.02.i57, %__internal_fmad.exit3.i47 ], !dbg !19
  %165 = srem i32 %9, 1024, !dbg !21
  %166 = or i32 %8, 3, !dbg !10
  %167 = or i32 %8, 2, !dbg !10
  %168 = or i32 %8, 1, !dbg !10
  %169 = lshr i32 %7, 5, !dbg !10
  %170 = and i32 %169, 7, !dbg !10
  %171 = and i32 %7, 31, !dbg !10
  %172 = fmul float %s.1.i, 5.000000e+01, !dbg !22
  %173 = fmul float %s.1.i8, 5.000000e+01, !dbg !22
  %174 = fmul float %s.1.i27, 5.000000e+01, !dbg !22
  %175 = fmul float %s.1.i46, 5.000000e+01, !dbg !22
  %176 = icmp sgt i32 %8, %165, !dbg !23
  %177 = icmp sgt i32 %168, %165, !dbg !23
  %178 = icmp sgt i32 %167, %165, !dbg !23
  %179 = icmp sgt i32 %166, %165, !dbg !23
  %180 = select i1 %176, float 0xFFF0000000000000, float 0.000000e+00, !dbg !24
  %181 = select i1 %177, float 0xFFF0000000000000, float 0.000000e+00, !dbg !24
  %182 = select i1 %178, float 0xFFF0000000000000, float 0.000000e+00, !dbg !24
  %183 = select i1 %179, float 0xFFF0000000000000, float 0.000000e+00, !dbg !24
  %184 = fadd float %180, %172, !dbg !25
  %185 = fadd float %181, %173, !dbg !25
  %186 = fadd float %182, %174, !dbg !25
  %187 = fadd float %183, %175, !dbg !25
  %188 = fcmp ogt float %184, %185, !dbg !26
  %189 = fcmp uno float %184, 0.000000e+00, !dbg !32
  %190 = or i1 %189, %188, !dbg !33
  %191 = select i1 %190, float %184, float %185, !dbg !34
  %192 = fcmp ogt float %191, %186, !dbg !26
  %193 = fcmp uno float %191, 0.000000e+00, !dbg !32
  %194 = or i1 %193, %192, !dbg !33
  %195 = select i1 %194, float %191, float %186, !dbg !34
  %196 = fcmp ogt float %195, %187, !dbg !26
  %197 = fcmp uno float %195, 0.000000e+00, !dbg !32
  %198 = or i1 %197, %196, !dbg !33
  %199 = select i1 %198, float %195, float %187, !dbg !34
  %200 = bitcast float %199 to i32, !dbg !35
  %201 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %200, i32 16, i32 31), !dbg !35
  %202 = bitcast i32 %201 to float, !dbg !35
  %203 = fcmp ogt float %199, %202, !dbg !26
  %204 = fcmp uno float %199, 0.000000e+00, !dbg !32
  %205 = or i1 %203, %204, !dbg !33
  %206 = select i1 %205, float %199, float %202, !dbg !34
  %207 = bitcast float %206 to i32, !dbg !35
  %208 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %207, i32 8, i32 31), !dbg !35
  %209 = bitcast i32 %208 to float, !dbg !35
  %210 = fcmp ogt float %206, %209, !dbg !26
  %211 = fcmp uno float %206, 0.000000e+00, !dbg !32
  %212 = or i1 %210, %211, !dbg !33
  %213 = select i1 %212, float %206, float %209, !dbg !34
  %214 = bitcast float %213 to i32, !dbg !35
  %215 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %214, i32 4, i32 31), !dbg !35
  %216 = bitcast i32 %215 to float, !dbg !35
  %217 = fcmp ogt float %213, %216, !dbg !26
  %218 = fcmp uno float %213, 0.000000e+00, !dbg !32
  %219 = or i1 %217, %218, !dbg !33
  %220 = select i1 %219, float %213, float %216, !dbg !34
  %221 = bitcast float %220 to i32, !dbg !35
  %222 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %221, i32 2, i32 31), !dbg !35
  %223 = bitcast i32 %222 to float, !dbg !35
  %224 = fcmp ogt float %220, %223, !dbg !26
  %225 = fcmp uno float %220, 0.000000e+00, !dbg !32
  %226 = or i1 %224, %225, !dbg !33
  %227 = select i1 %226, float %220, float %223, !dbg !34
  %228 = bitcast float %227 to i32, !dbg !35
  %229 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %228, i32 1, i32 31), !dbg !35
  %230 = bitcast i32 %229 to float, !dbg !35
  %231 = fcmp ogt float %227, %230, !dbg !26
  %232 = fcmp uno float %227, 0.000000e+00, !dbg !32
  %233 = or i1 %231, %232, !dbg !33
  %234 = select i1 %233, float %227, float %230, !dbg !34
  %235 = icmp eq i32 %171, 0, !dbg !35
  %236 = zext nneg i32 %170 to i64, !dbg !35
  %237 = getelementptr float, ptr addrspace(3) @global_smem, i64 %236, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %237, float %234, i1 %235) #6, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %238 = icmp slt i32 %7, 8, !dbg !35
  %239 = sext i32 %7 to i64, !dbg !35
  %240 = getelementptr float, ptr addrspace(3) @global_smem, i64 %239, !dbg !35
  %241 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %240, i1 %238) #6, !dbg !35
  %242 = bitcast float %241 to i32, !dbg !35
  %243 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %242, i32 4, i32 31), !dbg !35
  %244 = bitcast i32 %243 to float, !dbg !35
  %245 = fcmp ogt float %241, %244, !dbg !26
  %246 = fcmp uno float %241, 0.000000e+00, !dbg !32
  %247 = or i1 %246, %245, !dbg !33
  %248 = select i1 %247, float %241, float %244, !dbg !34
  %249 = bitcast float %248 to i32, !dbg !35
  %250 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %249, i32 2, i32 31), !dbg !35
  %251 = bitcast i32 %250 to float, !dbg !35
  %252 = fcmp ogt float %248, %251, !dbg !26
  %253 = fcmp uno float %248, 0.000000e+00, !dbg !32
  %254 = or i1 %252, %253, !dbg !33
  %255 = select i1 %254, float %248, float %251, !dbg !34
  %256 = bitcast float %255 to i32, !dbg !35
  %257 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %256, i32 1, i32 31), !dbg !35
  %258 = bitcast i32 %257 to float, !dbg !35
  %259 = fcmp ogt float %255, %258, !dbg !26
  %260 = fcmp uno float %255, 0.000000e+00, !dbg !32
  %261 = or i1 %259, %260, !dbg !33
  %262 = select i1 %261, float %255, float %258, !dbg !34
  %263 = and i32 %7, 7, !dbg !35
  %264 = icmp eq i32 %263, 0, !dbg !35
  %265 = and i1 %238, %264, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %240, float %262, i1 %265) #6, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %266 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !35
  %267 = fadd float %266, 0.000000e+00, !dbg !37
  %268 = fsub float %184, %267, !dbg !39
  %269 = fsub float %185, %267, !dbg !39
  %270 = fsub float %186, %267, !dbg !39
  %271 = fsub float %187, %267, !dbg !39
  %272 = fmul float %268, 0x3FF7154760000000, !dbg !40
  %273 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %272) #6, !dbg !40
  %274 = fmul float %269, 0x3FF7154760000000, !dbg !40
  %275 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %274) #6, !dbg !40
  %276 = fmul float %270, 0x3FF7154760000000, !dbg !40
  %277 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %276) #6, !dbg !40
  %278 = fmul float %271, 0x3FF7154760000000, !dbg !40
  %279 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %278) #6, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %280 = fadd float %273, %275, !dbg !45
  %281 = fadd float %280, %277, !dbg !45
  %282 = fadd float %281, %279, !dbg !45
  %283 = bitcast float %282 to i32, !dbg !41
  %284 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %283, i32 16, i32 31), !dbg !41
  %285 = bitcast i32 %284 to float, !dbg !41
  %286 = fadd float %282, %285, !dbg !45
  %287 = bitcast float %286 to i32, !dbg !41
  %288 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %287, i32 8, i32 31), !dbg !41
  %289 = bitcast i32 %288 to float, !dbg !41
  %290 = fadd float %286, %289, !dbg !45
  %291 = bitcast float %290 to i32, !dbg !41
  %292 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %291, i32 4, i32 31), !dbg !41
  %293 = bitcast i32 %292 to float, !dbg !41
  %294 = fadd float %290, %293, !dbg !45
  %295 = bitcast float %294 to i32, !dbg !41
  %296 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %295, i32 2, i32 31), !dbg !41
  %297 = bitcast i32 %296 to float, !dbg !41
  %298 = fadd float %294, %297, !dbg !45
  %299 = bitcast float %298 to i32, !dbg !41
  %300 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %299, i32 1, i32 31), !dbg !41
  %301 = bitcast i32 %300 to float, !dbg !41
  %302 = fadd float %298, %301, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %237, float %302, i1 %235) #6, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %303 = tail call float asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %240, i1 %238) #6, !dbg !41
  %304 = bitcast float %303 to i32, !dbg !41
  %305 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %304, i32 4, i32 31), !dbg !41
  %306 = bitcast i32 %305 to float, !dbg !41
  %307 = fadd float %303, %306, !dbg !45
  %308 = bitcast float %307 to i32, !dbg !41
  %309 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %308, i32 2, i32 31), !dbg !41
  %310 = bitcast i32 %309 to float, !dbg !41
  %311 = fadd float %307, %310, !dbg !45
  %312 = bitcast float %311 to i32, !dbg !41
  %313 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %312, i32 1, i32 31), !dbg !41
  %314 = bitcast i32 %313 to float, !dbg !41
  %315 = fadd float %311, %314, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %240, float %315, i1 %265) #6, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %316 = load float, ptr addrspace(3) @global_smem, align 4, !dbg !41
  %317 = fadd float %316, 0.000000e+00, !dbg !49
  %318 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %273, float %317) #6, !dbg !51
  %319 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %275, float %317) #6, !dbg !51
  %320 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %277, float %317) #6, !dbg !51
  %321 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %279, float %317) #6, !dbg !51
  %322 = getelementptr i16, ptr addrspace(1) %3, i64 %12, !dbg !52
  %323 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %318) #6, !dbg !53
  %324 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %319) #6, !dbg !53
  %325 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %320) #6, !dbg !53
  %326 = tail call i16 asm "cvt.rn.bf16.f32 $0, $1;", "=h,r"(float %321) #6, !dbg !53
  %327 = insertelement <2 x i16> undef, i16 %323, i64 0, !dbg !53
  %328 = insertelement <2 x i16> %327, i16 %324, i64 1, !dbg !53
  %329 = bitcast <2 x i16> %328 to i32, !dbg !53
  %330 = insertelement <2 x i16> undef, i16 %325, i64 0, !dbg !53
  %331 = insertelement <2 x i16> %330, i16 %326, i64 1, !dbg !53
  %332 = bitcast <2 x i16> %331 to i32, !dbg !53
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %329, i32 %332, ptr addrspace(1) %322, i1 true) #6, !dbg !53
  %333 = sext i32 %9 to i64, !dbg !54
  %334 = getelementptr float, ptr addrspace(1) %1, i64 %333, !dbg !54
  %335 = icmp eq i32 %urem, 0, !dbg !55
  %336 = bitcast float %267 to i32, !dbg !55
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %336, ptr addrspace(1) %334, i1 %335) #6, !dbg !55
  %337 = getelementptr float, ptr addrspace(1) %2, i64 %333, !dbg !56
  %338 = bitcast float %317 to i32, !dbg !57
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %338, ptr addrspace(1) %337, i1 %335) #6, !dbg !57
  ret void, !dbg !58
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: alwaysinline nounwind
define float @__nv_tanhf(float %a) local_unnamed_addr #3 {
__nv_fabsf.exit:
  %0 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not = icmp eq i32 %0, 0
  %1 = tail call float @llvm.nvvm.fabs.ftz.f(float %a) #6
  %2 = tail call float @llvm.nvvm.fabs.f(float %a) #6
  %.01 = select i1 %.not, float %2, float %1
  %3 = fcmp ult float %.01, 0x3FE3333340000000
  br i1 %3, label %__internal_fmad.exit3, label %__internal_fmad.exit1

__internal_fmad.exit1:                            ; preds = %__nv_fabsf.exit
  %4 = fmul float %.01, 0x4007154760000000
  %5 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %4) #6
  %6 = fadd float %5, 1.000000e+00
  %7 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %6) #7, !srcloc !20
  %8 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not6 = icmp eq i32 %8, 0
  %9 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %7, float -2.000000e+00, float 1.000000e+00) #6
  %10 = tail call float @llvm.nvvm.fma.rn.f(float %7, float -2.000000e+00, float 1.000000e+00) #6
  %.03 = select i1 %.not6, float %10, float %9
  %11 = fcmp oge float %.01, 0x4022059680000000
  %s.0 = select i1 %11, float 1.000000e+00, float %.03
  %12 = bitcast float %s.0 to i32
  %13 = bitcast float %a to i32
  %14 = and i32 %13, -2147483648
  %15 = or i32 %14, %12
  %16 = bitcast i32 %15 to float
  br label %33

__internal_fmad.exit3:                            ; preds = %__nv_fabsf.exit
  %17 = fmul float %a, %a
  %18 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not1 = icmp eq i32 %18, 0
  %19 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %17, float 0xBFAAC795C0000000) #6
  %20 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %17, float 0xBFAAC795C0000000) #6
  %.06 = select i1 %.not1, float %20, float %19
  %21 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not2 = icmp eq i32 %21, 0
  %22 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06, float %17, float 0x3FC10B2820000000) #6
  %23 = tail call float @llvm.nvvm.fma.rn.f(float %.06, float %17, float 0x3FC10B2820000000) #6
  %.05 = select i1 %.not2, float %23, float %22
  %24 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not3 = icmp eq i32 %24, 0
  %25 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05, float %17, float 0xBFD5553DA0000000) #6
  %26 = tail call float @llvm.nvvm.fma.rn.f(float %.05, float %17, float 0xBFD5553DA0000000) #6
  %.0 = select i1 %.not3, float %26, float %25
  %27 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not4 = icmp eq i32 %27, 0
  %28 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0, float %17, float 0.000000e+00) #6
  %29 = tail call float @llvm.nvvm.fma.rn.f(float %.0, float %17, float 0.000000e+00) #6
  %.04 = select i1 %.not4, float %29, float %28
  %30 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #6
  %.not5 = icmp eq i32 %30, 0
  %31 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04, float %a, float %a) #6
  %32 = tail call float @llvm.nvvm.fma.rn.f(float %.04, float %a, float %a) #6
  %.02 = select i1 %.not5, float %32, float %31
  br label %33

33:                                               ; preds = %__internal_fmad.exit3, %__internal_fmad.exit1
  %s.1 = phi float [ %16, %__internal_fmad.exit1 ], [ %.02, %__internal_fmad.exit3 ]
  ret float %s.1
}

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #5

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { alwaysinline nounwind "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #6 = { nounwind }
attributes #7 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5, !5, !4}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug)
!3 = !DIFile(filename: "c25xrghtojdpksnlbiguuo3i36fazwezfc2ky7pjlyiwrlmzbr2s.py", directory: "/tmp/torchinductor_zeus/25")
!4 = !{ptr @triton__0d1d2d3d4de5de, !"kernel", i32 1}
!5 = !{ptr @triton__0d1d2d3d4de5de, !"maxntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton__0d1d2d3d4de5de", linkageName: "triton__0d1d2d3d4de5de", scope: !3, file: !3, line: 18, type: !8, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 26, column: 26, scope: !7)
!11 = !DILocation(line: 23, column: 28, scope: !7)
!12 = !DILocation(line: 31, column: 41, scope: !7)
!13 = !DILocation(line: 31, column: 36, scope: !7)
!14 = !DILocation(line: 31, column: 30, scope: !7)
!15 = !DILocation(line: 31, column: 47, scope: !7)
!16 = !DILocation(line: 31, column: 68, scope: !7)
!17 = !DILocation(line: 33, column: 18, scope: !7)
!18 = !DILocation(line: 35, column: 18, scope: !7)
!19 = !DILocation(line: 36, column: 24, scope: !7)
!20 = !{i32 21046}
!21 = !DILocation(line: 30, column: 18, scope: !7)
!22 = !DILocation(line: 37, column: 18, scope: !7)
!23 = !DILocation(line: 40, column: 19, scope: !7)
!24 = !DILocation(line: 46, column: 35, scope: !7)
!25 = !DILocation(line: 47, column: 19, scope: !7)
!26 = !DILocation(line: 36, column: 15, scope: !27, inlinedAt: !30)
!27 = distinct !DILexicalBlockFile(scope: !29, file: !28, discriminator: 0)
!28 = !DIFile(filename: "triton_helpers.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/torch/_inductor")
!29 = distinct !DILexicalBlockFile(scope: !7, file: !28, discriminator: 0)
!30 = !DILocation(line: 49, column: 29, scope: !27, inlinedAt: !31)
!31 = !DILocation(line: 51, column: 72, scope: !27)
!32 = !DILocation(line: 38, column: 21, scope: !27, inlinedAt: !30)
!33 = !DILocation(line: 38, column: 16, scope: !27, inlinedAt: !30)
!34 = !DILocation(line: 39, column: 29, scope: !27, inlinedAt: !30)
!35 = !DILocation(line: 49, column: 29, scope: !29, inlinedAt: !36)
!36 = !DILocation(line: 51, column: 72, scope: !29)
!37 = !DILocation(line: 8, column: 15, scope: !29, inlinedAt: !38)
!38 = !DILocation(line: 51, column: 45, scope: !29)
!39 = !DILocation(line: 52, column: 20, scope: !7)
!40 = !DILocation(line: 53, column: 19, scope: !7)
!41 = !DILocation(line: 243, column: 36, scope: !42, inlinedAt: !44)
!42 = distinct !DILexicalBlockFile(scope: !7, file: !43, discriminator: 0)
!43 = !DIFile(filename: "standard.py", directory: "/home/zeus/miniconda3/envs/cloudspace/lib/python3.10/site-packages/triton/language")
!44 = !DILocation(line: 56, column: 59, scope: !42)
!45 = !DILocation(line: 233, column: 15, scope: !46, inlinedAt: !47)
!46 = distinct !DILexicalBlockFile(scope: !42, file: !43, discriminator: 0)
!47 = !DILocation(line: 243, column: 36, scope: !46, inlinedAt: !48)
!48 = !DILocation(line: 56, column: 59, scope: !46)
!49 = !DILocation(line: 8, column: 15, scope: !29, inlinedAt: !50)
!50 = !DILocation(line: 56, column: 45, scope: !29)
!51 = !DILocation(line: 57, column: 20, scope: !7)
!52 = !DILocation(line: 59, column: 25, scope: !7)
!53 = !DILocation(line: 59, column: 49, scope: !7)
!54 = !DILocation(line: 60, column: 25, scope: !7)
!55 = !DILocation(line: 60, column: 37, scope: !7)
!56 = !DILocation(line: 61, column: 25, scope: !7)
!57 = !DILocation(line: 61, column: 37, scope: !7)
!58 = !DILocation(line: 61, column: 4, scope: !7)
