static int pxa2xx_spi_map_dma_buffer(struct driver_data *drv_data,\r\nenum dma_data_direction dir)\r\n{\r\nint i, nents, len = drv_data->len;\r\nstruct scatterlist *sg;\r\nstruct device *dmadev;\r\nstruct sg_table *sgt;\r\nvoid *buf, *pbuf;\r\nif (dir == DMA_TO_DEVICE) {\r\ndmadev = drv_data->tx_chan->device->dev;\r\nsgt = &drv_data->tx_sgt;\r\nbuf = drv_data->tx;\r\ndrv_data->tx_map_len = len;\r\n} else {\r\ndmadev = drv_data->rx_chan->device->dev;\r\nsgt = &drv_data->rx_sgt;\r\nbuf = drv_data->rx;\r\ndrv_data->rx_map_len = len;\r\n}\r\nnents = DIV_ROUND_UP(len, SZ_2K);\r\nif (nents != sgt->nents) {\r\nint ret;\r\nsg_free_table(sgt);\r\nret = sg_alloc_table(sgt, nents, GFP_ATOMIC);\r\nif (ret)\r\nreturn ret;\r\n}\r\npbuf = buf;\r\nfor_each_sg(sgt->sgl, sg, sgt->nents, i) {\r\nsize_t bytes = min_t(size_t, len, SZ_2K);\r\nif (buf)\r\nsg_set_buf(sg, pbuf, bytes);\r\nelse\r\nsg_set_buf(sg, drv_data->dummy, bytes);\r\npbuf += bytes;\r\nlen -= bytes;\r\n}\r\nnents = dma_map_sg(dmadev, sgt->sgl, sgt->nents, dir);\r\nif (!nents)\r\nreturn -ENOMEM;\r\nreturn nents;\r\n}\r\nstatic void pxa2xx_spi_unmap_dma_buffer(struct driver_data *drv_data,\r\nenum dma_data_direction dir)\r\n{\r\nstruct device *dmadev;\r\nstruct sg_table *sgt;\r\nif (dir == DMA_TO_DEVICE) {\r\ndmadev = drv_data->tx_chan->device->dev;\r\nsgt = &drv_data->tx_sgt;\r\n} else {\r\ndmadev = drv_data->rx_chan->device->dev;\r\nsgt = &drv_data->rx_sgt;\r\n}\r\ndma_unmap_sg(dmadev, sgt->sgl, sgt->nents, dir);\r\n}\r\nstatic void pxa2xx_spi_unmap_dma_buffers(struct driver_data *drv_data)\r\n{\r\nif (!drv_data->dma_mapped)\r\nreturn;\r\npxa2xx_spi_unmap_dma_buffer(drv_data, DMA_FROM_DEVICE);\r\npxa2xx_spi_unmap_dma_buffer(drv_data, DMA_TO_DEVICE);\r\ndrv_data->dma_mapped = 0;\r\n}\r\nstatic void pxa2xx_spi_dma_transfer_complete(struct driver_data *drv_data,\r\nbool error)\r\n{\r\nstruct spi_message *msg = drv_data->cur_msg;\r\nif (atomic_dec_and_test(&drv_data->dma_running)) {\r\nvoid __iomem *reg = drv_data->ioaddr;\r\nif (!error) {\r\nu32 status = read_SSSR(reg) & drv_data->mask_sr;\r\nerror = status & SSSR_ROR;\r\n}\r\nwrite_SSCR1(read_SSCR1(reg) & ~drv_data->dma_cr1, reg);\r\nwrite_SSSR_CS(drv_data, drv_data->clear_sr);\r\nif (!pxa25x_ssp_comp(drv_data))\r\nwrite_SSTO(0, reg);\r\nif (!error) {\r\npxa2xx_spi_unmap_dma_buffers(drv_data);\r\ndrv_data->tx += drv_data->tx_map_len;\r\ndrv_data->rx += drv_data->rx_map_len;\r\nmsg->actual_length += drv_data->len;\r\nmsg->state = pxa2xx_spi_next_transfer(drv_data);\r\n} else {\r\nwrite_SSCR0(read_SSCR0(reg) & ~SSCR0_SSE, reg);\r\nmsg->state = ERROR_STATE;\r\n}\r\ntasklet_schedule(&drv_data->pump_transfers);\r\n}\r\n}\r\nstatic void pxa2xx_spi_dma_callback(void *data)\r\n{\r\npxa2xx_spi_dma_transfer_complete(data, false);\r\n}\r\nstatic struct dma_async_tx_descriptor *\r\npxa2xx_spi_dma_prepare_one(struct driver_data *drv_data,\r\nenum dma_transfer_direction dir)\r\n{\r\nstruct pxa2xx_spi_master *pdata = drv_data->master_info;\r\nstruct chip_data *chip = drv_data->cur_chip;\r\nenum dma_slave_buswidth width;\r\nstruct dma_slave_config cfg;\r\nstruct dma_chan *chan;\r\nstruct sg_table *sgt;\r\nint nents, ret;\r\nswitch (drv_data->n_bytes) {\r\ncase 1:\r\nwidth = DMA_SLAVE_BUSWIDTH_1_BYTE;\r\nbreak;\r\ncase 2:\r\nwidth = DMA_SLAVE_BUSWIDTH_2_BYTES;\r\nbreak;\r\ndefault:\r\nwidth = DMA_SLAVE_BUSWIDTH_4_BYTES;\r\nbreak;\r\n}\r\nmemset(&cfg, 0, sizeof(cfg));\r\ncfg.direction = dir;\r\nif (dir == DMA_MEM_TO_DEV) {\r\ncfg.dst_addr = drv_data->ssdr_physical;\r\ncfg.dst_addr_width = width;\r\ncfg.dst_maxburst = chip->dma_burst_size;\r\ncfg.slave_id = pdata->tx_slave_id;\r\nsgt = &drv_data->tx_sgt;\r\nnents = drv_data->tx_nents;\r\nchan = drv_data->tx_chan;\r\n} else {\r\ncfg.src_addr = drv_data->ssdr_physical;\r\ncfg.src_addr_width = width;\r\ncfg.src_maxburst = chip->dma_burst_size;\r\ncfg.slave_id = pdata->rx_slave_id;\r\nsgt = &drv_data->rx_sgt;\r\nnents = drv_data->rx_nents;\r\nchan = drv_data->rx_chan;\r\n}\r\nret = dmaengine_slave_config(chan, &cfg);\r\nif (ret) {\r\ndev_warn(&drv_data->pdev->dev, "DMA slave config failed\n");\r\nreturn NULL;\r\n}\r\nreturn dmaengine_prep_slave_sg(chan, sgt->sgl, nents, dir,\r\nDMA_PREP_INTERRUPT | DMA_CTRL_ACK);\r\n}\r\nstatic bool pxa2xx_spi_dma_filter(struct dma_chan *chan, void *param)\r\n{\r\nconst struct pxa2xx_spi_master *pdata = param;\r\nreturn chan->chan_id == pdata->tx_chan_id ||\r\nchan->chan_id == pdata->rx_chan_id;\r\n}\r\nbool pxa2xx_spi_dma_is_possible(size_t len)\r\n{\r\nreturn len <= MAX_DMA_LEN;\r\n}\r\nint pxa2xx_spi_map_dma_buffers(struct driver_data *drv_data)\r\n{\r\nconst struct chip_data *chip = drv_data->cur_chip;\r\nint ret;\r\nif (!chip->enable_dma)\r\nreturn 0;\r\nif (drv_data->len < chip->dma_burst_size)\r\nreturn 0;\r\nret = pxa2xx_spi_map_dma_buffer(drv_data, DMA_TO_DEVICE);\r\nif (ret <= 0) {\r\ndev_warn(&drv_data->pdev->dev, "failed to DMA map TX\n");\r\nreturn 0;\r\n}\r\ndrv_data->tx_nents = ret;\r\nret = pxa2xx_spi_map_dma_buffer(drv_data, DMA_FROM_DEVICE);\r\nif (ret <= 0) {\r\npxa2xx_spi_unmap_dma_buffer(drv_data, DMA_TO_DEVICE);\r\ndev_warn(&drv_data->pdev->dev, "failed to DMA map RX\n");\r\nreturn 0;\r\n}\r\ndrv_data->rx_nents = ret;\r\nreturn 1;\r\n}\r\nirqreturn_t pxa2xx_spi_dma_transfer(struct driver_data *drv_data)\r\n{\r\nu32 status;\r\nstatus = read_SSSR(drv_data->ioaddr) & drv_data->mask_sr;\r\nif (status & SSSR_ROR) {\r\ndev_err(&drv_data->pdev->dev, "FIFO overrun\n");\r\ndmaengine_terminate_all(drv_data->rx_chan);\r\ndmaengine_terminate_all(drv_data->tx_chan);\r\npxa2xx_spi_dma_transfer_complete(drv_data, true);\r\nreturn IRQ_HANDLED;\r\n}\r\nreturn IRQ_NONE;\r\n}\r\nint pxa2xx_spi_dma_prepare(struct driver_data *drv_data, u32 dma_burst)\r\n{\r\nstruct dma_async_tx_descriptor *tx_desc, *rx_desc;\r\ntx_desc = pxa2xx_spi_dma_prepare_one(drv_data, DMA_MEM_TO_DEV);\r\nif (!tx_desc) {\r\ndev_err(&drv_data->pdev->dev,\r\n"failed to get DMA TX descriptor\n");\r\nreturn -EBUSY;\r\n}\r\nrx_desc = pxa2xx_spi_dma_prepare_one(drv_data, DMA_DEV_TO_MEM);\r\nif (!rx_desc) {\r\ndev_err(&drv_data->pdev->dev,\r\n"failed to get DMA RX descriptor\n");\r\nreturn -EBUSY;\r\n}\r\nrx_desc->callback = pxa2xx_spi_dma_callback;\r\nrx_desc->callback_param = drv_data;\r\ndmaengine_submit(rx_desc);\r\ndmaengine_submit(tx_desc);\r\nreturn 0;\r\n}\r\nvoid pxa2xx_spi_dma_start(struct driver_data *drv_data)\r\n{\r\ndma_async_issue_pending(drv_data->rx_chan);\r\ndma_async_issue_pending(drv_data->tx_chan);\r\natomic_set(&drv_data->dma_running, 1);\r\n}\r\nint pxa2xx_spi_dma_setup(struct driver_data *drv_data)\r\n{\r\nstruct pxa2xx_spi_master *pdata = drv_data->master_info;\r\nstruct device *dev = &drv_data->pdev->dev;\r\ndma_cap_mask_t mask;\r\ndma_cap_zero(mask);\r\ndma_cap_set(DMA_SLAVE, mask);\r\ndrv_data->dummy = devm_kzalloc(dev, SZ_2K, GFP_KERNEL);\r\nif (!drv_data->dummy)\r\nreturn -ENOMEM;\r\ndrv_data->tx_chan = dma_request_slave_channel_compat(mask,\r\npxa2xx_spi_dma_filter, pdata, dev, "tx");\r\nif (!drv_data->tx_chan)\r\nreturn -ENODEV;\r\ndrv_data->rx_chan = dma_request_slave_channel_compat(mask,\r\npxa2xx_spi_dma_filter, pdata, dev, "rx");\r\nif (!drv_data->rx_chan) {\r\ndma_release_channel(drv_data->tx_chan);\r\ndrv_data->tx_chan = NULL;\r\nreturn -ENODEV;\r\n}\r\nreturn 0;\r\n}\r\nvoid pxa2xx_spi_dma_release(struct driver_data *drv_data)\r\n{\r\nif (drv_data->rx_chan) {\r\ndmaengine_terminate_all(drv_data->rx_chan);\r\ndma_release_channel(drv_data->rx_chan);\r\nsg_free_table(&drv_data->rx_sgt);\r\ndrv_data->rx_chan = NULL;\r\n}\r\nif (drv_data->tx_chan) {\r\ndmaengine_terminate_all(drv_data->tx_chan);\r\ndma_release_channel(drv_data->tx_chan);\r\nsg_free_table(&drv_data->tx_sgt);\r\ndrv_data->tx_chan = NULL;\r\n}\r\n}\r\nvoid pxa2xx_spi_dma_resume(struct driver_data *drv_data)\r\n{\r\n}\r\nint pxa2xx_spi_set_dma_burst_and_threshold(struct chip_data *chip,\r\nstruct spi_device *spi,\r\nu8 bits_per_word, u32 *burst_code,\r\nu32 *threshold)\r\n{\r\nstruct pxa2xx_spi_chip *chip_info = spi->controller_data;\r\n*burst_code = chip_info ? chip_info->dma_burst_size : 1;\r\n*threshold = SSCR1_RxTresh(RX_THRESH_DFLT)\r\n| SSCR1_TxTresh(TX_THRESH_DFLT);\r\nreturn 0;\r\n}
