Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.75 secs
 
--> Reading design: OExp07_ExtSCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OExp07_ExtSCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OExp07_ExtSCPU"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : OExp07_ExtSCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\ALU_v.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\add_32.v" into library work
Parsing module <add_32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\SCPU_ctrl_more.v" into library work
Parsing module <SCPU_ctrl_more>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\Data_path_more.v" into library work
Parsing module <Data_path_more>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\SCPU_more.v" into library work
Parsing module <SCPU_More>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\GPIO_IO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\Counter_3_IO.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\clk_diff.v" into library work
Parsing module <clk_diff>.
Analyzing Verilog file "D:\ISE\OExp07-ExtSCPU\top.v" into library work
Parsing module <OExp07_ExtSCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OExp07_ExtSCPU>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 57: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 58: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 59: Assignment to blink ignored, since the identifier is never used

Elaborating module <SCPU_More>.

Elaborating module <SCPU_ctrl_more>.
WARNING:HDLCompiler:189 - "D:\ISE\OExp07-ExtSCPU\SCPU_more.v" Line 43: Size mismatch in connection of port <ALU_Control>. Formal port size is 4-bit while actual signal size is 3-bit.

Elaborating module <Data_path_more>.

Elaborating module <alu>.

Elaborating module <Regs>.

Elaborating module <MUX2T1_5>.

Elaborating module <MUX2T1_32>.

Elaborating module <Ext_32>.

Elaborating module <REG32>.

Elaborating module <add_32>.

Elaborating module <MUX4T1_32>.
WARNING:HDLCompiler:189 - "D:\ISE\OExp07-ExtSCPU\SCPU_more.v" Line 54: Size mismatch in connection of port <ALU_Control>. Formal port size is 4-bit while actual signal size is 3-bit.

Elaborating module <clk_diff>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.
WARNING:HDLCompiler:413 - "D:\ISE\OExp07-ExtSCPU\clk_diff.v" Line 22: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <Display>.

Elaborating module <HexTo8SEG>.

Elaborating module <MC14495_ZJU>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

Elaborating module <MUX2T1_64>.

Elaborating module <P2S(DATA_BITS=64,DATA_COUNT_BITS=6,DIR=1)>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\P2S_IO.v" Line 21: Empty module <P2S(DATA_BITS=64,DATA_COUNT_BITS=6,DIR=1)> remains a black box.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 130: Assignment to SEGCLR ignored, since the identifier is never used

Elaborating module <GPIO>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\GPIO_IO.v" Line 21: Empty module <GPIO> remains a black box.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 141: Assignment to LEDCLR ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 156: Assignment to CR ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 160: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter>.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp07-ExtSCPU\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\ISE\OExp07-ExtSCPU\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp07-ExtSCPU\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.
WARNING:HDLCompiler:552 - "D:\ISE\OExp07-ExtSCPU\top.v" Line 62: Input port MIO_ready is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OExp07_ExtSCPU>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\top.v".
WARNING:Xst:2898 - Port 'MIO_ready', unconnected in block instance 'U0', is tied to GND.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 52: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 52: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 52: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 62: Output port <CPU_MIO> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 121: Output port <segclrn> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 133: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 133: Output port <ledclrn> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 150: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 150: Output port <CR> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 183: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\top.v" line 183: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <OExp07_ExtSCPU> synthesized.

Synthesizing Unit <SCPU_More>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\SCPU_more.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\ISE\OExp07-ExtSCPU\SCPU_more.v" line 52: Output port <overflow> of the instance <path> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SCPU_More> synthesized.

Synthesizing Unit <SCPU_ctrl_more>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\SCPU_ctrl_more.v".
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <CPU_MIO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <SCPU_ctrl_more> synthesized.

Synthesizing Unit <Data_path_more>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\Data_path_more.v".
    Summary:
	no macro.
Unit <Data_path_more> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\ALU_v.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
    Found 32-bit subtractor for signal <res_subu> created at line 35.
    Found 33-bit adder for signal <n0037> created at line 34.
    Found 32-bit shifter logical left for signal <res_sll> created at line 26
    Found 32-bit shifter logical right for signal <res_sra> created at line 26
    Found 32-bit 13-to-1 multiplexer for signal <res> created at line 43.
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_14_o> created at line 38
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_16_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\regs.v".
    Found 1024-bit register for signal <n0052[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 29.
    Found 32-bit 32-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 30.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\Ext_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Ext_32> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <add_32>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\add_32.v".
    Found 32-bit adder for signal <c> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_32> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 29.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <clk_diff>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\clk_diff.v".
    Found 1-bit register for signal <div>.
    Found 1-bit adder for signal <div_PWR_17_o_add_1_OUT<0>> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_diff> synthesized.

Synthesizing Unit <Display>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\Display.v".
    Summary:
	no macro.
Unit <Display> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_35_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "D:\ISE\OExp07-ExtSCPU\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_37_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 10
 1-bit register                                        : 4
 1024-bit register                                     : 1
 24-bit register                                       : 1
 32-bit register                                       : 3
 33-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 5
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <GPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Reading core <P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <GPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
Loading core <ROM_D> for timing and area information for instance <U2>.
Loading core <P2S> for timing and area information for instance <M2>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_diff>.
The following registers are absorbed into counter <div>: 1 register on signal <div>.
Unit <clk_diff> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 1-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 1126
 Flip-Flops                                            : 1126
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 68
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 3
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <overflow> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <REG32> ...

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <OExp07_ExtSCPU> ...

Optimizing unit <Data_path_more> ...

Optimizing unit <alu> ...

Optimizing unit <Regs> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <Counter> ...
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_992> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_993> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_994> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_995> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_996> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_997> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_998> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_999> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1000> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1001> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1002> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1003> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1004> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1005> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1006> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1007> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1008> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1009> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1010> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1011> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1012> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1013> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1014> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1015> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1016> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1017> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1018> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1019> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1020> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1021> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1022> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U0/path/U2/register_31_1023> (without init value) has a constant value of 0 in block <OExp07_ExtSCPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OExp07_ExtSCPU, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <S_0> in Unit <U6/M2> is equivalent to the following FF/Latch : <S_0_1> 
INFO:Xst:2260 - The FF/Latch <sh_clk> in Unit <U6/M2> is equivalent to the following FF/Latch : <sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <S_0> in Unit <U6/M2> is equivalent to the following FF/Latch : <S_0_1> 
INFO:Xst:2260 - The FF/Latch <sh_clk> in Unit <U6/M2> is equivalent to the following FF/Latch : <sh_clk_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1127
 Flip-Flops                                            : 1127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OExp07_ExtSCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4405
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 5
#      INV                         : 101
#      LUT1                        : 125
#      LUT2                        : 63
#      LUT3                        : 1176
#      LUT4                        : 260
#      LUT5                        : 440
#      LUT6                        : 1256
#      MUXCY                       : 299
#      MUXF7                       : 101
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 258
# FlipFlops/Latches                : 1533
#      FD                          : 129
#      FDC                         : 100
#      FDCE                        : 1027
#      FDCE_1                      : 22
#      FDE                         : 101
#      FDE_1                       : 118
#      FDPE_1                      : 6
#      FDR                         : 1
#      FDRE                        : 29
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 54
#      IBUF                        : 21
#      IBUFGDS                     : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1533  out of  407600     0%  
 Number of Slice LUTs:                 3421  out of  203800     1%  
    Number used as Logic:              3421  out of  203800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3568
   Number with an unused Flip Flop:    2035  out of   3568    57%  
   Number with an unused LUT:           147  out of   3568     4%  
   Number of fully used LUT-FF pairs:  1386  out of   3568    38%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    400    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clk200P                            | IBUFGDS                            | 1     |
U1/div                             | BUFG                               | 195   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)       | BUFG(*)(U0/path/U2/register_31_991)| 1024  |
U8/clkdiv_6                        | BUFG                               | 35    |
IO_clk(IO_clk1:O)                  | BUFG(*)(U10/counter_Ctrl_2)        | 153   |
U9/clk1                            | BUFG                               | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)                | 3     |
U7/ledclk                          | NONE(U7/P7SEG/Q_16)                | 17    |
U6/M2/sh_clk                       | BUFG                               | 65    |
-----------------------------------+------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.560ns (Maximum Frequency: 116.820MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 12.387ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk200P'
  Clock period: 0.968ns (frequency: 1032.738MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.968ns (Levels of Logic = 1)
  Source:            U1/div (FF)
  Destination:       U1/div (FF)
  Source Clock:      clk200P rising
  Destination Clock: clk200P rising

  Data Path: U1/div to U1/div
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  U1/div (U1/div)
     INV:I->O              1   0.054   0.339  U1/Mcount_div_xor<0>11_INV_0 (Result)
     FD:D                     -0.000          U1/div
    ----------------------------------------
    Total                      0.968ns (0.290ns logic, 0.678ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/div'
  Clock period: 2.195ns (frequency: 455.633MHz)
  Total number of paths / destination ports: 6168 / 262
-------------------------------------------------------------------------
Delay:               2.195ns (Levels of Logic = 8)
  Source:            U9/sw_temp_2 (FF)
  Destination:       U9/SW_OK_0 (FF)
  Source Clock:      U1/div rising
  Destination Clock: U1/div rising

  Data Path: U9/sw_temp_2 to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.495  sw_temp_2 (sw_temp<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.195ns (0.800ns logic, 1.395ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 8.560ns (frequency: 116.820MHz)
  Total number of paths / destination ports: 3604494390 / 2016
-------------------------------------------------------------------------
Delay:               8.560ns (Levels of Logic = 45)
  Source:            U0/path/M4/Q_10 (FF)
  Destination:       U0/path/U2/register_31_991 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U0/path/M4/Q_10 to U0/path/U2/register_31_991
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.236   0.627  U0/path/M4/Q_10 (U0/path/M4/Q_10)
     begin scope: 'U2:a<8>'
     LUT3:I0->O            1   0.043   0.613  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115_SW0 (N24)
     LUT6:I0->O            1   0.043   0.495  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57114)
     LUT5:I2->O          259   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57119 (spo<22>)
     end scope: 'U2:spo<22>'
     LUT6:I5->O            1   0.043   0.522  U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_834 (U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_834)
     LUT6:I2->O            1   0.043   0.405  U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_311 (U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_311)
     LUT4:I2->O            4   0.043   0.367  U0/path/U2/Mmux_rdata_A121 (U0/path/rdata_A<1>)
     LUT6:I5->O            8   0.043   0.378  U0/path/M10/Mmux_o121 (U0/path/ALU_A<1>)
     MUXCY:DI->O           1   0.228   0.000  U0/path/U1/Msub_res_subu_cy<1> (U0/path/U1/Msub_res_subu_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<2> (U0/path/U1/Msub_res_subu_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<3> (U0/path/U1/Msub_res_subu_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<4> (U0/path/U1/Msub_res_subu_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<5> (U0/path/U1/Msub_res_subu_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<6> (U0/path/U1/Msub_res_subu_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<7> (U0/path/U1/Msub_res_subu_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<8> (U0/path/U1/Msub_res_subu_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<9> (U0/path/U1/Msub_res_subu_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<10> (U0/path/U1/Msub_res_subu_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<11> (U0/path/U1/Msub_res_subu_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<12> (U0/path/U1/Msub_res_subu_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<13> (U0/path/U1/Msub_res_subu_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<14> (U0/path/U1/Msub_res_subu_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<15> (U0/path/U1/Msub_res_subu_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<16> (U0/path/U1/Msub_res_subu_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<17> (U0/path/U1/Msub_res_subu_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<18> (U0/path/U1/Msub_res_subu_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<19> (U0/path/U1/Msub_res_subu_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<20> (U0/path/U1/Msub_res_subu_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<21> (U0/path/U1/Msub_res_subu_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<22> (U0/path/U1/Msub_res_subu_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<23> (U0/path/U1/Msub_res_subu_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<24> (U0/path/U1/Msub_res_subu_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<25> (U0/path/U1/Msub_res_subu_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<26> (U0/path/U1/Msub_res_subu_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<27> (U0/path/U1/Msub_res_subu_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<28> (U0/path/U1/Msub_res_subu_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U0/path/U1/Msub_res_subu_cy<29> (U0/path/U1/Msub_res_subu_cy<29>)
     XORCY:CI->O           1   0.262   0.522  U0/path/U1/Msub_res_subu_xor<30> (U0/path/U1/res_subu<30>)
     LUT6:I2->O            1   0.043   0.000  U0/path/U1/Mmux_res235_G (N137)
     MUXF7:I1->O          84   0.178   0.742  U0/path/U1/Mmux_res235 (Addr_out<30>)
     begin scope: 'U4:addr_bus<30>'
     LUT6:I1->O           32   0.043   0.733  _n00591 (_n0059)
     LUT6:I1->O            2   0.043   0.355  Mmux_Cpu_data4bus321 (Cpu_data4bus<9>)
     end scope: 'U4:Cpu_data4bus<9>'
     LUT5:I4->O           31   0.043   0.480  U0/path/M9/Mmux_o321 (U0/path/WriteDATA<9>)
     LUT3:I2->O            1   0.043   0.000  U0/path/U2/Mmux_register[1][31]_Wt_data[31]_mux_40_OUT321 (U0/path/U2/register[1][31]_Wt_data[31]_mux_40_OUT<9>)
     FDCE:D                   -0.000          U0/path/U2/register_31_969
    ----------------------------------------
    Total                      8.560ns (1.798ns logic, 6.762ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_6'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_6 rising
  Destination Clock: U8/clkdiv_6 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_37_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_37_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 1.817ns (frequency: 550.442MHz)
  Total number of paths / destination ports: 119 / 40
-------------------------------------------------------------------------
Delay:               0.908ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter_Ctrl_2 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter_Ctrl_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          35   0.240   0.625  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     LUT4:I1->O            1   0.043   0.000  U10/counter0_Lock_0_dpot (U10/counter0_Lock_0_dpot)
     FDCE:D                   -0.000          U10/counter0_Lock_0
    ----------------------------------------
    Total                      0.908ns (0.283ns logic, 0.625ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U7/ledclk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 32 / 17
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            U7/P7SEG/Q_14 (FF)
  Destination:       U7/P7SEG/Q_15 (FF)
  Source Clock:      U7/ledclk falling
  Destination Clock: U7/ledclk falling

  Data Path: U7/P7SEG/Q_14 to U7/P7SEG/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  P7SEG/Q_14 (P7SEG/Q<14>)
     LUT5:I3->O            1   0.043   0.000  P7SEG/mux2311 (P7SEG/S1_PData[15]_wide_mux_1_OUT<15>)
     FDE_1:D                  -0.000          P7SEG/Q_15
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U6/M2/sh_clk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 128 / 65
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            U6/M2/Q_2 (FF)
  Destination:       U6/M2/Q_3 (FF)
  Source Clock:      U6/M2/sh_clk falling
  Destination Clock: U6/M2/sh_clk falling

  Data Path: U6/M2/Q_2 to U6/M2/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  Q_2 (Q<2>)
     LUT5:I3->O            1   0.043   0.000  mux9811 (S1_GND_1_o_wide_mux_1_OUT<3>)
     FDE_1:D                  -0.000          Q_3
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/div'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: U1/div rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: K_COL<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/div'
  Total number of paths / destination ports: 4846 / 13
-------------------------------------------------------------------------
Offset:              5.446ns (Levels of Logic = 15)
  Source:            U9/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U1/div rising

  Data Path: U9/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            2   0.043   0.527  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U61:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'U61:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.446ns (0.945ns logic, 4.501ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 1086 / 18
-------------------------------------------------------------------------
Offset:              5.441ns (Levels of Logic = 15)
  Source:            U7/LED_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      IO_clk falling

  Data Path: U7/LED_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.240   0.410  LED_8 (LED_out<8>)
     end scope: 'U7:LED_out<8>'
     begin scope: 'U4:led_out<8>'
     LUT6:I4->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.441ns (0.951ns logic, 4.490ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_6'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.566ns (Levels of Logic = 14)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_6 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  U10/counter0_24 (U10/counter0_24)
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.566ns (0.947ns logic, 4.619ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 2482872349 / 8
-------------------------------------------------------------------------
Offset:              12.387ns (Levels of Logic = 55)
  Source:            U0/path/M4/Q_10 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U0/path/M4/Q_10 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.236   0.627  U0/path/M4/Q_10 (U0/path/M4/Q_10)
     begin scope: 'U2:a<8>'
     LUT3:I0->O            1   0.043   0.613  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115_SW0 (N24)
     LUT6:I0->O            1   0.043   0.495  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57114)
     LUT5:I2->O          259   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57119 (spo<22>)
     end scope: 'U2:spo<22>'
     LUT6:I5->O            1   0.043   0.522  U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_834 (U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_834)
     LUT6:I2->O            1   0.043   0.405  U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_311 (U0/path/U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_311)
     LUT4:I2->O            4   0.043   0.367  U0/path/U2/Mmux_rdata_A121 (U0/path/rdata_A<1>)
     LUT6:I5->O            8   0.043   0.378  U0/path/M10/Mmux_o121 (U0/path/ALU_A<1>)
     MUXCY:DI->O           1   0.228   0.000  U0/path/U1/Msub_res_subu_cy<1> (U0/path/U1/Msub_res_subu_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<2> (U0/path/U1/Msub_res_subu_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<3> (U0/path/U1/Msub_res_subu_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<4> (U0/path/U1/Msub_res_subu_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<5> (U0/path/U1/Msub_res_subu_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<6> (U0/path/U1/Msub_res_subu_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<7> (U0/path/U1/Msub_res_subu_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<8> (U0/path/U1/Msub_res_subu_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<9> (U0/path/U1/Msub_res_subu_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<10> (U0/path/U1/Msub_res_subu_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<11> (U0/path/U1/Msub_res_subu_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<12> (U0/path/U1/Msub_res_subu_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<13> (U0/path/U1/Msub_res_subu_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<14> (U0/path/U1/Msub_res_subu_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<15> (U0/path/U1/Msub_res_subu_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<16> (U0/path/U1/Msub_res_subu_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<17> (U0/path/U1/Msub_res_subu_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<18> (U0/path/U1/Msub_res_subu_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<19> (U0/path/U1/Msub_res_subu_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<20> (U0/path/U1/Msub_res_subu_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<21> (U0/path/U1/Msub_res_subu_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<22> (U0/path/U1/Msub_res_subu_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<23> (U0/path/U1/Msub_res_subu_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<24> (U0/path/U1/Msub_res_subu_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<25> (U0/path/U1/Msub_res_subu_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<26> (U0/path/U1/Msub_res_subu_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<27> (U0/path/U1/Msub_res_subu_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<28> (U0/path/U1/Msub_res_subu_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  U0/path/U1/Msub_res_subu_cy<29> (U0/path/U1/Msub_res_subu_cy<29>)
     XORCY:CI->O           1   0.262   0.522  U0/path/U1/Msub_res_subu_xor<30> (U0/path/U1/res_subu<30>)
     LUT6:I2->O            1   0.043   0.000  U0/path/U1/Mmux_res235_G (N137)
     MUXF7:I1->O          84   0.178   0.742  U0/path/U1/Mmux_res235 (Addr_out<30>)
     begin scope: 'U4:addr_bus<30>'
     LUT6:I1->O           32   0.043   0.733  _n00591 (_n0059)
     LUT6:I1->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     12.387ns (2.380ns logic, 10.007ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U7/ledclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            U7/P7SEG/Q_16 (FF)
  Destination:       LEDDT (PAD)
  Source Clock:      U7/ledclk falling

  Data Path: U7/P7SEG/Q_16 to LEDDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  P7SEG/Q_16 (ledsout)
     end scope: 'U7:ledsout'
     OBUF:I->O                 0.000          LEDDT_OBUF (LEDDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U6/M2/sh_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            U6/M2/Q_0 (FF)
  Destination:       SEGDT (PAD)
  Source Clock:      U6/M2/sh_clk falling

  Data Path: U6/M2/Q_0 to SEGDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  Q_0 (sout)
     end scope: 'U6/M2:sout'
     OBUF:I->O                 0.000          SEGDT_OBUF (SEGDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    8.560|         |         |         |
IO_clk         |         |    1.614|         |         |
U1/div         |    1.749|         |         |         |
U8/clkdiv_6    |    1.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    7.562|         |    7.986|         |
IO_clk         |    0.932|    0.908|         |         |
U1/div         |    1.376|         |    1.541|         |
U7/ledclk      |         |    2.352|         |         |
U8/clkdiv_6    |    0.806|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U1/div         |    1.340|         |         |         |
U9/clk1        |    0.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    7.638|         |         |         |
M4/push        |    1.928|         |         |         |
U1/div         |    2.195|         |         |         |
U6/M2/sh_clk   |         |    2.068|         |         |
U9/clk1        |    1.094|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U6/M2/sh_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |   12.093|         |
IO_clk         |         |         |    5.147|         |
U1/div         |         |         |    5.282|         |
U6/M2/sh_clk   |         |         |    0.700|         |
U8/clkdiv_6    |         |         |    5.278|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U7/ledclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |         |         |    1.376|         |
U7/ledclk      |         |         |    0.700|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.138|         |         |         |
U1/div         |    1.619|         |         |         |
U8/clkdiv_6    |    2.221|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/div         |    1.287|         |         |         |
U9/clk1        |    2.152|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200P        |    0.968|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 40.56 secs
 
--> 

Total memory usage is 481344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  110 (   0 filtered)
Number of infos    :   17 (   0 filtered)

