$comment
	File created using the following command:
		vcd file rca.msim.vcd -direction
$end
$date
	Fri Sep 08 11:48:44 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module rca_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum [3] $end
$var wire 1 & sum [2] $end
$var wire 1 ' sum [1] $end
$var wire 1 ( sum [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / sum[0]~output_o $end
$var wire 1 0 sum[1]~output_o $end
$var wire 1 1 sum[2]~output_o $end
$var wire 1 2 sum[3]~output_o $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 b[0]~input_o $end
$var wire 1 5 a[0]~input_o $end
$var wire 1 6 cin~input_o $end
$var wire 1 7 comb_3|sum~0_combout $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : comb_3|cout~0_combout $end
$var wire 1 ; comb_4|sum~combout $end
$var wire 1 < b[2]~input_o $end
$var wire 1 = comb_4|cout~0_combout $end
$var wire 1 > a[2]~input_o $end
$var wire 1 ? comb_5|sum~combout $end
$var wire 1 @ a[3]~input_o $end
$var wire 1 A b[3]~input_o $end
$var wire 1 B comb_5|cout~0_combout $end
$var wire 1 C comb_6|sum~combout $end
$var wire 1 D comb_6|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#80000
b100 !
b101 !
b10 "
b11 "
1#
14
18
15
1>
16
1:
17
1;
1?
11
10
1/
1=
1(
1'
1&
0;
00
1B
0'
0?
01
0&
1C
12
1%
#280000
b1 !
b0 !
b1 "
b0 "
0#
04
08
05
0>
06
0:
0=
0B
07
1;
1?
11
10
0/
0(
1'
1&
0;
0?
0C
02
01
00
0'
0&
0%
#380000
b1000 !
b1010 !
b100 "
b1011 !
b110 "
b111 "
14
18
1<
15
19
1@
1:
1=
1?
1C
12
11
1B
1&
1%
1;
0?
01
10
1'
0&
1D
0C
02
13
1$
0%
#580000
b11 !
b1 !
b11 "
b0 !
b1 "
b0 "
04
08
0<
05
09
0@
0:
0=
0B
1?
0D
1C
12
03
11
1&
0$
1%
0;
0?
0C
02
01
00
0'
0&
0%
#1000000
