Top:
  enable: True
  ForceWrite: False
  StreamWriter:
    enable: True
    dataFile: /u1/markovic/atlas-altiroc-daq/software/test.dat
    open: False
    bufferSize: 0
    maxFileSize: 0
  AxiVersion:
    enable: True
    ScratchPad: 0x000000
    FpgaReloadHalt: 0x0
    FpgaReloadAddress: 0x0
    UserReset: 0x0
  Xadc:
    enable: True
  SysReg:
    enable: True
    DlyData: 0xc
    RefClkSel: IntClk
    RollOverEn: 0x0
  BoardTemp:
    enable: True
    AlertMask: False
    Stop: False
    RcritMask: False
    LcritMask: False
    FaultQueue: False
    ConvertRate: '16'
    LocalHighSetpoint: 70
    LocalLowSetpoint: 0
    RemoteHighSetpoint: 70
    RemoteLowSetpoint: 0
    RemoteTcritSetpoint: 85
    LocalTcritSetpoint: 85
    TcritHysteresis: 10
    AlertMode: False
  BoardPwr:
    enable: True
    Control: 0xc
  DelayIcTemp:
    enable: True
    AlertMask: True
    Stop: False
    RcritMask: False
    LcritMask: False
    FaultQueue: False
    ConvertRate: '16'
    LocalHighSetpoint: 70
    LocalLowSetpoint: 0
    RemoteHighSetpoint: 70
    RemoteLowSetpoint: 0
    RemoteTcritSetpoint: 85
    LocalTcritSetpoint: 85
    TcritHysteresis: 10
    AlertMode: False
  Dac:
    enable: True
    FloatValue: 0.512
  Pll:
    enable: True
    CsvFilePath: ''
    Page0:
      enable: True
      TOOL_VERSION[0]: 0x0
      TOOL_VERSION[1]: 0x0
      TOOL_VERSION[2]: 0x0
      LOL_ON_HOLD: True
      SYSINCAL_INTR_MSK: False
      LOSXAXB_INTR_MSK: False
      SMBUS_TIMEOUT_FLG_MSK: False
      LOS_INTR_MSK: 0xf
      OOF_INTR_MSK: 0xf
      LOL_INTR_MSK: False
      HOLD_INTR_MSK: False
      CAL_INTR_MSK: False
      PDN: False
      HARD_RST: False
      SPI_3WIRE: False
      AUTO_NDIV_UPDATE: False
      LOS_EN: 0xf
      LOSXAXB_DIS: False
      LOS_VAL_TIME[0]: 100ms
      LOS_VAL_TIME[1]: 100ms
      LOS_VAL_TIME[2]: 100ms
      LOS_VAL_TIME[3]: 100ms
      LOS_TRG_THR_LO[0]: 0x39
      LOS_TRG_THR_HI[0]: 0x0
      LOS_TRG_THR_LO[1]: 0x39
      LOS_TRG_THR_HI[1]: 0x0
      LOS_TRG_THR_LO[2]: 0x39
      LOS_TRG_THR_HI[2]: 0x0
      LOS_TRG_THR_LO[3]: 0x39
      LOS_TRG_THR_HI[3]: 0x0
      LOS_CLR_THR_LO[0]: 0x39
      LOS_CLR_THR_HI[0]: 0x0
      LOS_CLR_THR_LO[1]: 0x39
      LOS_CLR_THR_HI[1]: 0x0
      LOS_CLR_THR_LO[2]: 0x39
      LOS_CLR_THR_HI[2]: 0x0
      LOS_CLR_THR_LO[3]: 0x39
      LOS_CLR_THR_HI[3]: 0x0
      OOF_EN: 0x1
      FAST_OOF_EN: 0x1
      OOF_DIV_SEL[0]: 0xe
      OOF_DIV_SEL[1]: 0xe
      OOF_DIV_SEL[2]: 0xe
      OOF_DIV_SEL[3]: 0xe
      OOFXO_DIV_SEL: 0xc
      OOF_SET_THR[0]: 0x32
      OOF_SET_THR[1]: 0x32
      OOF_SET_THR[2]: 0x32
      OOF_SET_THR[3]: 0x0
      OOF_CLR_THR[0]: 0x32
      OOF_CLR_THR[1]: 0x32
      OOF_CLR_THR[2]: 0x32
      OOF_CLR_THR[3]: 0x0
      OOF_DETWIN_SEL[0]: 0x5
      OOF_DETWIN_SEL[1]: 0x5
      OOF_DETWIN_SEL[2]: 0x5
      OOF_DETWIN_SEL[3]: 0x0
      OOF_ON_LOS: 0x1
      FAST_OOF_SET_THR[0]: 0x3
      FAST_OOF_SET_THR[1]: 0x3
      FAST_OOF_SET_THR[2]: 0x3
      FAST_OOF_SET_THR[3]: 0x0
      FAST_OOF_CLR_THR[0]: 0x3
      FAST_OOF_CLR_THR[1]: 0x3
      FAST_OOF_CLR_THR[2]: 0x3
      FAST_OOF_CLR_THR[3]: 0x0
      FAST_OOF_DETWIN_SEL[0]: 0x1
      FAST_OOF_DETWIN_SEL[1]: 0x1
      FAST_OOF_DETWIN_SEL[2]: 0x1
      FAST_OOF_DETWIN_SEL[3]: 0x0
      OOF0_RATIO_REF[0]: 0x0
      OOF0_RATIO_REF[1]: 0x0
      OOF0_RATIO_REF[2]: 0x0
      OOF0_RATIO_REF[3]: 0x1
      OOF1_RATIO_REF[0]: 0x0
      OOF1_RATIO_REF[1]: 0x0
      OOF1_RATIO_REF[2]: 0x0
      OOF1_RATIO_REF[3]: 0x1
      OOF2_RATIO_REF[0]: 0x0
      OOF2_RATIO_REF[1]: 0x0
      OOF2_RATIO_REF[2]: 0x0
      OOF2_RATIO_REF[3]: 0x1
      OOF3_RATIO_REF[0]: 0x0
      OOF3_RATIO_REF[1]: 0x0
      OOF3_RATIO_REF[2]: 0x0
      OOF3_RATIO_REF[3]: 0x0
      LOL_FST_EN: True
      LOL_FST_DETWIN_SEL: 0xa
      LOL_FST_VALWIN_SEL: 0x0
      LOL_FST_SET_THR_SEL: 0x8
      LOL_FST_CLR_THR_SEL: 0x6
      LOL_SLOW_EN_PLL: True
      LOL_SLW_DETWIN_SEL: 0x6
      LOL_SLW_VALWIN_SEL: 0x2
      LOL_SLW_SET_THR: 10 ppm
      LOL_SLW_CLR_THR: 1 ppm
      LOL_TIMER_EN: False
      LOL_CLR_DELAY_DIV256[0]: 0xad
      LOL_CLR_DELAY_DIV256[1]: 0x61
      LOL_CLR_DELAY_DIV256[2]: 0x0
      LOL_CLR_DELAY_DIV256[3]: 0x0
      NVM_WRITE: 0x0
      FASTLOCK_EXTEND_EN: True
      FASTLOCK_EXTEND[0]: 0xa
      FASTLOCK_EXTEND[1]: 0x60
      FASTLOCK_EXTEND[2]: 0x0
      FASTLOCK_EXTEND[3]: 0x0
      REG_0xF7_INTR: True
      REG_0xF8_INTR: False
    Page1:
      enable: True
      OUTALL_DISABLE_LOW: True
      OUT_PDN[0]: False
      OUT_OE[0]: True
      OUT_RDIV_FORCE2[0]: False
      OUT_FORMAT[0]: swing mode (normal swing) differential
      OUT_SYNC_EN[0]: True
      OUT_DIS_STATE[0]: Disable low
      OUT_CMOS_DRV[0]: CMOS1
      OUT_CM[0]: 0xe
      OUT_AMPL[0]: 0x3
      OUT_MUX_SEL[0]: N0
      OUT_VDD_SEL_EN[0]: True
      OUT_VDD_SEL[0]: 1.8 V
      OUT_INV[0]: CLK and CLK not inverted
      OUT_PDN[1]: False
      OUT_OE[1]: True
      OUT_RDIV_FORCE2[1]: False
      OUT_FORMAT[1]: swing mode (normal swing) differential
      OUT_SYNC_EN[1]: True
      OUT_DIS_STATE[1]: Disable low
      OUT_CMOS_DRV[1]: CMOS1
      OUT_CM[1]: 0xe
      OUT_AMPL[1]: 0x3
      OUT_MUX_SEL[1]: N0
      OUT_VDD_SEL_EN[1]: True
      OUT_VDD_SEL[1]: 1.8 V
      OUT_INV[1]: CLK and CLK not inverted
      OUT_PDN[2]: True
      OUT_OE[2]: False
      OUT_RDIV_FORCE2[2]: False
      OUT_FORMAT[2]: swing mode (normal swing) differential
      OUT_SYNC_EN[2]: True
      OUT_DIS_STATE[2]: Disable low
      OUT_CMOS_DRV[2]: CMOS1
      OUT_CM[2]: 0xb
      OUT_AMPL[2]: 0x3
      OUT_MUX_SEL[2]: N0
      OUT_VDD_SEL_EN[2]: True
      OUT_VDD_SEL[2]: 2.5 V
      OUT_INV[2]: CLK and CLK not inverted
      OUT_PDN[3]: True
      OUT_OE[3]: False
      OUT_RDIV_FORCE2[3]: False
      OUT_FORMAT[3]: swing mode (normal swing) differential
      OUT_SYNC_EN[3]: True
      OUT_DIS_STATE[3]: Disable low
      OUT_CMOS_DRV[3]: CMOS1
      OUT_CM[3]: 0xb
      OUT_AMPL[3]: 0x3
      OUT_MUX_SEL[3]: N0
      OUT_VDD_SEL_EN[3]: True
      OUT_VDD_SEL[3]: 2.5 V
      OUT_INV[3]: CLK and CLK not inverted
      OUT_PDN[4]: False
      OUT_OE[4]: True
      OUT_RDIV_FORCE2[4]: False
      OUT_FORMAT[4]: swing mode (normal swing) differential
      OUT_SYNC_EN[4]: True
      OUT_DIS_STATE[4]: Disable low
      OUT_CMOS_DRV[4]: CMOS1
      OUT_CM[4]: 0xb
      OUT_AMPL[4]: 0x3
      OUT_MUX_SEL[4]: N0
      OUT_VDD_SEL_EN[4]: True
      OUT_VDD_SEL[4]: 2.5 V
      OUT_INV[4]: CLK and CLK not inverted
      OUT_PDN[5]: False
      OUT_OE[5]: True
      OUT_RDIV_FORCE2[5]: False
      OUT_FORMAT[5]: swing mode (normal swing) differential
      OUT_SYNC_EN[5]: True
      OUT_DIS_STATE[5]: Disable low
      OUT_CMOS_DRV[5]: CMOS1
      OUT_CM[5]: 0xb
      OUT_AMPL[5]: 0x3
      OUT_MUX_SEL[5]: N0
      OUT_VDD_SEL_EN[5]: True
      OUT_VDD_SEL[5]: 2.5 V
      OUT_INV[5]: CLK and CLK not inverted
      OUT_PDN[6]: False
      OUT_OE[6]: True
      OUT_RDIV_FORCE2[6]: True
      OUT_FORMAT[6]: swing mode (normal swing) differential
      OUT_SYNC_EN[6]: True
      OUT_DIS_STATE[6]: Disable low
      OUT_CMOS_DRV[6]: CMOS1
      OUT_CM[6]: 0xb
      OUT_AMPL[6]: 0x3
      OUT_MUX_SEL[6]: N0
      OUT_VDD_SEL_EN[6]: True
      OUT_VDD_SEL[6]: 2.5 V
      OUT_INV[6]: CLK and CLK not inverted
      OUT_PDN[7]: False
      OUT_OE[7]: True
      OUT_RDIV_FORCE2[7]: False
      OUT_FORMAT[7]: swing mode (normal swing) differential
      OUT_SYNC_EN[7]: True
      OUT_DIS_STATE[7]: Disable low
      OUT_CMOS_DRV[7]: CMOS1
      OUT_CM[7]: 0xb
      OUT_AMPL[7]: 0x3
      OUT_MUX_SEL[7]: N0
      OUT_VDD_SEL_EN[7]: True
      OUT_VDD_SEL[7]: 2.5 V
      OUT_INV[7]: CLK and CLK not inverted
      OUT_PDN[8]: True
      OUT_OE[8]: False
      OUT_RDIV_FORCE2[8]: False
      OUT_FORMAT[8]: swing mode (normal swing) differential
      OUT_SYNC_EN[8]: True
      OUT_DIS_STATE[8]: Disable low
      OUT_CMOS_DRV[8]: CMOS1
      OUT_CM[8]: 0xb
      OUT_AMPL[8]: 0x3
      OUT_MUX_SEL[8]: N0
      OUT_VDD_SEL_EN[8]: True
      OUT_VDD_SEL[8]: 2.5 V
      OUT_INV[8]: CLK and CLK not inverted
      OUT_PDN[9]: False
      OUT_OE[9]: True
      OUT_RDIV_FORCE2[9]: False
      OUT_FORMAT[9]: swing mode (normal swing) differential
      OUT_SYNC_EN[9]: True
      OUT_DIS_STATE[9]: Disable low
      OUT_CMOS_DRV[9]: CMOS1
      OUT_CM[9]: 0xb
      OUT_AMPL[9]: 0x3
      OUT_MUX_SEL[9]: N0
      OUT_VDD_SEL_EN[9]: True
      OUT_VDD_SEL[9]: 2.5 V
      OUT_INV[9]: CLK and CLK not inverted
      OUTX_ALWAYS_ON[0]: 0x0
      OUTX_ALWAYS_ON[1]: 0x8
      OUT_DIS_MSK: False
      OUT_DIS_LOL_MSK: False
      OUT_DIS_LOSXAXB_MSK: True
      OUT_DIS_MSK_LOS_PFD: False
      OUT_DIS_MSK_LOL: True
      OUT_DIS_MSK_HOLD: True
      OUT_PDN_ALL: False
    Page2:
      enable: True
      P0_NUM[0]: 0x50
      P0_NUM[1]: 0x0
      P0_NUM[2]: 0x0
      P0_NUM[3]: 0x0
      P0_NUM[4]: 0x0
      P0_NUM[5]: 0x0
      P0_DEN[0]: 0x1
      P0_DEN[1]: 0x0
      P0_DEN[2]: 0x0
      P0_DEN[3]: 0x0
      P1_NUM[0]: 0x50
      P1_NUM[1]: 0x0
      P1_NUM[2]: 0x0
      P1_NUM[3]: 0x0
      P1_NUM[4]: 0x0
      P1_NUM[5]: 0x0
      P1_DEN[0]: 0x1
      P1_DEN[1]: 0x0
      P1_DEN[2]: 0x0
      P1_DEN[3]: 0x0
      P2_NUM[0]: 0x50
      P2_NUM[1]: 0x0
      P2_NUM[2]: 0x0
      P2_NUM[3]: 0x0
      P2_NUM[4]: 0x0
      P2_NUM[5]: 0x0
      P2_DEN[0]: 0x1
      P2_DEN[1]: 0x0
      P2_DEN[2]: 0x0
      P2_DEN[3]: 0x0
      P3_NUM[0]: 0x50
      P3_NUM[1]: 0x0
      P3_NUM[2]: 0x0
      P3_NUM[3]: 0x0
      P3_NUM[4]: 0x0
      P3_NUM[5]: 0x0
      P3_DEN[0]: 0x1
      P3_DEN[1]: 0x0
      P3_DEN[2]: 0x0
      P3_DEN[3]: 0x0
      Px_UPDATE: 0x0
      P_FRACN_MODE[0]: 0xb
      P_FRAC_EN[0]: False
      P_FRACN_MODE[1]: 0xb
      P_FRAC_EN[1]: False
      P_FRACN_MODE[2]: 0xb
      P_FRAC_EN[2]: False
      P_FRACN_MODE[3]: 0xb
      P_FRAC_EN[3]: False
      MXAXB_NUM[0]: 0x0
      MXAXB_NUM[1]: 0x0
      MXAXB_NUM[2]: 0x0
      MXAXB_NUM[3]: 0x0
      MXAXB_NUM[4]: 0xdc
      MXAXB_NUM[5]: 0x0
      MXAXB_DEN[0]: 0x0
      MXAXB_DEN[1]: 0x0
      MXAXB_DEN[2]: 0x0
      MXAXB_DEN[3]: 0xc0
      R0_REG[0]: 0xf
      R0_REG[1]: 0x0
      R0_REG[2]: 0x0
      R1_REG[0]: 0x7
      R1_REG[1]: 0x0
      R1_REG[2]: 0x0
      R2_REG[0]: 0x0
      R2_REG[1]: 0x0
      R2_REG[2]: 0x0
      R3_REG[0]: 0xf
      R3_REG[1]: 0x0
      R3_REG[2]: 0x0
      R4_REG[0]: 0xf
      R4_REG[1]: 0x0
      R4_REG[2]: 0x0
      R5_REG[0]: 0x7
      R5_REG[1]: 0x0
      R5_REG[2]: 0x0
      R6_REG[0]: 0x0
      R6_REG[1]: 0x0
      R6_REG[2]: 0x0
      R7_REG[0]: 0x3
      R7_REG[1]: 0x0
      R7_REG[2]: 0x0
      R8_REG[0]: 0x0
      R8_REG[1]: 0x0
      R8_REG[2]: 0x0
      R9_REG[0]: 0x3
      R9_REG[1]: 0x0
      R9_REG[2]: 0x0
      DESIGN_ID[0]: 0x0
      DESIGN_ID[1]: 0x0
      DESIGN_ID[2]: 0x0
      DESIGN_ID[3]: 0x0
      DESIGN_ID[4]: 0x0
      DESIGN_ID[5]: 0x0
      DESIGN_ID[6]: 0x0
      DESIGN_ID[7]: 0x0
      OPN_ID[0]: 0x0
      OPN_ID[1]: 0x0
      OPN_ID[2]: 0x0
      OPN_ID[3]: 0x0
      OPN_ID[4]: 0x0
      OPN_ID[5]: 0x0
      OPN_ID[6]: 0xc
      OPN_ID[7]: 0x0
      OPN_REVISION: 0x0
      BASELINE_ID: 0xc
      OOF_TRG_THR_EXT[0]: 0x0
      OOF_TRG_THR_EXT[1]: 0x0
      OOF_TRG_THR_EXT[2]: 0x0
      OOF_TRG_THR_EXT[3]: 0x0
      OOF_CLR_THR_EXT[0]: 0x0
      OOF_CLR_THR_EXT[1]: 0x0
      OOF_CLR_THR_EXT[2]: 0x0
      OOF_CLR_THR_EXT[3]: 0x0
      FASTLOCK_EXTEND_SCL: 0xb
      LOL_SLW_VALWIN_SELX: True
      FASTLOCK_DLY_ONSW_EN: True
      FASTLOCK_DLY_ONLOL_EN: True
      FASTLOCK_DLY_ONLOL[0]: 0xfa
      FASTLOCK_DLY_ONLOL[1]: 0x1
      FASTLOCK_DLY_ONLOL[2]: 0x0
      FASTLOCK_DLY_ONSW[0]: 0xcc
      FASTLOCK_DLY_ONSW[1]: 0x4
      FASTLOCK_DLY_ONSW[2]: 0x0
      LOL_NOSIG_TIME: 0x3
    Page3:
      enable: True
      N0_NUM[0]: 0x0
      N0_NUM[1]: 0x0
      N0_NUM[2]: 0x0
      N0_NUM[3]: 0x80
      N0_NUM[4]: 0x5
      N0_NUM[5]: 0x0
      N0_DEN[0]: 0x0
      N0_DEN[1]: 0x0
      N0_DEN[2]: 0x0
      N0_DEN[3]: 0x80
      N1_NUM[0]: 0x0
      N1_NUM[1]: 0x0
      N1_NUM[2]: 0x0
      N1_NUM[3]: 0x0
      N1_NUM[4]: 0x0
      N1_NUM[5]: 0x0
      N1_DEN[0]: 0x0
      N1_DEN[1]: 0x0
      N1_DEN[2]: 0x0
      N1_DEN[3]: 0x0
      N2_NUM[0]: 0x0
      N2_NUM[1]: 0x0
      N2_NUM[2]: 0x0
      N2_NUM[3]: 0x0
      N2_NUM[4]: 0x0
      N2_NUM[5]: 0x0
      N2_DEN[0]: 0x0
      N2_DEN[1]: 0x0
      N2_DEN[2]: 0x0
      N2_DEN[3]: 0x0
      N3_NUM[0]: 0x0
      N3_NUM[1]: 0x0
      N3_NUM[2]: 0x0
      N3_NUM[3]: 0x0
      N3_NUM[4]: 0x0
      N3_NUM[5]: 0x0
      N3_DEN[0]: 0x0
      N3_DEN[1]: 0x0
      N3_DEN[2]: 0x0
      N3_DEN[3]: 0x0
      N4_NUM[0]: 0x0
      N4_NUM[1]: 0x0
      N4_NUM[2]: 0x0
      N4_NUM[3]: 0x0
      N4_NUM[4]: 0x0
      N4_NUM[5]: 0x0
      N4_DEN[0]: 0x0
      N4_DEN[1]: 0x0
      N4_DEN[2]: 0x0
      N4_DEN[3]: 0x0
      N_FSTEP_MSK: 0x1f
      N0_FSTEPW[0]: 0x0
      N0_FSTEPW[1]: 0x0
      N0_FSTEPW[2]: 0x0
      N0_FSTEPW[3]: 0x0
      N0_FSTEPW[4]: 0x0
      N0_FSTEPW[5]: 0x0
      N1_FSTEPW[0]: 0x0
      N1_FSTEPW[1]: 0x0
      N1_FSTEPW[2]: 0x0
      N1_FSTEPW[3]: 0x0
      N1_FSTEPW[4]: 0x0
      N1_FSTEPW[5]: 0x0
      N2_FSTEPW[0]: 0x0
      N2_FSTEPW[1]: 0x0
      N2_FSTEPW[2]: 0x0
      N2_FSTEPW[3]: 0x0
      N2_FSTEPW[4]: 0x0
      N2_FSTEPW[5]: 0x0
      N3_FSTEPW[0]: 0x0
      N3_FSTEPW[1]: 0x0
      N3_FSTEPW[2]: 0x0
      N3_FSTEPW[3]: 0x0
      N3_FSTEPW[4]: 0x0
      N3_FSTEPW[5]: 0x0
      N4_FSTEPW[0]: 0x0
      N4_FSTEPW[1]: 0x0
      N4_FSTEPW[2]: 0x0
      N4_FSTEPW[3]: 0x0
      N4_FSTEPW[4]: 0x0
      N4_FSTEPW[5]: 0x0
    Page4:
      enable: True
      ZDM_EN: True
      ZDM_IN_SEL: IN0
      ZDM_AUTOSW_EN: False
    Page5:
      enable: True
      BW_PLL[0]: 0x10
      BW_PLL[1]: 0x1f
      BW_PLL[2]: 0xc
      BW_PLL[3]: 0xb
      BW_PLL[4]: 0x3f
      BW_PLL[5]: 0x3f
      FAST_LOCK_BW_PLL[0]: 0x13
      FAST_LOCK_BW_PLL[1]: 0x27
      FAST_LOCK_BW_PLL[2]: 0x9
      FAST_LOCK_BW_PLL[3]: 0x8
      FAST_LOCK_BW_PLL[4]: 0x3f
      FAST_LOCK_BW_PLL[5]: 0x3f
      M_NUM[0]: 0x0
      M_NUM[1]: 0x0
      M_NUM[2]: 0x0
      M_NUM[3]: 0x0
      M_NUM[4]: 0xc0
      M_NUM[5]: 0x2
      M_NUM[6]: 0x0
      M_DEN[0]: 0x0
      M_DEN[1]: 0x0
      M_DEN[2]: 0x0
      M_DEN[3]: 0x80
      M_FRAC_EN: False
      IN_SEL_REGCTRL: False
      IN_SEL: IN0
      FASTLOCK_AUTO_EN: True
      FASTLOCK_MAN: False
      HOLD_EN: True
      HOLD_RAMP_BYP: False
      HOLDEXIT_BW_SEL1: False
      RAMP_STEP_INTERVAL: 0x4
      HOLD_RAMPBYP_NOHIST: True
      HOLD_HIST_LEN: 0x19
      HOLD_HIST_DELAY: 0x19
      HOLD_REF_COUNT_FRC_PLLB: 0x0
      HOLD_15M_CYC_COUNT_PLLB[0]: 0x42
      HOLD_15M_CYC_COUNT_PLLB[1]: 0x3
      HOLD_15M_CYC_COUNT_PLLB[2]: 0x0
      FORCE_HOLD: False
      CLK_SWTCH_MODE: manual
      HSW_EN: False
      IN_LOS_MSK: 0x0
      IN_OOF_MSK: 0x0
      IN_PRIORITY[0]: no priority
      IN_PRIORITY[1]: no priority
      IN_PRIORITY[2]: no priority
      IN_PRIORITY[3]: no priority
      HSW_PHMEAS_THR[0]: 0x3
      HSW_PHMEAS_THR[1]: 0x0
      HSW_COARSE_PM_LEN: 0x11
      HSW_COARSE_PM_DLY: 0x6
      HSW_FINE_PM_LEN: 0x0
      PFD_EN_DELAY[0]: 0xd
      PFD_EN_DELAY[1]: 0x0
      INIT_LP_CLOSE_HO: True
      HOLD_PRESERVE_HIST: True
      HOLD_FRZ_WITH_INTONLY: True
      HOLD_EXIT_BW_SEL0: True
      HOLD_EXIT_STD_BO: True
      HOLDEXIT_BW[0]: 0x10
      HOLDEXIT_BW[1]: 0x21
      HOLDEXIT_BW[2]: 0xc
      HOLDEXIT_BW[3]: 0xb
      HOLDEXIT_BW[4]: 0x3f
      HOLDEXIT_BW[5]: 0x3f
      RAMP_STEP_SIZE: 0x3
      RAMP_SWITCH_EN: False
    Page9:
      enable: True
      XAXB_EXTCLK_EN: False
      IO_VDD_SEL: False
      IN_EN: 0xf
      IN_PULSED_CMOS_EN: 0x0
      INX_TO_PFD_EN: 0xf
      REFCLK_HYS_SEL[0]: 0x49
      REFCLK_HYS_SEL[1]: 0x2
      MXAXB_INTEGER: False
    PageA:
      enable: True
      N_ADD_0P5: 0x0
      N_CLK_TO_OUTX_EN: 0x1
      N_PIBYP: 0x1
      N_PDNB: 0x1
      N_HIGH_FREQ[0]: 0x0
      N_HIGH_FREQ[1]: 0x0
      N_HIGH_FREQ[2]: 0x0
      N_HIGH_FREQ[3]: 0x0
      N_HIGH_FREQ[4]: 0x0
    PageB:
      enable: True
      PDIV_FRACN_CLK_DIS_PLL: 0xf
      FRACN_CLK_DIS_PLL: True
      LOS_CLK_DIS: 0x0
      OOF_CLK_DIS: 0x0
      OOF_DIV_CLK_DIS: 0x0
      N_CLK_DIS: 0x1e
      VCO_RESET_CALCODE[0]: 0xe
      VCO_RESET_CALCODE[1]: 0x1
  Asic:
    enable: True
    CK_WRITE: Disabled
    EmuEnable: 0x0
    Gpio:
      enable: True
      RSTB_RAM: 0x1
      RSTB_READ: 0x1
      RSTB_TDC: 0x1
    PulseTrain:
      enable: True
      Continuous: 0x1
      PulseCount: 0x1
      PulseWidth: 0x8
      PulsePeriod: 0x4
      PulseDelay: 0x4
      ReadDelay: 0x8
      ReadDuration: 0x10a0
      ResetCounterMask: 0x3
      ResetCounterPolarity: NonInverted
      ResetTdcMask: 0x2
    DoutDebug:
      enable: True
      DeserSampleEdge: RisingEdge
      DeserInvertDout: Inverted
      ForwardData: 0x1
    SlowControl:
      enable: True
      dac: 0x0
      ON_dac_LR: 0x0
      Write_opt: 0x0
      Precharge_opt: 0x0
      ref_bg: 0x1
      dac_pulser: 10
      Ccomp_TZ: 0x0
      Rin_Vpa: 0x0
      Cp_Vpa: 0x0
      dac_biaspa: 0x1e
      ON_dac_biaspa: 0x1
      ON_ota_dac: 0x1
      DAC10bit: 335 
      SatFVa: 0x3
      IntFVa: 0x1
      SatFTz: 0x4
      IntFTz: 0x1
      totf_satovfw: 0x1
      totc_satovfw: 0x1
      toa_satovfw: 0x1
      ckw_choice: 0x0
      cBitf: 0x0
      DLL_ALockR_en: 0x1
      CP_b: 0x5
      ext_Vcrtlf_en: 0x0
      cBits: 0xf
      ext_Vcrtls_en: 0x1
      cBitc: 0xf
      ext_Vcrtlc_en: 0x0
      en_8drivers: 0x0
      ##
      EN_ck_SRAM[0]: 0x1
      ON_Ctest[0]: 0x1
      disable_pa[0]: 0x1
      bit_vth_cor[0]: 64
      ON_discri[0]: 0x0
      EN_hyst[0]: 0x1
      EN_trig_ext[0]: 0x0
      cBit_f_TOT[0]: 0x0
      cBit_c_TOT[0]: 0x0
      cBit_s_TOT[0]: 0x0
      cBit_s_TOA[0]: 0x0
      cBit_f_TOA[0]: 0x0
      
      EN_ck_SRAM[1]: 0x1
      ON_Ctest[1]: 0x1
      disable_pa[1]: 0x1
      bit_vth_cor[1]: 64
      ON_discri[1]: 0x0
      EN_hyst[1]: 0x1
      EN_trig_ext[1]: 0x0
      cBit_f_TOT[1]: 0x0
      cBit_c_TOT[1]: 0x0
      cBit_s_TOT[1]: 0x0
      cBit_s_TOA[1]: 0x0
      cBit_f_TOA[1]: 0x0

      EN_ck_SRAM[2]: 0x1
      ON_Ctest[2]: 0x1
      disable_pa[2]: 0x1
      bit_vth_cor[2]: 64
      ON_discri[2]: 0x0
      EN_hyst[2]: 0x1
      EN_trig_ext[2]: 0x0
      cBit_f_TOT[2]: 0x0
      cBit_c_TOT[2]: 0x0
      cBit_s_TOT[2]: 0x0
      cBit_s_TOA[2]: 0x0
      cBit_f_TOA[2]: 0x0

      EN_ck_SRAM[3]: 0x1
      ON_Ctest[3]: 0x1
      disable_pa[3]: 0x1
      bit_vth_cor[3]: 64
      ON_discri[3]: 0x0
      EN_hyst[3]: 0x1
      EN_trig_ext[3]: 0x0
      cBit_f_TOT[3]: 0x0
      cBit_c_TOT[3]: 0x0
      cBit_s_TOT[3]: 0x0
      cBit_s_TOA[3]: 0x0
      cBit_f_TOA[3]: 0x0

      EN_ck_SRAM[4]: 0x1
      ON_Ctest[4]: 0x1
      disable_pa[4]: 0x0
      bit_vth_cor[4]: 64
      ON_discri[4]: 0x1
      EN_hyst[4]: 0x1
      EN_trig_ext[4]: 0x0
      cBit_f_TOT[4]: 0xf
      cBit_c_TOT[4]: 0xf
      cBit_s_TOT[4]: 0x0
      cBit_s_TOA[4]: 0x0
      cBit_f_TOA[4]: 0x0

      EN_ck_SRAM[5]: 0x1
      ON_Ctest[5]: 0x1
      disable_pa[5]: 0x1
      bit_vth_cor[5]: 64
      ON_discri[5]: 0x0
      EN_hyst[5]: 0x1
      EN_trig_ext[5]: 0x0
      cBit_f_TOT[5]: 0x0
      cBit_c_TOT[5]: 0x0
      cBit_s_TOT[5]: 0x0
      cBit_s_TOA[5]: 0x0
      cBit_f_TOA[5]: 0x0

      EN_ck_SRAM[6]: 0x1
      ON_Ctest[6]: 0x1
      disable_pa[6]: 0x1
      bit_vth_cor[6]: 64
      ON_discri[6]: 0x0
      EN_hyst[6]: 0x1
      EN_trig_ext[6]: 0x0
      cBit_f_TOT[6]: 0x0
      cBit_c_TOT[6]: 0x0
      cBit_s_TOT[6]: 0x0
      cBit_s_TOA[6]: 0x0
      cBit_f_TOA[6]: 0x0

      EN_ck_SRAM[7]: 0x1
      ON_Ctest[7]: 0x1
      disable_pa[7]: 0x1
      bit_vth_cor[7]: 64
      ON_discri[7]: 0x0
      EN_hyst[7]: 0x1
      EN_trig_ext[7]: 0x0
      cBit_f_TOT[7]: 0x0
      cBit_c_TOT[7]: 0x0
      cBit_s_TOT[7]: 0x0
      cBit_s_TOA[7]: 0x0
      cBit_f_TOA[7]: 0x0

      EN_ck_SRAM[8]: 0x1
      ON_Ctest[8]: 0x1
      disable_pa[8]: 0x1
      bit_vth_cor[8]: 64
      ON_discri[8]: 0x0
      EN_hyst[8]: 0x1
      EN_trig_ext[8]: 0x0
      cBit_f_TOT[8]: 0x0
      cBit_c_TOT[8]: 0x0
      cBit_s_TOT[8]: 0x0
      cBit_s_TOA[8]: 0x0
      cBit_f_TOA[8]: 0x0

      EN_ck_SRAM[9]: 0x1
      ON_Ctest[9]: 0x1
      disable_pa[9]: 0x1
      bit_vth_cor[9]: 64
      ON_discri[9]: 0x0
      EN_hyst[9]: 0x1
      EN_trig_ext[9]: 0x0
      cBit_f_TOT[9]: 0x0
      cBit_c_TOT[9]: 0x0
      cBit_s_TOT[9]: 0x0
      cBit_s_TOA[9]: 0x0
      cBit_f_TOA[9]: 0x0

      EN_ck_SRAM[10]: 0x1
      ON_Ctest[10]: 0x1
      disable_pa[10]: 0x1
      bit_vth_cor[10]: 64
      ON_discri[10]: 0x0
      EN_hyst[10]: 0x1
      EN_trig_ext[10]: 0x0
      cBit_f_TOT[10]: 0x0
      cBit_c_TOT[10]: 0x0
      cBit_s_TOT[10]: 0x0
      cBit_s_TOA[10]: 0x0
      cBit_f_TOA[10]: 0x0

      EN_ck_SRAM[11]: 0x1
      ON_Ctest[11]: 0x1
      disable_pa[11]: 0x1
      bit_vth_cor[11]: 64
      ON_discri[11]: 0x0
      EN_hyst[11]: 0x1
      EN_trig_ext[11]: 0x0
      cBit_f_TOT[11]: 0x0
      cBit_c_TOT[11]: 0x0
      cBit_s_TOT[11]: 0x0
      cBit_s_TOA[11]: 0x0
      cBit_f_TOA[11]: 0x0

      EN_ck_SRAM[12]: 0x1
      ON_Ctest[12]: 0x1
      disable_pa[12]: 0x1
      bit_vth_cor[12]: 64
      ON_discri[12]: 0x0
      EN_hyst[12]: 0x1
      EN_trig_ext[12]: 0x0
      cBit_f_TOT[12]: 0x0
      cBit_c_TOT[12]: 0x0
      cBit_s_TOT[12]: 0x0
      cBit_s_TOA[12]: 0x0
      cBit_f_TOA[12]: 0x0

      EN_ck_SRAM[13]: 0x1
      ON_Ctest[13]: 0x1
      disable_pa[13]: 0x1
      bit_vth_cor[13]: 64
      ON_discri[13]: 0x0
      EN_hyst[13]: 0x1
      EN_trig_ext[13]: 0x0
      cBit_f_TOT[13]: 0x0
      cBit_c_TOT[13]: 0x0
      cBit_s_TOT[13]: 0x0
      cBit_s_TOA[13]: 0x0
      cBit_f_TOA[13]: 0x0

      EN_ck_SRAM[14]: 0x1
      ON_Ctest[14]: 0x1
      disable_pa[14]: 0x1
      bit_vth_cor[14]: 64
      ON_discri[14]: 0x0
      EN_hyst[14]: 0x1
      EN_trig_ext[14]: 0x0
      cBit_f_TOT[14]: 0x0
      cBit_c_TOT[14]: 0x0
      cBit_s_TOT[14]: 0x0
      cBit_s_TOA[14]: 0x0
      cBit_f_TOA[14]: 0x0
#######################################
      EN_ck_SRAM[15]: 0x1
      ON_Ctest[15]: 0x0
      disable_pa[15]: 0x1
      bit_vth_cor[15]: 0x40
      ON_discri[15]: 0x0
      EN_hyst[15]: 0x1
      EN_trig_ext[15]: 0x0
      cBit_f_TOT[15]: 0x0
      cBit_c_TOT[15]: 0x0
      cBit_s_TOT[15]: 0x0
      cBit_s_TOA[15]: 0x0
      cBit_f_TOA[15]: 0x0
      EN_ck_SRAM[16]: 0x1
      ON_Ctest[16]: 0x0
      disable_pa[16]: 0x1
      bit_vth_cor[16]: 0x40
      ON_discri[16]: 0x0
      EN_hyst[16]: 0x1
      EN_trig_ext[16]: 0x0
      cBit_f_TOT[16]: 0x0
      cBit_c_TOT[16]: 0x0
      cBit_s_TOT[16]: 0x0
      cBit_s_TOA[16]: 0x0
      cBit_f_TOA[16]: 0x0
      EN_ck_SRAM[17]: 0x1
      ON_Ctest[17]: 0x0
      disable_pa[17]: 0x1
      bit_vth_cor[17]: 0x40
      ON_discri[17]: 0x0
      EN_hyst[17]: 0x1
      EN_trig_ext[17]: 0x0
      cBit_f_TOT[17]: 0x0
      cBit_c_TOT[17]: 0x0
      cBit_s_TOT[17]: 0x0
      cBit_s_TOA[17]: 0x0
      cBit_f_TOA[17]: 0x0
      EN_ck_SRAM[18]: 0x1
      ON_Ctest[18]: 0x0
      disable_pa[18]: 0x1
      bit_vth_cor[18]: 0x40
      ON_discri[18]: 0x0
      EN_hyst[18]: 0x1
      EN_trig_ext[18]: 0x0
      cBit_f_TOT[18]: 0x0
      cBit_c_TOT[18]: 0x0
      cBit_s_TOT[18]: 0x0
      cBit_s_TOA[18]: 0x0
      cBit_f_TOA[18]: 0x0
      EN_ck_SRAM[19]: 0x1
      ON_Ctest[19]: 0x0
      disable_pa[19]: 0x1
      bit_vth_cor[19]: 0x40
      ON_discri[19]: 0x0
      EN_hyst[19]: 0x1
      EN_trig_ext[19]: 0x0
      cBit_f_TOT[19]: 0x0
      cBit_c_TOT[19]: 0x0
      cBit_s_TOT[19]: 0x0
      cBit_s_TOA[19]: 0x0
      cBit_f_TOA[19]: 0x0
      EN_ck_SRAM[20]: 0x1
      ON_Ctest[20]: 0x0
      disable_pa[20]: 0x1
      bit_vth_cor[20]: 0x40
      ON_discri[20]: 0x0
      EN_hyst[20]: 0x1
      EN_trig_ext[20]: 0x0
      cBit_f_TOT[20]: 0x0
      cBit_c_TOT[20]: 0x0
      cBit_s_TOT[20]: 0x0
      cBit_s_TOA[20]: 0x0
      cBit_f_TOA[20]: 0x0
      EN_ck_SRAM[21]: 0x1
      ON_Ctest[21]: 0x0
      disable_pa[21]: 0x1
      bit_vth_cor[21]: 0x40
      ON_discri[21]: 0x0
      EN_hyst[21]: 0x1
      EN_trig_ext[21]: 0x0
      cBit_f_TOT[21]: 0x0
      cBit_c_TOT[21]: 0x0
      cBit_s_TOT[21]: 0x0
      cBit_s_TOA[21]: 0x0
      cBit_f_TOA[21]: 0x0
      EN_ck_SRAM[22]: 0x1
      ON_Ctest[22]: 0x0
      disable_pa[22]: 0x1
      bit_vth_cor[22]: 0x40
      ON_discri[22]: 0x0
      EN_hyst[22]: 0x1
      EN_trig_ext[22]: 0x0
      cBit_f_TOT[22]: 0x0
      cBit_c_TOT[22]: 0x0
      cBit_s_TOT[22]: 0x0
      cBit_s_TOA[22]: 0x0
      cBit_f_TOA[22]: 0x0
      EN_ck_SRAM[23]: 0x1
      ON_Ctest[23]: 0x0
      disable_pa[23]: 0x1
      bit_vth_cor[23]: 0x40
      ON_discri[23]: 0x0
      EN_hyst[23]: 0x1
      EN_trig_ext[23]: 0x0
      cBit_f_TOT[23]: 0x0
      cBit_c_TOT[23]: 0x0
      cBit_s_TOT[23]: 0x0
      cBit_s_TOA[23]: 0x0
      cBit_f_TOA[23]: 0x0
      EN_ck_SRAM[24]: 0x0
      ON_Ctest[24]: 0x0
      disable_pa[24]: 0x1
      bit_vth_cor[24]: 0x40
      ON_discri[24]: 0x0
      EN_hyst[24]: 0x1
      EN_trig_ext[24]: 0x0
      cBit_f_TOT[24]: 0x0
      cBit_c_TOT[24]: 0x0
      cBit_s_TOT[24]: 0x0
      cBit_s_TOA[24]: 0x0
      cBit_f_TOA[24]: 0x0
      cd[0]: 0x7
      cd[1]: 0x7
      cd[2]: 0x7
      cd[3]: 0x7
      cd[4]: 0x7
      PLL: 0x0
      dac_icpb: 0xa
      dac_CP_BWb: 0x20
      EN_Ext_Vin_VCO: 0x0
      setN: 0x0
      setProbe: 0x0
      EN_500: 0x0
      EN_1000: 0x0
      EN_2000: 0x1
      EN_4000: 0x0
      EN_200p: 0x0
      EN_LowKvco: 0x0
      delay: 0x0
      Ph: 0x0
      forcedown: 0x0
      inita: 0x1
      initb: 0x1
      initc: 0x1
      cpen: 0x1
      cp: 0x8
      En_40M: 0x0
      En_640M: 0x0
      rstL: 0x1
    Probe:
      enable: True
      en_probe_pa: 0x0
      en_probe_dig: 0x1
      EN_dout: 0x1
      rstL: 0x1
      pix[0]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix0_probe_pa: 0x0
      pix0_probe_vthc: 0x0
      pix0_probe_dig_out_disc: 0x0
      pix0_probe_toa: 0x0
      pix0_probe_tot: 0x0
      pix0_totf: 0x0
      pix0_tot_overflow: 0x0
      pix0_toa_busy: 0x0
      pix0_toa_ready: 0x0
      pix0_tot_busy: 0x0
      pix0_tot_ready: 0x0
      pix0_en_read: 0x0
      pix[1]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix1_probe_pa: 0x0
      pix1_probe_vthc: 0x0
      pix1_probe_dig_out_disc: 0x0
      pix1_probe_toa: 0x0
      pix1_probe_tot: 0x0
      pix1_totf: 0x0
      pix1_tot_overflow: 0x0
      pix1_toa_busy: 0x0
      pix1_toa_ready: 0x0
      pix1_tot_busy: 0x0
      pix1_tot_ready: 0x0
      pix1_en_read: 0x0
      pix[2]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix2_probe_pa: 0x0
      pix2_probe_vthc: 0x0
      pix2_probe_dig_out_disc: 0x0
      pix2_probe_toa: 0x0
      pix2_probe_tot: 0x0
      pix2_totf: 0x0
      pix2_tot_overflow: 0x0
      pix2_toa_busy: 0x0
      pix2_toa_ready: 0x0
      pix2_tot_busy: 0x0
      pix2_tot_ready: 0x0
      pix2_en_read: 0x0
      pix[3]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix3_probe_pa: 0x0
      pix3_probe_vthc: 0x0
      pix3_probe_dig_out_disc: 0x0
      pix3_probe_toa: 0x0
      pix3_probe_tot: 0x0
      pix3_totf: 0x0
      pix3_tot_overflow: 0x0
      pix3_toa_busy: 0x0
      pix3_toa_ready: 0x0
      pix3_tot_busy: 0x0
      pix3_tot_ready: 0x0
      pix3_en_read: 0x0
      pix[4]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x1
      pix4_probe_pa: 0x0
      pix4_probe_vthc: 0x0
      pix4_probe_dig_out_disc: 0x0
      pix4_probe_toa: 0x0
      pix4_probe_tot: 0x0
      pix4_totf: 0x0
      pix4_tot_overflow: 0x0
      pix4_toa_busy: 0x0
      pix4_toa_ready: 0x0
      pix4_tot_busy: 0x0
      pix4_tot_ready: 0x0
      pix4_en_read: 0x1
      pix[5]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix5_probe_pa: 0x0
      pix5_probe_vthc: 0x0
      pix5_probe_dig_out_disc: 0x0
      pix5_probe_toa: 0x0
      pix5_probe_tot: 0x0
      pix5_totf: 0x0
      pix5_tot_overflow: 0x0
      pix5_toa_busy: 0x0
      pix5_toa_ready: 0x0
      pix5_tot_busy: 0x0
      pix5_tot_ready: 0x0
      pix5_en_read: 0x0
      pix[6]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix6_probe_pa: 0x0
      pix6_probe_vthc: 0x0
      pix6_probe_dig_out_disc: 0x0
      pix6_probe_toa: 0x0
      pix6_probe_tot: 0x0
      pix6_totf: 0x0
      pix6_tot_overflow: 0x0
      pix6_toa_busy: 0x0
      pix6_toa_ready: 0x0
      pix6_tot_busy: 0x0
      pix6_tot_ready: 0x0
      pix6_en_read: 0x0
      pix[7]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix7_probe_pa: 0x0
      pix7_probe_vthc: 0x0
      pix7_probe_dig_out_disc: 0x0
      pix7_probe_toa: 0x0
      pix7_probe_tot: 0x0
      pix7_totf: 0x0
      pix7_tot_overflow: 0x0
      pix7_toa_busy: 0x0
      pix7_toa_ready: 0x0
      pix7_tot_busy: 0x0
      pix7_tot_ready: 0x0
      pix7_en_read: 0x0
      pix[8]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix8_probe_pa: 0x0
      pix8_probe_vthc: 0x0
      pix8_probe_dig_out_disc: 0x0
      pix8_probe_toa: 0x0
      pix8_probe_tot: 0x0
      pix8_totf: 0x0
      pix8_tot_overflow: 0x0
      pix8_toa_busy: 0x0
      pix8_toa_ready: 0x0
      pix8_tot_busy: 0x0
      pix8_tot_ready: 0x0
      pix8_en_read: 0x0
      pix[9]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix9_probe_pa: 0x0
      pix9_probe_vthc: 0x0
      pix9_probe_dig_out_disc: 0x0
      pix9_probe_toa: 0x0
      pix9_probe_tot: 0x0
      pix9_totf: 0x0
      pix9_tot_overflow: 0x0
      pix9_toa_busy: 0x0
      pix9_toa_ready: 0x0
      pix9_tot_busy: 0x0
      pix9_tot_ready: 0x0
      pix9_en_read: 0x0
      pix[10]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix10_probe_pa: 0x0
      pix10_probe_vthc: 0x0
      pix10_probe_dig_out_disc: 0x0
      pix10_probe_toa: 0x0
      pix10_probe_tot: 0x0
      pix10_totf: 0x0
      pix10_tot_overflow: 0x0
      pix10_toa_busy: 0x0
      pix10_toa_ready: 0x0
      pix10_tot_busy: 0x0
      pix10_tot_ready: 0x0
      pix10_en_read: 0x0
      pix[11]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix11_probe_pa: 0x0
      pix11_probe_vthc: 0x0
      pix11_probe_dig_out_disc: 0x0
      pix11_probe_toa: 0x0
      pix11_probe_tot: 0x0
      pix11_totf: 0x0
      pix11_tot_overflow: 0x0
      pix11_toa_busy: 0x0
      pix11_toa_ready: 0x0
      pix11_tot_busy: 0x0
      pix11_tot_ready: 0x0
      pix11_en_read: 0x0
      pix[12]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix12_probe_pa: 0x0
      pix12_probe_vthc: 0x0
      pix12_probe_dig_out_disc: 0x0
      pix12_probe_toa: 0x0
      pix12_probe_tot: 0x0
      pix12_totf: 0x0
      pix12_tot_overflow: 0x0
      pix12_toa_busy: 0x0
      pix12_toa_ready: 0x0
      pix12_tot_busy: 0x0
      pix12_tot_ready: 0x0
      pix12_en_read: 0x0
      pix[13]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix13_probe_pa: 0x0
      pix13_probe_vthc: 0x0
      pix13_probe_dig_out_disc: 0x0
      pix13_probe_toa: 0x0
      pix13_probe_tot: 0x0
      pix13_totf: 0x0
      pix13_tot_overflow: 0x0
      pix13_toa_busy: 0x0
      pix13_toa_ready: 0x0
      pix13_tot_busy: 0x0
      pix13_tot_ready: 0x0
      pix13_en_read: 0x0
      pix[14]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix14_probe_pa: 0x0
      pix14_probe_vthc: 0x0
      pix14_probe_dig_out_disc: 0x0
      pix14_probe_toa: 0x0
      pix14_probe_tot: 0x0
      pix14_totf: 0x0
      pix14_tot_overflow: 0x0
      pix14_toa_busy: 0x0
      pix14_toa_ready: 0x0
      pix14_tot_busy: 0x0
      pix14_tot_ready: 0x0
      pix14_en_read: 0x0
      pix[15]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix15_probe_pa: 0x0
      pix15_probe_vthc: 0x0
      pix15_probe_dig_out_disc: 0x0
      pix15_probe_toa: 0x0
      pix15_probe_tot: 0x0
      pix15_totf: 0x0
      pix15_tot_overflow: 0x0
      pix15_toa_busy: 0x0
      pix15_toa_ready: 0x0
      pix15_tot_busy: 0x0
      pix15_tot_ready: 0x0
      pix15_en_read: 0x0
      pix[16]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix16_probe_pa: 0x0
      pix16_probe_vthc: 0x0
      pix16_probe_dig_out_disc: 0x0
      pix16_probe_toa: 0x0
      pix16_probe_tot: 0x0
      pix16_totf: 0x0
      pix16_tot_overflow: 0x0
      pix16_toa_busy: 0x0
      pix16_toa_ready: 0x0
      pix16_tot_busy: 0x0
      pix16_tot_ready: 0x0
      pix16_en_read: 0x0
      pix[17]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix17_probe_pa: 0x0
      pix17_probe_vthc: 0x0
      pix17_probe_dig_out_disc: 0x0
      pix17_probe_toa: 0x0
      pix17_probe_tot: 0x0
      pix17_totf: 0x0
      pix17_tot_overflow: 0x0
      pix17_toa_busy: 0x0
      pix17_toa_ready: 0x0
      pix17_tot_busy: 0x0
      pix17_tot_ready: 0x0
      pix17_en_read: 0x0
      pix[18]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix18_probe_pa: 0x0
      pix18_probe_vthc: 0x0
      pix18_probe_dig_out_disc: 0x0
      pix18_probe_toa: 0x0
      pix18_probe_tot: 0x0
      pix18_totf: 0x0
      pix18_tot_overflow: 0x0
      pix18_toa_busy: 0x0
      pix18_toa_ready: 0x0
      pix18_tot_busy: 0x0
      pix18_tot_ready: 0x0
      pix18_en_read: 0x0
      pix[19]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix19_probe_pa: 0x0
      pix19_probe_vthc: 0x0
      pix19_probe_dig_out_disc: 0x0
      pix19_probe_toa: 0x0
      pix19_probe_tot: 0x0
      pix19_totf: 0x0
      pix19_tot_overflow: 0x0
      pix19_toa_busy: 0x0
      pix19_toa_ready: 0x0
      pix19_tot_busy: 0x0
      pix19_tot_ready: 0x0
      pix19_en_read: 0x0
      pix[20]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix20_probe_pa: 0x0
      pix20_probe_vthc: 0x0
      pix20_probe_dig_out_disc: 0x0
      pix20_probe_toa: 0x0
      pix20_probe_tot: 0x0
      pix20_totf: 0x0
      pix20_tot_overflow: 0x0
      pix20_toa_busy: 0x0
      pix20_toa_ready: 0x0
      pix20_tot_busy: 0x0
      pix20_tot_ready: 0x0
      pix20_en_read: 0x0
      pix[21]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix21_probe_pa: 0x0
      pix21_probe_vthc: 0x0
      pix21_probe_dig_out_disc: 0x0
      pix21_probe_toa: 0x0
      pix21_probe_tot: 0x0
      pix21_totf: 0x0
      pix21_tot_overflow: 0x0
      pix21_toa_busy: 0x0
      pix21_toa_ready: 0x0
      pix21_tot_busy: 0x0
      pix21_tot_ready: 0x0
      pix21_en_read: 0x0
      pix[22]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix22_probe_pa: 0x0
      pix22_probe_vthc: 0x0
      pix22_probe_dig_out_disc: 0x0
      pix22_probe_toa: 0x0
      pix22_probe_tot: 0x0
      pix22_totf: 0x0
      pix22_tot_overflow: 0x0
      pix22_toa_busy: 0x0
      pix22_toa_ready: 0x0
      pix22_tot_busy: 0x0
      pix22_tot_ready: 0x0
      pix22_en_read: 0x0
      pix[23]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix23_probe_pa: 0x0
      pix23_probe_vthc: 0x0
      pix23_probe_dig_out_disc: 0x0
      pix23_probe_toa: 0x0
      pix23_probe_tot: 0x0
      pix23_totf: 0x0
      pix23_tot_overflow: 0x0
      pix23_toa_busy: 0x0
      pix23_toa_ready: 0x0
      pix23_tot_busy: 0x0
      pix23_tot_ready: 0x0
      pix23_en_read: 0x0
      pix[24]:
        enable: True
        probe_pa: 0x0
        probe_vthc: 0x0
        probe_dig_out_disc: 0x0
        probe_toa: 0x0
        probe_tot: 0x0
        totf: 0x0
        tot_overflow: 0x0
        toa_busy: 0x0
        toa_ready: 0x0
        tot_busy: 0x0
        tot_ready: 0x0
        en_read: 0x0
      pix24_probe_pa: 0x0
      pix24_probe_vthc: 0x0
      pix24_probe_dig_out_disc: 0x0
      pix24_probe_toa: 0x0
      pix24_probe_tot: 0x0
      pix24_totf: 0x0
      pix24_tot_overflow: 0x0
      pix24_toa_busy: 0x0
      pix24_toa_ready: 0x0
      pix24_tot_busy: 0x0
      pix24_tot_ready: 0x0
      pix24_en_read: 0x0
