{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679631465039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679631465043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 17:17:44 2023 " "Processing started: Fri Mar 24 17:17:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679631465043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631465043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task_2 -c Nios_Sys_2A " "Command: quartus_map --read_settings_files=on --write_settings_files=off task_2 -c Nios_Sys_2A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631465043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679631465495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679631465495 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Nios_System_A1.qsys " "Elaborating Platform Designer system entity \"Nios_System_A1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679631470984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Loading Part_2/Nios_System_A1.qsys " "2023.03.24.17:17:53 Progress: Loading Part_2/Nios_System_A1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Reading input file " "2023.03.24.17:17:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding BUTTON_pio \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding BUTTON_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module BUTTON_pio " "2023.03.24.17:17:53 Progress: Parameterizing module BUTTON_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding LED_pio \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding LED_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module LED_pio " "2023.03.24.17:17:53 Progress: Parameterizing module LED_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding Segment_1 \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding Segment_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module Segment_1 " "2023.03.24.17:17:53 Progress: Parameterizing module Segment_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding Segment_2 \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding Segment_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module Segment_2 " "2023.03.24.17:17:53 Progress: Parameterizing module Segment_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding Segment_3 \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding Segment_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module Segment_3 " "2023.03.24.17:17:53 Progress: Parameterizing module Segment_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding Segment_4 \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding Segment_4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module Segment_4 " "2023.03.24.17:17:53 Progress: Parameterizing module Segment_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding Switches_0_7 \[altera_avalon_pio 18.1\] " "2023.03.24.17:17:53 Progress: Adding Switches_0_7 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Parameterizing module Switches_0_7 " "2023.03.24.17:17:53 Progress: Parameterizing module Switches_0_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:53 Progress: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\] " "2023.03.24.17:17:53 Progress: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631473961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing module clocks " "2023.03.24.17:17:54 Progress: Parameterizing module clocks" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2023.03.24.17:17:54 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing module cpu " "2023.03.24.17:17:54 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Adding high_res_timer \[altera_avalon_timer 18.1\] " "2023.03.24.17:17:54 Progress: Adding high_res_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing module high_res_timer " "2023.03.24.17:17:54 Progress: Parameterizing module high_res_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2023.03.24.17:17:54 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing module jtag_uart " "2023.03.24.17:17:54 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2023.03.24.17:17:54 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing module onchip_memory " "2023.03.24.17:17:54 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2023.03.24.17:17:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing module sdram " "2023.03.24.17:17:54 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Building connections " "2023.03.24.17:17:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Parameterizing connections " "2023.03.24.17:17:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:54 Progress: Validating " "2023.03.24.17:17:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631474626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.24.17:17:56 Progress: Done reading input file " "2023.03.24.17:17:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631476770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_System_A1.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631477698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1.Switches_0_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_System_A1.Switches_0_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631477698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1.clocks: Refclk Freq: 50.0 " "Nios_System_A1.clocks: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631477698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_System_A1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631477698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios_System_A1.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631477699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1: Generating Nios_System_A1 \"Nios_System_A1\" for QUARTUS_SYNTH " "Nios_System_A1: Generating Nios_System_A1 \"Nios_System_A1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631478112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUTTON_pio: Starting RTL generation for module 'Nios_System_A1_BUTTON_pio' " "BUTTON_pio: Starting RTL generation for module 'Nios_System_A1_BUTTON_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUTTON_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_BUTTON_pio --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0002_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0002_BUTTON_pio_gen//Nios_System_A1_BUTTON_pio_component_configuration.pl  --do_build_sim=0  \] " "BUTTON_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_BUTTON_pio --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0002_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0002_BUTTON_pio_gen//Nios_System_A1_BUTTON_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUTTON_pio: Done RTL generation for module 'Nios_System_A1_BUTTON_pio' " "BUTTON_pio: Done RTL generation for module 'Nios_System_A1_BUTTON_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "BUTTON_pio: \"Nios_System_A1\" instantiated altera_avalon_pio \"BUTTON_pio\" " "BUTTON_pio: \"Nios_System_A1\" instantiated altera_avalon_pio \"BUTTON_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_pio: Starting RTL generation for module 'Nios_System_A1_LED_pio' " "LED_pio: Starting RTL generation for module 'Nios_System_A1_LED_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_LED_pio --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0003_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0003_LED_pio_gen//Nios_System_A1_LED_pio_component_configuration.pl  --do_build_sim=0  \] " "LED_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_LED_pio --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0003_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0003_LED_pio_gen//Nios_System_A1_LED_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_pio: Done RTL generation for module 'Nios_System_A1_LED_pio' " "LED_pio: Done RTL generation for module 'Nios_System_A1_LED_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_pio: \"Nios_System_A1\" instantiated altera_avalon_pio \"LED_pio\" " "LED_pio: \"Nios_System_A1\" instantiated altera_avalon_pio \"LED_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segment_1: Starting RTL generation for module 'Nios_System_A1_Segment_1' " "Segment_1: Starting RTL generation for module 'Nios_System_A1_Segment_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segment_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_Segment_1 --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0004_Segment_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0004_Segment_1_gen//Nios_System_A1_Segment_1_component_configuration.pl  --do_build_sim=0  \] " "Segment_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_Segment_1 --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0004_Segment_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0004_Segment_1_gen//Nios_System_A1_Segment_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segment_1: Done RTL generation for module 'Nios_System_A1_Segment_1' " "Segment_1: Done RTL generation for module 'Nios_System_A1_Segment_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segment_1: \"Nios_System_A1\" instantiated altera_avalon_pio \"Segment_1\" " "Segment_1: \"Nios_System_A1\" instantiated altera_avalon_pio \"Segment_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0_7: Starting RTL generation for module 'Nios_System_A1_Switches_0_7' " "Switches_0_7: Starting RTL generation for module 'Nios_System_A1_Switches_0_7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0_7:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_Switches_0_7 --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0005_Switches_0_7_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0005_Switches_0_7_gen//Nios_System_A1_Switches_0_7_component_configuration.pl  --do_build_sim=0  \] " "Switches_0_7:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_A1_Switches_0_7 --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0005_Switches_0_7_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0005_Switches_0_7_gen//Nios_System_A1_Switches_0_7_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0_7: Done RTL generation for module 'Nios_System_A1_Switches_0_7' " "Switches_0_7: Done RTL generation for module 'Nios_System_A1_Switches_0_7'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches_0_7: \"Nios_System_A1\" instantiated altera_avalon_pio \"Switches_0_7\" " "Switches_0_7: \"Nios_System_A1\" instantiated altera_avalon_pio \"Switches_0_7\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631482953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocks: \"Nios_System_A1\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\" " "Clocks: \"Nios_System_A1\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631483627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios_System_A1\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"Nios_System_A1\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer: Starting RTL generation for module 'Nios_System_A1_high_res_timer' " "High_res_timer: Starting RTL generation for module 'Nios_System_A1_high_res_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_A1_high_res_timer --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0006_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0006_high_res_timer_gen//Nios_System_A1_high_res_timer_component_configuration.pl  --do_build_sim=0  \] " "High_res_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_A1_high_res_timer --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0006_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0006_high_res_timer_gen//Nios_System_A1_high_res_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer: Done RTL generation for module 'Nios_System_A1_high_res_timer' " "High_res_timer: Done RTL generation for module 'Nios_System_A1_high_res_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer: \"Nios_System_A1\" instantiated altera_avalon_timer \"high_res_timer\" " "High_res_timer: \"Nios_System_A1\" instantiated altera_avalon_timer \"high_res_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Nios_System_A1_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Nios_System_A1_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_A1_jtag_uart --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0007_jtag_uart_gen//Nios_System_A1_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_A1_jtag_uart --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0007_jtag_uart_gen//Nios_System_A1_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Nios_System_A1_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Nios_System_A1_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Nios_System_A1\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Nios_System_A1\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'Nios_System_A1_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'Nios_System_A1_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_A1_onchip_memory --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0008_onchip_memory_gen//Nios_System_A1_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_A1_onchip_memory --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0008_onchip_memory_gen//Nios_System_A1_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'Nios_System_A1_onchip_memory' " "Onchip_memory: Done RTL generation for module 'Nios_System_A1_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"Nios_System_A1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"Nios_System_A1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Nios_System_A1_sdram' " "Sdram: Starting RTL generation for module 'Nios_System_A1_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_System_A1_sdram --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0009_sdram_gen//Nios_System_A1_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_System_A1_sdram --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0009_sdram_gen//Nios_System_A1_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Nios_System_A1_sdram' " "Sdram: Done RTL generation for module 'Nios_System_A1_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Nios_System_A1\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Nios_System_A1\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631484753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631488297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631488504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631488715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631488924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631489129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631489349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631489534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631489720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631489943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631490163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631490366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631490589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Nios_System_A1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Nios_System_A1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Nios_System_A1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Nios_System_A1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Nios_System_A1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Nios_System_A1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Nios_System_A1_cpu_cpu' " "Cpu: Starting RTL generation for module 'Nios_System_A1_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_System_A1_cpu_cpu --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0014_cpu_gen//Nios_System_A1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_System_A1_cpu_cpu --dir=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/beckb/AppData/Local/Temp/alt9440_169433165765866177.dir/0014_cpu_gen//Nios_System_A1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631493236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*) Starting Nios II generation " "Cpu: # 2023.03.24 17:18:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*)   Checking for plaintext license. " "Cpu: # 2023.03.24 17:18:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.03.24 17:18:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.03.24 17:18:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.03.24 17:18:13 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*)   Plaintext license not found. " "Cpu: # 2023.03.24 17:18:13 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:13 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.03.24 17:18:13 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.03.24 17:18:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.03.24 17:18:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.03.24 17:18:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.03.24 17:18:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.03.24 17:18:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)   Creating all objects for CPU " "Cpu: # 2023.03.24 17:18:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)     Testbench " "Cpu: # 2023.03.24 17:18:14 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)     Instruction decoding " "Cpu: # 2023.03.24 17:18:14 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)       Instruction fields " "Cpu: # 2023.03.24 17:18:14 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)       Instruction decodes " "Cpu: # 2023.03.24 17:18:14 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.03.24 17:18:14 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)       Instruction controls " "Cpu: # 2023.03.24 17:18:14 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)     Pipeline frontend " "Cpu: # 2023.03.24 17:18:14 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:14 (*)     Pipeline backend " "Cpu: # 2023.03.24 17:18:14 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:15 (*)   Generating RTL from CPU objects " "Cpu: # 2023.03.24 17:18:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:16 (*)   Creating encrypted RTL " "Cpu: # 2023.03.24 17:18:16 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.24 17:18:16 (*) Done Nios II generation " "Cpu: # 2023.03.24 17:18:16 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Nios_System_A1_cpu_cpu' " "Cpu: Done RTL generation for module 'Nios_System_A1_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/Nios_System_A1/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631496730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631497114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631497468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631497470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631497472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_System_A1: Done \"Nios_System_A1\" with 41 modules, 67 files " "Nios_System_A1: Done \"Nios_System_A1\" with 41 modules, 67 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631497473 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Nios_System_A1.qsys " "Finished elaborating Platform Designer system entity \"Nios_System_A1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679631498495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/nios_system_a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_a1/synthesis/nios_system_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_System_A1-rtl " "Found design unit 1: Nios_System_A1-rtl" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/Nios_System_A1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499084 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1 " "Found entity 1: Nios_System_A1" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/Nios_System_A1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_System_A1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_System_A1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_irq_mapper " "Found entity 1: Nios_System_A1_irq_mapper" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_irq_mapper.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0 " "Found entity 1: Nios_System_A1_mm_interconnect_0" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499119 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_mux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_demux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_A1_mm_interconnect_0_rsp_demux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_mux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_mux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_A1_mm_interconnect_0_cmd_demux" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499144 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499144 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499144 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499144 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Nios_System_A1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Nios_System_A1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_006_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_006_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499164 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_006 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_006" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_003_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499167 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_003" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499170 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_002" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499173 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_A1_mm_interconnect_0_router_001" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_A1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_A1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_A1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679631499175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_A1_mm_interconnect_0_router_default_decode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499176 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_mm_interconnect_0_router " "Found entity 2: Nios_System_A1_mm_interconnect_0_router" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_System_A1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_System_A1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_sdram_input_efifo_module " "Found entity 1: Nios_System_A1_sdram_input_efifo_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499195 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_sdram " "Found entity 2: Nios_System_A1_sdram" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_onchip_memory " "Found entity 1: Nios_System_A1_onchip_memory" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_A1_jtag_uart_sim_scfifo_w" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499205 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_jtag_uart_scfifo_w " "Found entity 2: Nios_System_A1_jtag_uart_scfifo_w" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499205 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_A1_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_A1_jtag_uart_sim_scfifo_r" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499205 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_A1_jtag_uart_scfifo_r " "Found entity 4: Nios_System_A1_jtag_uart_scfifo_r" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499205 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_A1_jtag_uart " "Found entity 5: Nios_System_A1_jtag_uart" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_high_res_timer " "Found entity 1: Nios_System_A1_high_res_timer" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_high_res_timer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu " "Found entity 1: Nios_System_A1_cpu" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu.v 22 22 " "Found 22 design units, including 22 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_bht_module " "Found entity 1: Nios_System_A1_cpu_cpu_bht_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_A1_cpu_cpu_register_bank_a_module " "Found entity 2: Nios_System_A1_cpu_cpu_register_bank_a_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_A1_cpu_cpu_register_bank_b_module " "Found entity 3: Nios_System_A1_cpu_cpu_register_bank_b_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_A1_cpu_cpu_nios2_oci_debug " "Found entity 4: Nios_System_A1_cpu_cpu_nios2_oci_debug" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_A1_cpu_cpu_nios2_oci_break " "Found entity 5: Nios_System_A1_cpu_cpu_nios2_oci_break" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_A1_cpu_cpu_nios2_oci_xbrk " "Found entity 6: Nios_System_A1_cpu_cpu_nios2_oci_xbrk" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_A1_cpu_cpu_nios2_oci_dbrk " "Found entity 7: Nios_System_A1_cpu_cpu_nios2_oci_dbrk" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_A1_cpu_cpu_nios2_oci_itrace " "Found entity 8: Nios_System_A1_cpu_cpu_nios2_oci_itrace" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_A1_cpu_cpu_nios2_oci_td_mode " "Found entity 9: Nios_System_A1_cpu_cpu_nios2_oci_td_mode" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_A1_cpu_cpu_nios2_oci_dtrace " "Found entity 10: Nios_System_A1_cpu_cpu_nios2_oci_dtrace" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 11: Nios_System_A1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 12: Nios_System_A1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 13: Nios_System_A1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_A1_cpu_cpu_nios2_oci_fifo " "Found entity 14: Nios_System_A1_cpu_cpu_nios2_oci_fifo" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 1606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_A1_cpu_cpu_nios2_oci_pib " "Found entity 15: Nios_System_A1_cpu_cpu_nios2_oci_pib" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_A1_cpu_cpu_nios2_oci_im " "Found entity 16: Nios_System_A1_cpu_cpu_nios2_oci_im" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_A1_cpu_cpu_nios2_performance_monitors " "Found entity 17: Nios_System_A1_cpu_cpu_nios2_performance_monitors" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_A1_cpu_cpu_nios2_avalon_reg " "Found entity 18: Nios_System_A1_cpu_cpu_nios2_avalon_reg" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_A1_cpu_cpu_ociram_sp_ram_module " "Found entity 19: Nios_System_A1_cpu_cpu_ociram_sp_ram_module" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_A1_cpu_cpu_nios2_ocimem " "Found entity 20: Nios_System_A1_cpu_cpu_nios2_ocimem" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_A1_cpu_cpu_nios2_oci " "Found entity 21: Nios_System_A1_cpu_cpu_nios2_oci" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 2541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_System_A1_cpu_cpu " "Found entity 22: Nios_System_A1_cpu_cpu" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v" 3086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_A1_cpu_cpu_debug_slave_sysclk" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_A1_cpu_cpu_debug_slave_tck" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_A1_cpu_cpu_debug_slave_wrapper" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_mult_cell " "Found entity 1: Nios_System_A1_cpu_cpu_mult_cell" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_cpu_cpu_test_bench " "Found entity 1: Nios_System_A1_cpu_cpu_test_bench" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_test_bench.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_clocks " "Found entity 1: Nios_System_A1_clocks" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Nios_System_A1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_clocks_sys_pll " "Found entity 1: Nios_System_A1_clocks_sys_pll" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_switches_0_7.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_switches_0_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_Switches_0_7 " "Found entity 1: Nios_System_A1_Switches_0_7" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_Switches_0_7.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_Switches_0_7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_segment_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_segment_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_Segment_1 " "Found entity 1: Nios_System_A1_Segment_1" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_Segment_1.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_Segment_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_LED_pio " "Found entity 1: Nios_System_A1_LED_pio" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_LED_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_LED_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_a1/synthesis/submodules/nios_system_a1_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_a1/synthesis/submodules/nios_system_a1_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_A1_BUTTON_pio " "Found entity 1: Nios_System_A1_BUTTON_pio" {  } { { "Nios_System_A1/synthesis/submodules/Nios_System_A1_BUTTON_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_BUTTON_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys_2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sys_2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Sys_2A-Structure " "Found design unit 1: Nios_Sys_2A-Structure" {  } { { "Nios_Sys_2A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_Sys_2A.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Sys_2A " "Found entity 1: Nios_Sys_2A" {  } { { "Nios_Sys_2A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_Sys_2A.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679631499662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499662 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "Nios_System_A1 nios_system_a1 " "Can't compile duplicate declarations of entity \"Nios_System_A1\" into library \"nios_system_a1\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Nios_System_A1 Nios_System_A1/synthesis/Nios_System_A1.vhd nios_system_a1 " "Instance could be entity \"Nios_System_A1\" in file Nios_System_A1/synthesis/Nios_System_A1.vhd compiled in library nios_system_a1" {  } { { "Nios_System_A1/synthesis/Nios_System_A1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/Nios_System_A1.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1679631499665 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Nios_System_A1 c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/nios_system_a1.v Nios_System_A1 " "Instance could be entity \"Nios_System_A1\" in file c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/nios_system_a1.v compiled in library Nios_System_A1" {  } { { "db/ip/nios_system_a1/nios_system_a1.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/nios_system_a1/nios_system_a1.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1679631499665 ""}  } { { "db/ip/nios_system_a1/nios_system_a1.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/db/ip/nios_system_a1/nios_system_a1.v" 6 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679631499665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/nios_system_a1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system_a1/nios_system_a1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_button_pio.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_BUTTON_pio.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_button_pio.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_BUTTON_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_button_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_button_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_led_pio.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_LED_pio.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_led_pio.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_LED_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_led_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_led_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_segment_1.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_Segment_1.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_segment_1.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_Segment_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_segment_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_segment_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_switches_0_7.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_Switches_0_7.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_switches_0_7.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_Switches_0_7.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_switches_0_7.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_switches_0_7.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_clocks.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_clocks.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_clocks.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_clocks.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_clocks_sys_pll.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_clocks_sys_pll.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_clocks_sys_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_clocks_sys_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_clocks_sys_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499675 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499704 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_tck.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499758 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499783 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_mult_cell.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_mult_cell.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499788 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_test_bench.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_test_bench.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499818 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_high_res_timer.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_high_res_timer.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_high_res_timer.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_high_res_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_high_res_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_high_res_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499822 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_irq_mapper.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_irq_mapper.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499825 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_jtag_uart.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499827 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499829 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499836 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499845 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499847 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499849 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499864 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_001.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499906 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_002.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_003.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499919 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_006.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499922 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499925 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499951 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499959 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_onchip_memory.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_onchip_memory.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499961 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_sdram.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/nios_system_a1_sdram.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/Nios_System_A1_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631499961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/nios_system_a1_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/nios_system_a1_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631499962 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_avalon_sc_fifo.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_base.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500031 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500035 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_default_burst_converter.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500039 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_incr_burst_converter.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500047 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_address_alignment.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_arbitrator.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500053 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500060 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_new.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500079 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500082 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_uncompressor.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500083 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_master_agent.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500120 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_master_translator.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500172 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_slave_agent.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_slave_translator.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500212 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_width_adapter.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500277 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_reset_controller.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500279 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_reset_synchronizer.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_up_avalon_reset_from_locked_signal.v C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_wrap_burst_converter.sv C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/beckb/documents/github/compsys701-labs/assignment_1/part_2/db/ip/nios_system_a1/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/Nios_System_A1/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1679631500304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system_a1/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system_a1/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/output_files/Nios_Sys_2A.map.smsg " "Generated suppressed messages file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Assignment_1/Part_2/output_files/Nios_Sys_2A.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500389 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679631500506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 24 17:18:20 2023 " "Processing ended: Fri Mar 24 17:18:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679631500506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679631500506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679631500506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631500506 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679631501129 ""}
