<!--
# Copyright 2022 CASâ€”Atlantic (University of New Brunswick, CASA)
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# SPDX-License-Identifier: Apache-2.0
-->
<config>
	<inputs>
		<input_type>Verilog</input_type>
		<input_path_and_name>hard_block_include.v</input_path_and_name>
		<input_path_and_name>eltwise_layer.v</input_path_and_name>
	</inputs>
	<output>
		<output_type>blif</output_type>
		<output_path_and_name>eltwise_layer.yosys.blif</output_path_and_name>
		<target>
			<arch_file>k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml</arch_file>
		</target>
	</output>
	<optimizations>
		<multiply size="3" fixed="1" fracture="0" padding="-1" />
		<memory split_memory_width="1" split_memory_depth="11" />
		<adder size="0" threshold_size="1" />
	</optimizations>
	<debug_outputs>
		<debug_output_path>.</debug_output_path>
		<output_ast_graphs>0</output_ast_graphs>
		<output_netlist_graphs>0</output_netlist_graphs>
	</debug_outputs>
</config>