Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0264c5f5b9c849b4aca419beac6433d7 --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [D:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/imports/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ANDGate [andgate_default]
Compiling architecture behavioral of entity xil_defaultlib.ORGate [orgate_default]
Compiling architecture struct of entity xil_defaultlib.Multiplexer_2to1 [multiplexer_2to1_default]
Compiling architecture struct of entity xil_defaultlib.Multiplexer_4to1 [multiplexer_4to1_default]
Compiling architecture struct of entity xil_defaultlib.Multiplexer_8to1 [multiplexer_8to1_default]
Compiling architecture struct of entity xil_defaultlib.Clock_Divider [\Clock_Divider(divider=2)\]
Compiling architecture struct of entity xil_defaultlib.Clock_Divider [\Clock_Divider(divider=3)\]
Compiling architecture struct of entity xil_defaultlib.Clock_Divider [\Clock_Divider(divider=6)\]
Compiling architecture struct of entity xil_defaultlib.Clock_Divider [\Clock_Divider(divider=11)\]
Compiling architecture struct of entity xil_defaultlib.Clock_Divider [\Clock_Divider(divider=51)\]
Compiling architecture struct of entity xil_defaultlib.Clock_Divider [\Clock_Divider(divider=101)\]
Compiling architecture struct of entity xil_defaultlib.EECS_542_Clock_Block [eecs_542_clock_block_default]
Compiling architecture struct of entity xil_defaultlib.EECS_542_Control_Unit [eecs_542_control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=4,bu...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module xil_defaultlib.bram_fifo
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=35,mem_width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [\logic_analyser(fifo_mem_size=35...]
Compiling architecture behavioral of entity xil_defaultlib.UpCounter_4bit_AsyncReset [upcounter_4bit_asyncreset_defaul...]
Compiling architecture behavior of entity xil_defaultlib.test_tb
Built simulation snapshot test_tb_behav
