
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009252                       # Number of seconds simulated (Second)
simTicks                                   9251857000                       # Number of ticks simulated (Tick)
finalTick                                  9251857000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    160.97                       # Real time elapsed on the host (Second)
hostTickRate                                 57474823                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1207064                       # Number of bytes of host memory used (Byte)
simInsts                                     41762875                       # Number of instructions simulated (Count)
simOps                                       70337822                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   259441                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     436956                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         18503715                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        71431046                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       28                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74874673                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3118                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1093246                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1625448                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  10                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            18421453                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.064537                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.351789                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1384028      7.51%      7.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2049640     11.13%     18.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1140730      6.19%     24.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2878653     15.63%     40.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3586543     19.47%     59.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2094448     11.37%     71.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1854468     10.07%     81.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1501150      8.15%     89.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1931793     10.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              18421453                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16186      0.71%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     1      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     14      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     18      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    3      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult               78      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1365132     59.67%     60.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   325      0.01%     60.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            906133     39.60%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               39      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        88374      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      27545139     36.79%     36.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      2505399      3.35%     40.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1479      0.00%     40.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     12101204     16.16%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          439      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1216      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1132      0.00%     56.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        22245      0.03%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          308      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      2392162      3.19%     59.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        21170      0.03%     59.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      2371139      3.17%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11421930     15.25%     78.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       517705      0.69%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     12227101     16.33%     95.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3656499      4.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74874673                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.046467                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2287931                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030557                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 99222390                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                40899078                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        39674091                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  71239458                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 31626431                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         31337181                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    41001451                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     36072779                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          74853345                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      23637966                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     21328                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           27811290                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         602439                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4173324                       # Number of stores executed (Count)
system.cpu.numRate                           4.045314                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             866                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           82262                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    41762875                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      70337822                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.443066                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.443066                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.256999                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.256999                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   74334595                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  38071315                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    22762457                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   27680621                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2628588                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19841263                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  29008538                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       19874857                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4220970                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7335903                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2097746                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  633256                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            462043                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             12450                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               435495                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3233                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  433520                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995465                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   64934                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           22820                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              21637                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1183                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          305                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1091769                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             12074                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     18275119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.848830                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.465093                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4361970     23.87%     23.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3644107     19.94%     43.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          797377      4.36%     48.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1268355      6.94%     55.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          957206      5.24%     60.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           59332      0.32%     60.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           15464      0.08%     60.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          294836      1.61%     62.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         6876472     37.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     18275119                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             41762875                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               70337822                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    23769692                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19600390                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     589536                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   31242447                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    51084165                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 64313                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        85809      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     27193678     38.66%     38.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      2469646      3.51%     42.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1333      0.00%     42.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     12009702     17.07%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          322      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          705      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          750      0.00%     59.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        22085      0.03%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          100      0.00%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2391984      3.40%     62.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        21168      0.03%     62.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      2370816      3.37%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11202885     15.93%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       513159      0.73%     82.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      8397505     11.94%     94.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3656143      5.20%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     70337822                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6876472                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19887438                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19887438                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19887438                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19887438                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        21289                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           21289                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        21289                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          21289                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    922781497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    922781497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    922781497                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    922781497                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19908727                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19908727                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19908727                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19908727                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001069                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001069                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001069                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001069                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43345.459956                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43345.459956                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43345.459956                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43345.459956                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        17231                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            4                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          437                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      39.430206                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            4                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4988                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4988                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        13001                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         13001                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        13001                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        13001                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         8288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         8288                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         8288                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         8288                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    338847997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    338847997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    338847997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    338847997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 40884.169522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40884.169522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 40884.169522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40884.169522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   7263                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     15720105                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        15720105                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        19320                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         19320                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    782960000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    782960000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15739425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15739425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40525.879917                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40525.879917                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        12989                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        12989                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         6331                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         6331                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    201297500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    201297500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000402                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000402                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 31795.529932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 31795.529932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4167333                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4167333                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1969                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1969                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    139821497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    139821497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4169302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4169302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000472                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000472                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71011.425597                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71011.425597                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1957                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1957                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    137550497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    137550497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000469                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000469                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 70286.406234                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 70286.406234                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1018.774596                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             19895726                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               8287                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            2400.835767                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1018.774596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          338                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          561                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           79643195                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          79643195                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1995751                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7096074                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6023785                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3292556                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  13287                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               431328                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   558                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               71614062                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2835                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3154897                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       42711874                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      633256                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             520091                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      15251032                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   27672                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1493                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   3106434                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8281                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           18421453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.901624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.601575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7267186     39.45%     39.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   350301      1.90%     41.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   652344      3.54%     44.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   750420      4.07%     48.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   939316      5.10%     54.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   688271      3.74%     57.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   608554      3.30%     61.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   203094      1.10%     62.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6961967     37.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             18421453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.034223                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.308286                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3104592                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3104592                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3104592                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3104592                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1842                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1842                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1842                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1842                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    115798500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    115798500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    115798500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    115798500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3106434                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3106434                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3106434                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3106434                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000593                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000593                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000593                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000593                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 62865.635179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 62865.635179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 62865.635179                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 62865.635179                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          229                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      57.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          409                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           409                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          409                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          409                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1433                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1433                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1433                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1433                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     91471500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     91471500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     91471500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     91471500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 63832.170272                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 63832.170272                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 63832.170272                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 63832.170272                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1175                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3104592                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3104592                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1842                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1842                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    115798500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    115798500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3106434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3106434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000593                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000593                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62865.635179                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 62865.635179                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          409                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          409                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1433                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1433                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     91471500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     91471500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 63832.170272                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 63832.170272                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.700383                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3106024                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1432                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2169.011173                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.700383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12427168                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12427168                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     13287                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     231840                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     9203                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               71431074                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  441                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19874857                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4220970                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    22                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      6027                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2309                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1202                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9346                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3586                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                12932                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71020558                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71011272                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  52022741                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  70949271                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.837676                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.733239                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.l2cache.demandHits::cpu.inst           220                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data          4362                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total             4582                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst          220                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data         4362                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total            4582                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         1212                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         3924                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total           5136                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         1212                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         3924                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total          5136                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst     86996000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    280406500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    367402500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     86996000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    280406500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    367402500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         1432                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data         8286                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total         9718                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         1432                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data         8286                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total         9718                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.846369                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.473570                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.528504                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.846369                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.473570                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.528504                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 71778.877888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 71459.352701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 71534.754673                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 71778.877888                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 71459.352701                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 71534.754673                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.demandMshrMisses::cpu.inst         1212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         3924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total         5136                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         1212                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         3924                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total         5136                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     74886000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    241166500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    316052500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     74886000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    241166500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    316052500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.846369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.473570                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.528504                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.846369                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.473570                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.528504                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 61787.128713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 61459.352701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 61536.701713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 61787.128713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 61459.352701                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 61536.701713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                     4                       # number of replacements (Count)
system.cpu.l2cache.ReadExReq.hits::cpu.data           84                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total           84                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         1872                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         1872                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    133703000                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    133703000                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data         1956                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total         1956                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.957055                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.957055                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 71422.542735                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 71422.542735                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         1872                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         1872                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    114983000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    114983000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.957055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.957055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 61422.542735                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 61422.542735                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.inst          220                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         4278                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total         4498                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.inst         1212                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         2052                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total         3264                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.inst     86996000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    146703500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total    233699500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.inst         1432                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         6330                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         7762                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.inst     0.846369                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.324171                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.420510                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 71778.877888                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 71492.933723                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 71599.111520                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1212                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         2052                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total         3264                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     74886000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    126183500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    201069500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.846369                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.324171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.420510                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 61787.128713                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 61492.933723                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 61602.175245                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total            1                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks         4989                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total         4989                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks         4989                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total         4989                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         4618.302691                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               18148                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              5135                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              3.534177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::cpu.inst  1050.964159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  3567.338532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.128292                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.435466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.563758                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         5131                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         5045                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.626343                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            150327                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           150327                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4071031                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  274467                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   27                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1202                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  51668                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              3826357                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    317                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19600390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.042021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.021240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17930857     91.48%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1641553      8.38%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9688      0.05%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                10281      0.05%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  643      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   85      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  113      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  330      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  242      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  249      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                408      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                394      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                785      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3478      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                327      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                216      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                331      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                175      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19600390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                23637166                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4173327                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       445                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       119                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3106653                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       347                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  13287                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3491577                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  922115                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3142                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7817773                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6173559                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               71531983                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  6017                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5406607                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  29291                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           118050037                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   197429457                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 71268555                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  22830004                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             115783148                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2266880                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      79                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  17289489                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         82826392                       # The number of ROB reads (Count)
system.cpu.rob.writes                       143005743                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 41762875                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   70337822                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    37                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 7763                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           4989                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               3453                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1956                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1956                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            7764                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         4039                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        23838                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    27877                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        91648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       849536                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    941184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 6                       # Total snoops (Count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                9725                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001131                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.033615                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      9714     99.89%     99.89% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        11      0.11%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  9725                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             14068500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2149497                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            12431000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           18159                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         8439                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      3924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000580500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                12606                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5135                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       5135                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.71                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   5135                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3850                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      928                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      286                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   328640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               35521517.46400750                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     9251785000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1801710.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        77504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       251136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 8377129.045552692376                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 27144388.418454803526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1211                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         3924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     31626250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    100984750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26115.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25735.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        77504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       251136                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          328640                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        77504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        77504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          3924                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         8377129                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        27144388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           35521517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      8377129                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        8377129                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        8377129                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       27144388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          35521517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  5135                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 36329750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               25675000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           132611000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7074.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25824.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4448                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          683                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   478.828697                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   305.772229                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   377.266645                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          143     20.94%     20.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          123     18.01%     38.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           70     10.25%     49.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           42      6.15%     55.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           76     11.13%     66.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           25      3.66%     70.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           24      3.51%     73.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           16      2.34%     75.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          164     24.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          683                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 328640                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                35.521517                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2470440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1309275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        18692520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 730192320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    332812170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3272450400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4357927125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.032694                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   8504059000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    308880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    438918000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2434740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1282710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        17971380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 730192320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    300697230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3299494560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4352072940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    470.399936                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8574881000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    308880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    368096000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3263                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1872                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1872                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3263                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port        10274                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::total        10274                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10274                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port       328640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::total       328640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   328640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5135                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5135    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5135                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9251857000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2569500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           13986500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5139                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
