# Double-Big-Harvard-Processor-Simulator
C implementation of a “Double Big Harvard” processor simulator featuring separate instruction/data memories, 66-register file, a 12-instruction ISA, and a three-stage pipelined execution model.
