`timescale 1 ns/10 ps

module tbRam;
  
  localparam T = 6;
  localparam R = 2000;
  integer i,j,k;
  reg [11:0] data;
  reg clk, enable;
  wire [11:0] q;
  wire [10:0] cnt_point;
  wire [16:0] cnt_measure;
  wire [3:0] cnt_save;
  wire [10:0] cnt_div;
  wire switch;
  wire ready;
  wire div_en;
  wire [11:0] sum1;
  wire [11:0] sum2;
  wire [11:0] sum3;
 // wire [11:0] sum4;
  wire [11:0] sum5;
  wire [11:0] sum6;
  //wire [11:0] sum7;
 wire [10:0] cnt_ratio;
 wire ready_ratio;
 wire ratio_en;
 wire rdreq;
 wire wrreq;
 
  
  Raman uut
  (.clock(clk), .data(data), .rdreq(rdreq), .wrreq(wrreq), 
  .q(q), .enable(enable), .cnt_point(cnt_point), .cnt_measure(cnt_measure), .cnt_save(cnt_save),
  .cnt_div(cnt_div), .switch(switch), .cnt_ratio(cnt_ratio), .ratio_en(ratio_en), .ready_ratio(ready_ratio),
  .sum1(sum1), 
  .sum2(sum2), 
  .sum3(sum3),
  //.sum4(sum4),
  .sum5(sum5),
  .sum6(sum6),
  //.sum7(sum7),
  .ready(ready),
  .div_en(div_en)
  );
  
 always 
  begin
  clk = 1'b0; #(T/2);
  clk = 1'b1; #(T/2);
  end
  
  initial
  begin
   data = 12'd0;
   enable = 1'b1;
   
  for (k=0; k<=40; k = k+1) 
  begin
  
  for (i=0; i<100; i = i+1) //100000
  begin
    @(posedge clk);
    enable = 1'b1;
    @(posedge clk);
    enable = 1'b0;
    for (j = 0; j<10; j = j+1) //1500
    begin
      @(posedge clk);
      data = j + k + i;
    end
    repeat(R) @(posedge clk);
  end
end
    
  $stop;
  
  end
    
   
  
  

endmodule