// Seed: 3972081767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1
);
  wand id_3;
  wire id_4 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign id_3 = id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_3;
  not primCall (id_2, id_1);
  always id_2 = (id_4);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_4
  );
endmodule
