
<!-- @import "[TOC]" {cmd="toc" depthFrom=1 depthTo=6 orderedList=false} -->

<!-- code_chunk_output -->

- [1. 计算机拓扑](#1-计算机拓扑)
- [2. PCI 总线型拓扑](#2-pci-总线型拓扑)
- [3. PCIe 树形拓扑](#3-pcie-树形拓扑)
  - [3.1. RC](#31-rc)
    - [3.1.1. 内部构成](#311-内部构成)
    - [3.1.2. Host bridge](#312-host-bridge)
    - [3.1.3. Root Port](#313-root-port)
    - [3.1.4. PCI bridge](#314-pci-bridge)
  - [3.2. Endpoint](#32-endpoint)
  - [3.3. Switch](#33-switch)
    - [3.3.1. 内部构成](#331-内部构成)
  - [3.4. 小结](#34-小结)

<!-- /code_chunk_output -->

# 1. 计算机拓扑

计算机网络主要的拓扑结构有**总线型拓扑**、**环形拓扑**、**树形拓扑**、**星形拓扑**、**混合型拓扑**以及**网状拓扑**.

# 2. PCI 总线型拓扑

PCI 采用的是**总线型拓扑结构**, 一条PCI总线上挂着若干个PCI终端设备或者PCI桥设备, 大家共享该条PCI总线, 哪个人想说话, 必须获得总线使用权, 然后才能发言. **基于 PCI 的传统计算机系统**:

![2021-09-29-15-40-56.png](./images/2021-09-29-15-40-56.png)

北桥下面的那根 PCI 总线, 挂载了以太网设备、SCSI设备、南桥以及其他设备, 它们**共享那条总线**, 某个设备只有获得总线使用权才能进行数据传输.

> 仔细理解 **总线** 以及 **共享总线** 的意思

在传统的PCI总线模型中, 一个设备通过在Bus上判断DEVSEL(设备选择)来认领一个请求. 如果在一段时钟周期后没有设备认领一个请求, 这个请求就被放弃.

# 3. PCIe 树形拓扑

PCIe 采用树形拓扑结构, 如下图. **基于 PCIe 的计算机系统**:

![2021-09-29-15-41-32.png](./images/2021-09-29-15-41-32.png)

PCIe 是一种点对点的传输模型, 不像 PCI 总线那样, 在总线上有平等认领请求的机制. 所有的传送总是由一个 Device 发给 Link 上的另外一个 Device. 所以, 对于所有接收方来说, 接收方将会直接判断这个请请求是否要被认领.

## 3.1. RC

Root Complex, RC: A defined System Element that includes a Host Bridge, zero or more Root Complex Integrated Endpoints, zero or more Root Complex Event Collectors, and one or more Root Ports.

RC: 一个系统元素, 包含一个 Host Bridge, 0 个或多个集成 Endpoints 的 Root Complex, **0 个或多个** Root Complex **事件收集器**, **0 个多个 Root Ports**.

Root Complex Component: A logical aggregation of Root Ports, Root Complex Register Blocks, and Root Complex Integrated Endpoints.

整个 PCIe 拓扑结构是一个**树形结构**. **Root Complex**(`RC`)是树的根, **它为CPU代言**, 与整个计算机系统其他部分通信, **一般为通信的发起者**.

比如 **CPU** 通过它**访问内存**, **CPU** 通过它**访问** PCIe 系统中的**设备**.

> 也就是说 **CPU 与其他组件通信的都要先通过 RC**

### 3.1.1. 内部构成

PCIe Spec 并没有规定 RC 的组成. 只需了解: **它一般实现了一条内部 PCIe 总线**(`BUS 0`), 以及通过**若干个 PCIe bridge**, 扩展出**一些 PCIe Port**.

> 这里说的是 host bridge 下面是一条 PCIe 总线

Root Complex 内部总线:

![2021-09-29-15-47-01.png](./images/2021-09-29-15-47-01.png)

> 注意各个部件的名字叫法

root complex 包括一个或多个root port、内存，IO子系统等等.

```
# lspci | grep "00:"
00:00.0 Host bridge: Intel Corporation Device 9b43 (rev 05)
00:01.0 PCI bridge: Intel Corporation 6th-10th Gen Core Processor PCIe Controller (x16) (rev 05)
00:02.0 Display controller: Intel Corporation CometLake-S GT2 [UHD Graphics 630] (rev 05)
00:08.0 System peripheral: Intel Corporation Xeon E3-1200 v5/v6 / E3-1500 v5 / 6th/7th/8th Gen Core Processor Gaussian Mixture Model
00:12.0 Signal processing controller: Intel Corporation Comet Lake PCH Thermal Controller
00:14.0 USB controller: Intel Corporation Comet Lake USB 3.1 xHCI Host Controller
00:14.2 RAM memory: Intel Corporation Comet Lake PCH Shared SRAM
00:15.0 Serial bus controller [0c80]: Intel Corporation Comet Lake PCH Serial IO I2C Controller #0
00:16.0 Communication controller: Intel Corporation Comet Lake HECI Controller
00:17.0 SATA controller: Intel Corporation Device 06d2
00:1b.0 PCI bridge: Intel Corporation Comet Lake PCI Express Root Port #21 (rev f0)
00:1c.0 PCI bridge: Intel Corporation Device 06bd (rev f0)
00:1f.0 ISA bridge: Intel Corporation Device 0687
00:1f.3 Audio device: Intel Corporation Comet Lake PCH cAVS
00:1f.4 SMBus: Intel Corporation Comet Lake PCH SMBus Controller
00:1f.5 Serial bus controller [0c80]: Intel Corporation Comet Lake PCH SPI Controller
00:1f.6 Ethernet controller: Intel Corporation Ethernet Connection (11) I219-LM
```

### 3.1.2. Host bridge

Host bridge: The part of a Root Complex that connects a host CPU or CPUs to a Hierarchy.

Host bridge: 作为连接 CPU 和拓扑层次结构的桥梁.

Host Bridge 从 CPU 出来, 是整个系统的第一个设备. RC 是 Bus 0; Host Bridge 是 `00:00.0`;

```
# lspci | grep -i "host bridge"
00:00.0 Host bridge: Intel Corporation Device 9b43 (rev 05)

# lspci -vvv -s 00:00.0
00:00.0 Host bridge: Intel Corporation Device 9b43 (rev 05)
        DeviceName: Onboard - Other
        Subsystem: Dell Device 09a4
        Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx-
        Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort+ <MAbort+ >SERR- <PERR- INTx-
        Latency: 0
        IOMMU group: 0
        Capabilities: [e0] Vendor Specific Information: Len=10 <?>
        Kernel driver in use: skl_uncore
```

> 在有些系统中, Host Bridge 可能不会产生真正的 pci 总线, 而是 UPI/QPI/FSB 总线, 这种情况下 Bus 0 其实并不具备 pci 电气, 因而连接真正的 PCI/PCIe 设备需要先有 Host-PCI Bridge(即上面的 PCI-PCI Bridge), 而 Bridge 就会产生新的 Bus number.

### 3.1.3. Root Port

Root Port: A PCI Express Port on a Root Complex that maps a portion of the Hierarchy through an associated virtual PCI-PCI Bridge.

Root Port: 一个位于 **Root Complex** 中通过相关联的虚拟 PCI-PCI Bridge 映射一个层次结构整体部分的的 PCIe Port.

root complex 会包括**一个或多个** root port. root port 只是提供给 switch 或者 endpoint 连接的端口. 二者之间的关系如下: 

![2021-11-21-20-30-36.png](./images/2021-11-21-20-30-36.png)

root port 与 endpoint 也有许多不同点. root port使用 Type 1 配置头空间. endpoint 使用 Type 0 配置头空间. 两者主要的区别如下:

![2021-11-21-20-29-25.png](./images/2021-11-21-20-29-25.png)

查看系统中的 Root Port(也是一个 PCI bridge):

```
# lspci | grep -i Root
00:1b.0 PCI bridge: Intel Corporation Comet Lake PCI Express Root Port #21 (rev f0)

# lspci -v -s 00:1b.0
00:1b.0 PCI bridge: Intel Corporation Comet Lake PCI Express Root Port #21 (rev f0) (prog-if 00 [Normal decode])
        Flags: bus master, fast devsel, latency 0, IRQ 123, IOMMU group 9
        Bus: primary=00, secondary=02, subordinate=02, sec-latency=0
        I/O behind bridge: [disabled]
        Memory behind bridge: 9c200000-9c2fffff [size=1M]
        Prefetchable memory behind bridge: [disabled]
        Capabilities: [40] Express Root Port (Slot+), MSI 00
        Capabilities: [80] MSI: Enable+ Count=1/1 Maskable- 64bit-
        Capabilities: [90] Subsystem: Intel Corporation Comet Lake PCI Express Root Port
        Capabilities: [a0] Power Management version 3
        Capabilities: [100] Advanced Error Reporting
        Capabilities: [140] Access Control Services
        Capabilities: [150] Precision Time Measurement
        Capabilities: [200] L1 PM Substates
        Capabilities: [220] Secondary PCI Express
        Capabilities: [250] Downstream Port Containment
        Kernel driver in use: pcieport

# lspci -vt
-[0000:00]-+-00.0  Intel Corporation Device 9b43
           +-1b.0-[02]----00.0  Samsung Electronics Co Ltd Device a809
```

### 3.1.4. PCI bridge

Bus 0 上的 PCI Bridge 分为两种: 一种是 Root Port; 一种是下面直接连接 Endpoint 的. 

```
# lspci | grep "00:" | grep -i "PCI bridge"
00:01.0 PCI bridge: Intel Corporation 6th-10th Gen Core Processor PCIe Controller (x16) (rev 05)
00:1b.0 PCI bridge: Intel Corporation Comet Lake PCI Express Root Port #21 (rev f0)
00:1c.0 PCI bridge: Intel Corporation Device 06bd (rev f0)

# lspci -vt
-[0000:00]-+-00.0  Intel Corporation Device 9b43
           +-01.0-[01]--+-00.0  NVIDIA Corporation GK208B [GeForce GT 730]
           |            \-00.1  NVIDIA Corporation GK208 HDMI/DP Audio Controller
           +-1b.0-[02]----00.0  Samsung Electronics Co Ltd Device a809
           +-1c.0-[03-04]----00.0-[04]--
```




## 3.2. Endpoint

Port: 1. Logically, an interface between a component and a PCI Express Link. 2. Physically, a group of Transmitters and Receivers located on the same chip that define a Link.

Port: 1. 逻辑上, 位于部件和一个 PCIe 链接之间的接口. 2. 物理上, 位于同一个芯片上用来定义一个链路的一组发射器和接收器.

Receiver: The componenet that receives Packet information across a Link.

Receiving Port: In the context of a specific TLP or DLLP, the Port that receives the Packet on a given Link.

PCIe Endpoint, 就是 **PCIe 终端设备**, 比如 PCIe SSD、PCIe 网卡等, 这些 Endpoint 可以直接连在RC上, 也可以通过 Switch 连到 PCIe 总线上.

Switch 用于扩展链路, 提供更多的端口用以连接 Endpoint. 拿USB打比方, 计算机主板上提供的 USB 口有限, 如果你要连接很多 USB 设备, 比如无线网卡、无线鼠标、USB 摄像头、USB 打印机、U盘等, USB 口不够用, 我会上网买个USB HUB用以扩展接口.

## 3.3. Switch

Switch: A defined System Element that connects two or more Ports to allow Packets to be routed from one Port to another. To configuration software, a Switch appears as a collection of virtual PCI-to-PCI Bridges.

Switch: 一个定义好的用来连接两个或多个 Ports 且允许数据包在不同 Ports 之间被路由转发的一个系统元素. 通过配置软件, 一个 Switch 也被配置为一组虚拟 PCI-to-PCI Bridge 的集合.

Switch 扩展了 PCIe 端口, **靠近 RC 的那个端口**, 我们称为**上游端口**(`Upstream Port`), 而分出来的其他端口, 我们称为**下游端口**(`Downstream Port`).

> 下面会讲到, 端口是有 bdf 信息的, 所以一个端口算一个 lspci device 吗? 一个 Switch 有多个 device(一个 port 算一个) 吗?

**一个 Switch 只有一个上游端口**, 可以扩展出**若干个下游端口**. **下游端口**可以**直接连接 Endpoint**, 也可以**连接 Switch**, 扩展出更多的 PCIe 端口, **如图**.

PCIe Switch:

![2021-09-29-15-49-29.png](./images/2021-09-29-15-49-29.png)

**对每个 Switch 来说, 它下面的 Endpoint 或者 Switch, 都是归它管的**.
* **上游**下来的**数据**, 它需要甄别数据是传给**它下面哪个设备**的, 然后**进行转发**;
* **下面设备向RC传数据**, 也要**通过 Switch 代为转发**.

因此, Switch 的**作用**就是**扩展 PCIe 端口**, 并为挂在它上面的设备(Endpoint 或者 Switch)提供**路由和转发服务**.

### 3.3.1. 内部构成

**每个Switch内部**, 也是**有一根内部 PCIe 总线**的, 然后通过**若干个Bridge**, **扩展出若干个下游端口**, 如图.

> 所以会生成新的 bus number?

Switch内部总线结构:

![2021-09-29-15-50-29.png](./images/2021-09-29-15-50-29.png)



## 3.4. 小结

PCIe采用的是树形拓扑结构.

**RC是树的根或主干, 它为CPU代言**, 与PCIe系统其他部分通信, **一般为通信的发起者**.

Switch 是树枝, 树枝上有叶子(Endpoint), 也可节外生枝, Switch 上连 Switch, 归根结底, 是为了连接更多的 Endpoint. **Switch为它下面的 Endpoint或Switch提供路由转发服务**.

Endpoint 是树叶, 诸如 SSD、网卡、显卡等, 实现某些特定功能(Function).

我们还看到有所谓的 **Bridge**, 用以**将 PCIe 总线转换成 PCI总线**, 或者反过来, 不是我们要讲的重点, 忽略之.

PCIe 与采用**总线共享式通信方式**的 **PCI** 不同, PCIe采用**点到点**(`Endpoint to Endpoint`)的通信方式, **每个设备独享通道带宽**, 速度和效率都比PCI好.

> PCIe 的总线并不共享

需要指出的是, 虽然 PCIe 采用点到点通信, 即**理论上任何两个 Endpoint 都可以直接通信**, 但实际中很少这样做, 因为**两个不同设备的数据格式不一样**, 除非这两个设备是同一个厂商的. 通常都是 **Endpoint 与 RC 通信**, 或者 **Endpoint 通过 RC 与另外一个 Endpoint 通信**.




---

整体情况

![2021-11-18-21-16-48.png](./images/2021-11-18-21-16-48.png)


系统中 PCI Bridge 有三种: 一种是 Root Port; 一种是下面连接 Endpoint 的; 还有 Switch 中的.







![2021-11-13-23-56-00.png](./images/2021-11-13-23-56-00.png)

1. 但是 UPI 总线可以直接连接 memory/Display controller, 从而连接 内存/图形.
2.

 `00:01.0` PCI bridge 会生成新的 PCIe 总线.

---












![2021-09-29-16-20-42.png](./images/2021-09-29-16-20-42.png)


lspci命令详解: https://www.cnblogs.com/machangwei-8/p/10403495.html

```
# lspci
00:00.0 Host bridge: Intel Corporation Device 9b43 (rev 05)
00:01.0 PCI bridge: Intel Corporation 6th-10th Gen Core Processor PCIe Controller (x16) (rev 05)
00:02.0 Display controller: Intel Corporation CometLake-S GT2 [UHD Graphics 630] (rev 05)
00:08.0 System peripheral: Intel Corporation Xeon E3-1200 v5/v6 / E3-1500 v5 / 6th/7th/8th Gen Core Processor Gaussian Mixture Model
00:12.0 Signal processing controller: Intel Corporation Comet Lake PCH Thermal Controller
00:14.0 USB controller: Intel Corporation Comet Lake USB 3.1 xHCI Host Controller
00:14.2 RAM memory: Intel Corporation Comet Lake PCH Shared SRAM
00:15.0 Serial bus controller [0c80]: Intel Corporation Comet Lake PCH Serial IO I2C Controller #0
00:16.0 Communication controller: Intel Corporation Comet Lake HECI Controller
00:17.0 SATA controller: Intel Corporation Device 06d2
00:1b.0 PCI bridge: Intel Corporation Comet Lake PCI Express Root Port #21 (rev f0)
00:1c.0 PCI bridge: Intel Corporation Device 06bd (rev f0)
00:1f.0 ISA bridge: Intel Corporation Device 0687
00:1f.3 Audio device: Intel Corporation Comet Lake PCH cAVS
00:1f.4 SMBus: Intel Corporation Comet Lake PCH SMBus Controller
00:1f.5 Serial bus controller [0c80]: Intel Corporation Comet Lake PCH SPI Controller
00:1f.6 Ethernet controller: Intel Corporation Ethernet Connection (11) I219-LM
01:00.0 VGA compatible controller: NVIDIA Corporation GK208B [GeForce GT 730] (rev a1)
01:00.1 Audio device: NVIDIA Corporation GK208 HDMI/DP Audio Controller (rev a1)
02:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd Device a809
03:00.0 PCI bridge: Texas Instruments XIO2001 PCI Express-to-PCI Bridge

# lspci -vt
-[0000:00]-+-00.0  Intel Corporation Device 9b43
           +-01.0-[01]--+-00.0  NVIDIA Corporation GK208B [GeForce GT 730]
           |            \-00.1  NVIDIA Corporation GK208 HDMI/DP Audio Controller
           +-02.0  Intel Corporation CometLake-S GT2 [UHD Graphics 630]
           +-08.0  Intel Corporation Xeon E3-1200 v5/v6 / E3-1500 v5 / 6th/7th/8th Gen Core Processor Gaussian Mixture Model
           +-12.0  Intel Corporation Comet Lake PCH Thermal Controller
           +-14.0  Intel Corporation Comet Lake USB 3.1 xHCI Host Controller
           +-14.2  Intel Corporation Comet Lake PCH Shared SRAM
           +-15.0  Intel Corporation Comet Lake PCH Serial IO I2C Controller #0
           +-16.0  Intel Corporation Comet Lake HECI Controller
           +-17.0  Intel Corporation Device 06d2
           +-1b.0-[02]----00.0  Samsung Electronics Co Ltd Device a809
           +-1c.0-[03-04]----00.0-[04]--
           +-1f.0  Intel Corporation Device 0687
           +-1f.3  Intel Corporation Comet Lake PCH cAVS
           +-1f.4  Intel Corporation Comet Lake PCH SMBus Controller
           +-1f.5  Intel Corporation Comet Lake PCH SPI Controller
           \-1f.6  Intel Corporation Ethernet Connection (11) I219-LM

# lspci | grep -i bridge
00:00.0 Host bridge: Intel Corporation Device 9b43 (rev 05)
00:01.0 PCI bridge: Intel Corporation 6th-10th Gen Core Processor PCIe Controller (x16) (rev 05)
00:1b.0 PCI bridge: Intel Corporation Comet Lake PCI Express Root Port #21 (rev f0)
00:1c.0 PCI bridge: Intel Corporation Device 06bd (rev f0)
00:1f.0 ISA bridge: Intel Corporation Device 0687
03:00.0 PCI bridge: Texas Instruments XIO2001 PCI Express-to-PCI Bridge
```

`01.0-[01]` 意思是通过 `00:01.0` 生成新的总线 01, 下面有两个 device, 分别是 `01:00.0` 和 `01:00.1`










RC 本身并不表现为一个 device

`00:00.0` 是 RC 中的 Host bridge

```
# lspci -s 00:00.0
00:00.0 Host bridge: Intel Corporation Device 9b43 (rev 05)
```

`00.01.0` 是 RC 中的 PCI bridge

```
# lspci -s 00:01.0
00:01.0 PCI bridge: Intel Corporation 6th-10th Gen Core Processor PCIe Controller (x16) (rev 05)
```

bus 相同, device 不同的多个 `PCI bridge` 可能就是一个 Switch.

