
*** Running vivado
    with args -log version1_hw_control_v1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source version1_hw_control_v1_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source version1_hw_control_v1_0_0.tcl -notrace
Command: synth_design -top version1_hw_control_v1_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5378 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1210.461 ; gain = 69.996 ; free physical = 9470 ; free virtual = 21297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'version1_hw_control_v1_0_0' [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_control_v1_0_0/synth/version1_hw_control_v1_0_0.vhd:69]
INFO: [Synth 8-3491] module 'control_v1' declared at '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:13' bound to instance 'U0' of component 'control_v1' [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_control_v1_0_0/synth/version1_hw_control_v1_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'control_v1' [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element ld_color_white_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element ld_color_red_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element ld_x_old_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element ld_x_new_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'control_v1' (1#1) [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'version1_hw_control_v1_0_0' (2#1) [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_control_v1_0_0/synth/version1_hw_control_v1_0_0.vhd:69]
WARNING: [Synth 8-3331] design control_v1 has unconnected port btn[3]
WARNING: [Synth 8-3331] design control_v1 has unconnected port btn[2]
WARNING: [Synth 8-3331] design control_v1 has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.961 ; gain = 111.496 ; free physical = 9449 ; free virtual = 21279
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.961 ; gain = 111.496 ; free physical = 9431 ; free virtual = 21261
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1584.551 ; gain = 0.000 ; free physical = 8682 ; free virtual = 20526
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8819 ; free virtual = 20664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8819 ; free virtual = 20664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8820 ; free virtual = 20665
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'control_v1'
WARNING: [Synth 8-6014] Unused sequential element st_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:52]
INFO: [Synth 8-5544] ROM "ld_new" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld_old" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element st_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element st_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 wait_b0 |                              000 |                              000
              b0_pressed |                              001 |                              001
              wait_erase |                              010 |                              010
               write_new |                              011 |                              011
              wait_write |                              100 |                              100
            b0_releassed |                              101 |                              101
                  iSTATE |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'control_v1'
WARNING: [Synth 8-6014] Unused sequential element st_reg was removed.  [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ipshared/99dd/control_v1.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8800 ; free virtual = 20645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_v1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[8] driven by constant 0
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[7] driven by constant 1
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[6] driven by constant 0
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[5] driven by constant 0
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[4] driven by constant 0
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[3] driven by constant 0
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[2] driven by constant 0
INFO: [Synth 8-3917] design version1_hw_control_v1_0_0 has port y_t[1] driven by constant 0
WARNING: [Synth 8-3331] design version1_hw_control_v1_0_0 has unconnected port btn[3]
WARNING: [Synth 8-3331] design version1_hw_control_v1_0_0 has unconnected port btn[2]
WARNING: [Synth 8-3331] design version1_hw_control_v1_0_0 has unconnected port btn[1]
INFO: [Synth 8-3886] merging instance 'U0/color_t_reg[0]' (FDRE) to 'U0/color_t_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/color_t_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/x_t_reg[1]' (FDRE) to 'U0/x_t_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/x_t_reg[2]' (FDRE) to 'U0/x_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/x_t_reg[3]' (FDRE) to 'U0/x_t_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/x_t_reg[4]' (FDRE) to 'U0/x_t_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/x_t_reg[9] )
INFO: [Synth 8-3332] Sequential element (U0/x_t_reg[9]) is unused and will be removed from module version1_hw_control_v1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/color_t_reg[1]) is unused and will be removed from module version1_hw_control_v1_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8767 ; free virtual = 20613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8382 ; free virtual = 20236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1584.551 ; gain = 444.086 ; free physical = 8381 ; free virtual = 20236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8376 ; free virtual = 20230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT5 |     4|
|5     |LUT6 |     3|
|6     |FDRE |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    27|
|2     |  U0     |control_v1 |    27|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.574 ; gain = 461.109 ; free physical = 8296 ; free virtual = 20150
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1601.574 ; gain = 128.520 ; free physical = 8345 ; free virtual = 20200
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.582 ; gain = 461.109 ; free physical = 8345 ; free virtual = 20199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

34 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1601.582 ; gain = 473.703 ; free physical = 8299 ; free virtual = 20154
INFO: [Common 17-1381] The checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/version1_hw_control_v1_0_0_synth_1/version1_hw_control_v1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_control_v1_0_0/version1_hw_control_v1_0_0.xci
INFO: [Common 17-1381] The checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/version1_hw_control_v1_0_0_synth_1/version1_hw_control_v1_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1601.582 ; gain = 0.000 ; free physical = 8324 ; free virtual = 20179
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 11:30:05 2019...
