// Seed: 1192053584
module module_0;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1
);
  wor id_3;
  wire id_4;
  logic [7:0] id_5;
  always @(posedge 1 - 1'b0 or "") id_1 = id_0;
  assign id_5[1-:1] = 1;
  assign id_3 = 1;
  id_6(
      .id_0(id_5), .id_1(id_7), .id_2(1'b0), .id_3(1)
  );
  wire id_8;
  wire id_9;
  initial id_7 <= 1;
  module_0();
endmodule
