# Logic gate

##  AND Gate

![](.gitbook/assets/image%20%286%29.png)

| X | Y | Output |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



##  **OR Gate**

![](.gitbook/assets/image%20%283%29.png)

| X | Y | Output |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

\*\*\*\*

##  **XOR gate**

![](.gitbook/assets/image%20%288%29.png)

| X | Y | Output |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

\*\*\*\*

##  **Inverter or NOT gate**

| Input | Output |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

\*\*\*\*

##  **NAND gate**

The NAND gate operates as an AND gate followed by a NOT gate.

| X | Y | Output |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

\*\*\*\*

##  **NOR gate**

 The _NOR gate_ is a combination OR gate followed by an inverter.

| X | Y | Output |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



##  **XNOR gate**

 The _XNOR \(exclusive-NOR\) gate_ is a combination XOR gate followed by an inverter.

| X | Y | Output |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



Reference: [https://whatis.techtarget.com/definition/logic-gate-AND-OR-XOR-NOT-NAND-NOR-and-XNOR](https://whatis.techtarget.com/definition/logic-gate-AND-OR-XOR-NOT-NAND-NOR-and-XNOR)

