#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Jun 26 18:18:39 2015
# Process ID: 6832
# Log file: C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1/complex_multiplier_DUC.vds
# Journal file: C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1\vivado.jou
#-----------------------------------------------------------
source complex_multiplier_DUC.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier_DUC' generated file not found 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier_DUC' generated file not found 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier_DUC' generated file not found 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_stub.vhdl'. Please regenerate to continue.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.cache/wt [current_project]
# set_property parent.project_dir C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado [current_project]
# catch { write_hwdef -file complex_multiplier_DUC.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top complex_multiplier_DUC -part xc7k325tffg900-2 -mode out_of_context
Command: synth_design -top complex_multiplier_DUC -part xc7k325tffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 236.672 ; gain = 105.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'complex_multiplier_DUC' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/synth/complex_multiplier_DUC.vhd:74]
INFO: [Synth 8-3491] module 'cmpy_v6_0' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0.vhd:109' bound to instance 'U0' of component 'cmpy_v6_0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/synth/complex_multiplier_DUC.vhd:156]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0.vhd:173]
INFO: [Synth 8-3491] module 'cmpy_v6_0_viv' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0_viv.vhd:181' bound to instance 'i_synth' of component 'cmpy_v6_0_viv' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_viv__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0_viv.vhd:256]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:301]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (1#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-638] synthesizing module 'axi_slave_2to1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_2to1' (2#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:159]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:195]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (4#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:159]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0_synth.vhd:151]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48.vhd:158]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:166]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2927]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2930]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2927]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3037]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3039]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3037]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3039]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult' (6#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_4_dsp48.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (8#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0_synth.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_viv__parameterized0' (9#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0_viv.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0__parameterized0' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/cmpy_v6_0/hdl/cmpy_v6_0.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier_DUC' (11#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/synth/complex_multiplier_DUC.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 287.625 ; gain = 156.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 522.977 ; gain = 391.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 522.977 ; gain = 391.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 522.977 ; gain = 391.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 523.770 ; gain = 392.414
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg2_a_tdata_reg' and it is trimmed from '48' to '42' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd:327]
INFO: [Synth 8-3936] Found unconnected internal register 'i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg' and it is trimmed from '48' to '42' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd:281]
INFO: [Synth 8-3936] Found unconnected internal register 'i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg2_b_tdata_reg' and it is trimmed from '48' to '42' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd:338]
INFO: [Synth 8-3936] Found unconnected internal register 'i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg' and it is trimmed from '48' to '42' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd:286]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 523.770 ; gain = 392.414
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 523.770 ; gain = 392.414
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 551.238 ; gain = 419.883
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 551.238 ; gain = 419.883
Finished Parallel Section  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 551.238 ; gain = 419.883
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 631.730 ; gain = 500.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 632.648 ; gain = 501.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg[23] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg[22] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg[21] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg[20] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg[19] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_a_tdata_reg[18] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[23] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[22] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[21] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[20] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[19] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_with_throttle.i_has_2to1.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[18] ) is unused and will be removed from module cmpy_v6_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo0/full_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_full_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo0/afull_1_reg ) is unused and will be removed from module glb_ifx_master.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 643.996 ; gain = 512.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 643.996 ; gain = 512.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 643.996 ; gain = 512.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 643.996 ; gain = 512.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT2      |     4|
|4     |LUT3      |    76|
|5     |LUT4      |     2|
|6     |LUT5      |     3|
|7     |LUT6      |    11|
|8     |SRL16E    |    39|
|9     |FDRE      |   281|
|10    |FDSE      |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 643.996 ; gain = 512.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 643.996 ; gain = 512.641
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 643.996 ; gain = 453.473
# rename_ref -prefix_all complex_multiplier_DUC_
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
# write_checkpoint -noxdef complex_multiplier_DUC.dcp
# report_utilization -file complex_multiplier_DUC_utilization_synth.rpt -pb complex_multiplier_DUC_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 643.996 ; gain = 0.000
# if { [catch {
#   file copy -force C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/complex_multiplier_DUC_synth_1/complex_multiplier_DUC.dcp C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC.dcp
#   write_verilog -force -mode synth_stub C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_stub.v
#   write_vhdl -force -mode synth_stub C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_stub.vhdl
#   write_verilog -force -mode funcsim C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_funcsim.v
#   write_vhdl -force -mode funcsim C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:19:37 2015...
