# Reading E:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Project_Fase1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:33 on May 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU8
# -- Compiling architecture Behavioral of ALU8
# End time: 17:10:33 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:55 on May 26,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU8_Tb
# -- Compiling architecture Stimulus of ALU8_tB
# -- Loading entity ALU8
# End time: 17:10:55 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.alu8_tb(stimulus)
# vsim work.alu8_tb(stimulus) 
# Start time: 17:10:58 on May 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu8_tb(stimulus)
# Loading work.alu8(behavioral)
add wave -position end  sim:/alu8_tb/s_op0
add wave -position end  sim:/alu8_tb/s_op1
add wave -position end  sim:/alu8_tb/s_res
add wave -position end  sim:/alu8_tb/s_ALUOp
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /alu8_tb/uut
run
# End time: 17:47:09 on May 26,2020, Elapsed time: 0:36:11
# Errors: 0, Warnings: 1
