// Seed: 443464155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  output wire id_42;
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_34 = 1;
  wire id_43;
  assign id_15 = 1;
  assign id_32 = !(1);
  wire id_44;
  assign id_30 = 1'd0;
  wire id_45;
  module_0(
      id_41,
      id_9,
      id_38,
      id_33,
      id_18,
      id_34,
      id_26,
      id_29,
      id_5,
      id_5,
      id_3,
      id_45,
      id_31,
      id_29,
      id_24,
      id_24,
      id_43,
      id_38,
      id_28,
      id_5,
      id_40,
      id_16
  );
  if (id_20 & 1'b0) wire id_46;
  else begin : id_47
    assign id_12 = id_31;
  end
  assign id_17[1'h0] = id_43;
  wire id_48;
  wire id_49;
endmodule
