

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ab3778937a18a2a07ea2542ed27222a6  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_8ofL2Z"
Parsing file _cuobjdump_complete_output_8ofL2Z
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PGoaXG"
Running: cat _ptx_PGoaXG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZlfARn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZlfARn --output-file  /dev/null 2> _ptx_PGoaXGinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PGoaXG _ptx2_ZlfARn _ptx_PGoaXGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 413.782990 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167016,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(167017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167492,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(167493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (167816,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(167817,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (168737,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(168738,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (168939,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(168940,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (169019,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(169020,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (169216,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(169217,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169580,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(169581,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (172167,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(172168,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (172403,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(172404,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (172750,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(172751,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (172828,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(172829,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (173740,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(173741,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (174729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(174730,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (174911,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(174912,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (175131,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(175132,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (176222,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(176223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (176401,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(176402,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (176465,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(176466,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (176596,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(176597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (177335,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(177336,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (178507,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(178508,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (179886,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(179887,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (181306,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(181307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (186268,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(186269,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (187806,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(187807,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (187862,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(187863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (189365,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(189366,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (194712,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(194713,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (194795,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(194796,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (198778,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(198779,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (199062,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(199063,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (199113,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(199114,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (199374,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(199375,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (200152,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(200153,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (206407,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(206408,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (206412,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(206413,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (209246,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(209247,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (210076,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(210077,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (211348,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(211349,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (211494,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(211495,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (213763,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(213764,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (217454,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(217455,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (218129,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(218130,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (221170,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(221171,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (221227,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(221228,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (222439,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(222440,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (222841,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(222842,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (223001,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(223002,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (224377,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(224378,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (226164,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(226165,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (229385,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(229386,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (229537,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(229538,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (231663,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(231664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (238568,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(238569,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (243965,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(243966,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (244610,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(244611,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (249570,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(249571,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (249692,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(249693,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (258506,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(258507,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (262711,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(262712,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (263295,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(263296,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (263672,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(263673,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (264526,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(264527,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (265820,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(265821,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (266337,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(266338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (274251,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(274252,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (274308,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(274309,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (274676,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(274677,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (277353,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(277354,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (293690,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(293691,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (294346,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(294347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (294577,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(294578,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (308625,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(308626,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (308679,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(308680,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (318707,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(318708,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (319120,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(319121,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (319502,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(319503,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (320580,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(320581,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (326957,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(326958,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (328868,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(328869,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (329965,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(329966,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (330031,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(330032,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (331241,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(331242,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (383179,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(383180,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (383540,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(383541,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (387012,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(387013,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (390112,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(390113,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (394036,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(394037,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (398827,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(398828,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (399519,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(399520,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (399950,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(399951,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (400169,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(400170,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (407733,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(407734,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (408036,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(408037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (414487,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(414488,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (415315,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(415316,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (416574,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(416575,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (418559,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(418560,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (418941,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(418942,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (421446,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(421447,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (431260,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(431261,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (438104,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(438105,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (439239,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(439240,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (439303,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(439304,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (440097,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(440098,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (446027,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(446028,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (446892,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(446893,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (447523,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(447524,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (447926,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(447927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (448525,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (448736,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(448737,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (449260,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(449261,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (450195,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(450196,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (451593,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(451594,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (451690,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(451691,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455522,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (456084,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (458069,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (458266,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (460448,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (460993,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (465658,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (474324,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (475101,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (475640,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (475820,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (480276,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (482868,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (483106,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (486824,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (487269,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (489845,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (490590,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (493511,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (494237,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (494517,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (495503,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (496260,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (498269,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (501403,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (503894,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (505187,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (505213,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (505272,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (508867,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (511824,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (513392,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (514275,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (515473,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (518141,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (528969,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (529030,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (552315,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (560378,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (564678,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (566885,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (567162,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (576962,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (580375,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (591900,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (594876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (595893,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (596823,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (599969,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (600977,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (605400,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (605446,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (610590,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (611920,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (612081,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (612312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (613061,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (613719,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (615996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (616924,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (618100,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (618101,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (618467,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (620191,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (620314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (620624,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (620655,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (621043,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (624853,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (625100,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (625703,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (626113,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (627157,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (632415,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (632560,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (633480,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (642426,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (642516,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (645152,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (645484,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (651320,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (651799,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (655452,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (655805,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (656185,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (657553,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (657962,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (658135,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (669438,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (675907,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (678390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (678644,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (678756,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (680504,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (681091,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (682568,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (690562,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (690928,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (695207,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (695315,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (696013,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (696327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (696765,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (699838,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (701051,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (712978,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (713981,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (731521,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (738807,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (741261,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (741319,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (750561,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (751115,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (751274,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (751803,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (751930,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (753343,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (758276,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (758307,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (760556,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (761646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #8 (761917,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (761996,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (762335,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (763230,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (767216,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (767572,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (768069,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (772694,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (773050,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (773710,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (778149,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (779098,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (787194,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #8 (788665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (790135,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (796433,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (796496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (796551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (804133,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 1.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 804134
gpu_sim_insn = 356907776
gpu_ipc =     443.8412
gpu_tot_sim_cycle = 804134
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     443.8412
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 702317
gpu_stall_icnt2sh    = 4194410
gpu_total_sim_rate=447252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993824
	L1I_total_cache_misses = 3122
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4869
L1D_cache:
	L1D_cache_core[0]: Access = 60600, Miss = 60600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 257288
	L1D_cache_core[1]: Access = 66700, Miss = 66555, Miss_rate = 0.998, Pending_hits = 35, Reservation_fails = 273656
	L1D_cache_core[2]: Access = 62900, Miss = 62900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 254143
	L1D_cache_core[3]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 261944
	L1D_cache_core[4]: Access = 64100, Miss = 64100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264093
	L1D_cache_core[5]: Access = 70100, Miss = 70100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 249322
	L1D_cache_core[6]: Access = 70200, Miss = 70200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 258863
	L1D_cache_core[7]: Access = 69600, Miss = 69600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 254087
	L1D_cache_core[8]: Access = 62200, Miss = 62200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227337
	L1D_cache_core[9]: Access = 65400, Miss = 65400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 232656
	L1D_cache_core[10]: Access = 63400, Miss = 63400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233693
	L1D_cache_core[11]: Access = 60600, Miss = 60600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253263
	L1D_cache_core[12]: Access = 62400, Miss = 62400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227429
	L1D_cache_core[13]: Access = 62400, Miss = 62400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 237167
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904255
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 35
	L1D_total_cache_reservation_fails = 3484941
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3416306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 68635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3122
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7556, 7556, 7565, 6033, 6033, 6033, 6033, 6033, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3904541
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699455
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3904541
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6424759	W0_Idle:91673	W0_Scoreboard:2182102	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5595640 {8:699455,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95125880 {136:699455,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048870 n_nop=679398 n_act=44327 n_pre=44311 n_req=140417 n_rd=212566 n_write=68268 bw_util=0.5355
n_activity=995358 dram_eff=0.5643
bk0: 10836a 805132i bk1: 13004a 769265i bk2: 13066a 777324i bk3: 14540a 753220i bk4: 12788a 792428i bk5: 12954a 777308i bk6: 12318a 763984i bk7: 14368a 725662i bk8: 13336a 784524i bk9: 15246a 764626i bk10: 11184a 805874i bk11: 12784a 778787i bk12: 13244a 769291i bk13: 15128a 733064i bk14: 13410a 770806i bk15: 14360a 761453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.84101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048870 n_nop=686310 n_act=43060 n_pre=43044 n_req=138228 n_rd=208188 n_write=68268 bw_util=0.5272
n_activity=999898 dram_eff=0.553
bk0: 12552a 780051i bk1: 11918a 789279i bk2: 14072a 763083i bk3: 12542a 793607i bk4: 13946a 774538i bk5: 11316a 814544i bk6: 14102a 734027i bk7: 12962a 754633i bk8: 13982a 776716i bk9: 12022a 811679i bk10: 12412a 790115i bk11: 11408a 807368i bk12: 14816a 749913i bk13: 13068a 769634i bk14: 14420a 760964i bk15: 12650a 802601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.25635
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048870 n_nop=676584 n_act=45726 n_pre=45710 n_req=140425 n_rd=212582 n_write=68268 bw_util=0.5355
n_activity=995889 dram_eff=0.564
bk0: 13000a 767505i bk1: 10760a 797036i bk2: 14864a 747273i bk3: 13542a 764323i bk4: 13198a 776760i bk5: 12322a 789789i bk6: 13746a 731791i bk7: 12028a 759748i bk8: 14974a 767018i bk9: 13646a 774430i bk10: 12914a 776124i bk11: 11390a 799845i bk12: 14946a 731007i bk13: 13498a 760695i bk14: 14712a 754411i bk15: 13042a 775132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.97244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x831fdb80, atomic=0 1 entries : 0x7fe17b443a00 :  mf: uid=11592833, sid01:w22, part=3, addr=0x831fdb80, load , size=128, unknown  status = IN_PARTITION_DRAM (804131), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048870 n_nop=684662 n_act=43945 n_pre=43929 n_req=138167 n_rd=208066 n_write=68268 bw_util=0.5269
n_activity=999503 dram_eff=0.5529
bk0: 11900a 789242i bk1: 12598a 770759i bk2: 12406a 794437i bk3: 13938a 756859i bk4: 11690a 811665i bk5: 13458a 775202i bk6: 12766a 756858i bk7: 14494a 726185i bk8: 12266a 810473i bk9: 13932a 774630i bk10: 11674a 806017i bk11: 12542a 783192i bk12: 12842a 774677i bk13: 15208a 738311i bk14: 12230a 803494i bk15: 14122a 761811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.42909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048870 n_nop=678906 n_act=44562 n_pre=44546 n_req=140428 n_rd=212592 n_write=68264 bw_util=0.5355
n_activity=994070 dram_eff=0.5651
bk0: 11134a 803562i bk1: 13568a 756270i bk2: 13274a 778672i bk3: 14818a 742902i bk4: 12380a 797412i bk5: 12860a 777284i bk6: 11980a 770391i bk7: 14540a 722703i bk8: 13646a 782899i bk9: 14872a 766498i bk10: 11102a 808180i bk11: 12810a 772156i bk12: 13296a 773588i bk13: 14858a 730026i bk14: 13432a 777769i bk15: 14022a 757736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.91013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1048870 n_nop=686662 n_act=42900 n_pre=42884 n_req=138212 n_rd=208160 n_write=68264 bw_util=0.5271
n_activity=999246 dram_eff=0.5533
bk0: 12770a 781749i bk1: 12088a 782353i bk2: 14006a 767518i bk3: 12290a 792217i bk4: 13594a 777906i bk5: 11056a 811829i bk6: 14046a 743615i bk7: 13142a 746328i bk8: 13872a 780157i bk9: 12422a 804501i bk10: 12322a 793922i bk11: 11410a 802792i bk12: 15284a 750307i bk13: 13192a 760603i bk14: 14442a 769588i bk15: 12224a 800440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.32179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70059, Miss = 50091, Miss_rate = 0.715, Pending_hits = 1537, Reservation_fails = 3159
L2_cache_bank[1]: Access = 80666, Miss = 56192, Miss_rate = 0.697, Pending_hits = 2322, Reservation_fails = 13769
L2_cache_bank[2]: Access = 80681, Miss = 55151, Miss_rate = 0.684, Pending_hits = 2349, Reservation_fails = 9544
L2_cache_bank[3]: Access = 70066, Miss = 48943, Miss_rate = 0.699, Pending_hits = 1760, Reservation_fails = 4204
L2_cache_bank[4]: Access = 80696, Miss = 56177, Miss_rate = 0.696, Pending_hits = 2258, Reservation_fails = 15272
L2_cache_bank[5]: Access = 70033, Miss = 50114, Miss_rate = 0.716, Pending_hits = 1569, Reservation_fails = 3044
L2_cache_bank[6]: Access = 70096, Miss = 48887, Miss_rate = 0.697, Pending_hits = 1815, Reservation_fails = 3069
L2_cache_bank[7]: Access = 80652, Miss = 55146, Miss_rate = 0.684, Pending_hits = 2371, Reservation_fails = 13082
L2_cache_bank[8]: Access = 70061, Miss = 50122, Miss_rate = 0.715, Pending_hits = 1509, Reservation_fails = 2438
L2_cache_bank[9]: Access = 80666, Miss = 56174, Miss_rate = 0.696, Pending_hits = 2307, Reservation_fails = 14952
L2_cache_bank[10]: Access = 80653, Miss = 55168, Miss_rate = 0.684, Pending_hits = 2273, Reservation_fails = 10725
L2_cache_bank[11]: Access = 70066, Miss = 48912, Miss_rate = 0.698, Pending_hits = 1813, Reservation_fails = 3156
L2_total_cache_accesses = 904395
L2_total_cache_misses = 631077
L2_total_cache_miss_rate = 0.6978
L2_total_cache_pending_hits = 23883
L2_total_cache_reservation_fails = 96414
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 249331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 426267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25911
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 539
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.262

icnt_total_pkts_mem_to_simt=3702775
icnt_total_pkts_simt_to_mem=1723595
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4757
	minimum = 6
	maximum = 475
Network latency average = 19.3551
	minimum = 6
	maximum = 471
Slowest packet = 1015872
Flit latency average = 15.7872
	minimum = 6
	maximum = 414
Slowest flit = 1397338
Fragmentation average = 0.0615351
	minimum = 0
	maximum = 388
Injected packet rate average = 0.086514
	minimum = 0.075373 (at node 0)
	maximum = 0.100351 (at node 18)
Accepted packet rate average = 0.086514
	minimum = 0.075373 (at node 0)
	maximum = 0.100351 (at node 18)
Injected flit rate average = 0.259542
	minimum = 0.143023 (at node 0)
	maximum = 0.416856 (at node 18)
Accepted flit rate average= 0.259542
	minimum = 0.171983 (at node 19)
	maximum = 0.357217 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.4757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 475 (1 samples)
Network latency average = 19.3551 (1 samples)
	minimum = 6 (1 samples)
	maximum = 471 (1 samples)
Flit latency average = 15.7872 (1 samples)
	minimum = 6 (1 samples)
	maximum = 414 (1 samples)
Fragmentation average = 0.0615351 (1 samples)
	minimum = 0 (1 samples)
	maximum = 388 (1 samples)
Injected packet rate average = 0.086514 (1 samples)
	minimum = 0.075373 (1 samples)
	maximum = 0.100351 (1 samples)
Accepted packet rate average = 0.086514 (1 samples)
	minimum = 0.075373 (1 samples)
	maximum = 0.100351 (1 samples)
Injected flit rate average = 0.259542 (1 samples)
	minimum = 0.143023 (1 samples)
	maximum = 0.416856 (1 samples)
Accepted flit rate average = 0.259542 (1 samples)
	minimum = 0.171983 (1 samples)
	maximum = 0.357217 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 18 sec (798 sec)
gpgpu_simulation_rate = 447252 (inst/sec)
gpgpu_simulation_rate = 1007 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 798386.812500 (ms) 

Copy u2 to host: 371.184998 (ms) 

1x Gold_laplace3d: 13.147000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
