# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/qcom,ipq4019-mdio.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm IPQ40xx MDIO Controller Device Tree Bindings

maintainers:
  - Robert Marko <robert.marko@sartura.hr>

allOf:
  - $ref: "mdio.yaml#"

properties:
  compatible:
<<<<<<< HEAD
<<<<<<< HEAD
    enum:
      - qcom,ipq4019-mdio
      - qcom,ipq5018-mdio
=======
    const: qcom,ipq4019-mdio
>>>>>>> d5cf6b5674f37a44bbece21e8ef09dbcf9515554
=======
    enum:
      - qcom,ipq4019-mdio
      - qcom,ipq5018-mdio
>>>>>>> a8fa06cfb065a2e9663fe7ce32162762b5fcef5b

  "#address-cells":
    const: 1

  "#size-cells":
    const: 0

  reg:
<<<<<<< HEAD
<<<<<<< HEAD
=======
>>>>>>> a8fa06cfb065a2e9663fe7ce32162762b5fcef5b
    minItems: 1
    maxItems: 2
    description:
      the first Address and length of the register set for the MDIO controller.
      the second Address and length of the register for ethernet LDO, this second
      address range is only required by the platform IPQ50xx.

  clocks:
<<<<<<< HEAD
    maxItems: 1
    description: |
      MDIO clock source frequency fixed to 100MHZ, this clock should be specified
      by the platform IPQ807x, IPQ60xx and IPQ50xx.
=======
    maxItems: 1
>>>>>>> d5cf6b5674f37a44bbece21e8ef09dbcf9515554
=======
    maxItems: 1
    description: |
      MDIO clock source frequency fixed to 100MHZ, this clock should be specified
      by the platform IPQ807x, IPQ60xx and IPQ50xx.
>>>>>>> a8fa06cfb065a2e9663fe7ce32162762b5fcef5b

required:
  - compatible
  - reg
  - "#address-cells"
  - "#size-cells"

unevaluatedProperties: false

examples:
  - |
    mdio@90000 {
      #address-cells = <1>;
      #size-cells = <0>;
      compatible = "qcom,ipq4019-mdio";
      reg = <0x90000 0x64>;

      ethphy0: ethernet-phy@0 {
        reg = <0>;
      };

      ethphy1: ethernet-phy@1 {
        reg = <1>;
      };

      ethphy2: ethernet-phy@2 {
        reg = <2>;
      };

      ethphy3: ethernet-phy@3 {
        reg = <3>;
      };

      ethphy4: ethernet-phy@4 {
        reg = <4>;
      };
    };
