// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer8_out_dout,
        layer8_out_empty_n,
        layer8_out_read,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer10_out_din,
        layer10_out_full_n,
        layer10_out_write,
        layer10_out_num_data_valid,
        layer10_out_fifo_cap,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [99:0] layer8_out_dout;
input   layer8_out_empty_n;
output   layer8_out_read;
input  [5:0] layer8_out_num_data_valid;
input  [5:0] layer8_out_fifo_cap;
output  [29:0] layer10_out_din;
input   layer10_out_full_n;
output   layer10_out_write;
input  [5:0] layer10_out_num_data_valid;
input  [5:0] layer10_out_fifo_cap;
output   start_out;
output   start_write;

reg ap_idle;
reg layer8_out_read;
reg layer10_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln41_fu_1104_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer8_out_blk_n;
reg    layer10_out_blk_n;
reg   [4:0] i1_fu_130;
wire   [4:0] i_fu_1098_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i1_load;
wire   [19:0] trunc_ln44_fu_155_p1;
wire   [2:0] trunc_ln52_fu_231_p1;
wire   [0:0] tmp_3_fu_249_p3;
wire   [0:0] icmp_ln52_fu_235_p2;
wire   [0:0] or_ln52_fu_257_p2;
wire   [0:0] tmp_1_fu_223_p3;
wire   [0:0] and_ln52_fu_263_p2;
wire   [5:0] trunc_ln1_fu_213_p4;
wire   [5:0] zext_ln52_fu_269_p1;
wire   [9:0] tmp_5_fu_279_p4;
wire   [5:0] add_ln52_fu_273_p2;
wire   [0:0] tmp_2_fu_241_p3;
wire   [0:0] tmp_4_fu_295_p3;
wire   [0:0] not_tmp_3_fu_303_p2;
wire   [0:0] icmp_ln52_1_fu_289_p2;
wire   [0:0] and_ln52_4_fu_309_p2;
wire   [0:0] empty_fu_315_p2;
wire   [0:0] tmp_fu_205_p3;
wire   [0:0] xor_ln52_fu_327_p2;
wire   [0:0] or_ln52_1_fu_321_p2;
wire   [5:0] select_ln52_fu_339_p3;
wire   [0:0] or_ln52_2_fu_333_p2;
wire   [5:0] select_ln52_1_fu_347_p3;
wire   [0:0] icmp_ln51_fu_199_p2;
wire   [5:0] select_ln52_2_fu_355_p3;
wire   [19:0] trunc_ln44_2_fu_159_p4;
wire   [2:0] tmp_9_fu_403_p4;
wire   [0:0] tmp_10_fu_427_p3;
wire   [0:0] icmp_ln52_2_fu_413_p2;
wire   [0:0] or_ln52_3_fu_435_p2;
wire   [0:0] tmp_7_fu_395_p3;
wire   [0:0] and_ln52_1_fu_441_p2;
wire   [5:0] trunc_ln52_2_fu_385_p4;
wire   [5:0] zext_ln52_1_fu_447_p1;
wire   [9:0] tmp_s_fu_457_p4;
wire   [5:0] add_ln52_1_fu_451_p2;
wire   [0:0] tmp_8_fu_419_p3;
wire   [0:0] tmp_11_fu_473_p3;
wire   [0:0] not_tmp_10_fu_481_p2;
wire   [0:0] icmp_ln52_3_fu_467_p2;
wire   [0:0] and_ln52_6_fu_487_p2;
wire   [0:0] empty_38_fu_493_p2;
wire   [0:0] tmp_6_fu_377_p3;
wire   [0:0] xor_ln52_1_fu_505_p2;
wire   [0:0] or_ln52_4_fu_499_p2;
wire   [5:0] select_ln52_3_fu_517_p3;
wire   [0:0] or_ln52_5_fu_511_p2;
wire   [5:0] select_ln52_4_fu_525_p3;
wire   [0:0] icmp_ln51_1_fu_371_p2;
wire   [5:0] select_ln52_5_fu_533_p3;
wire   [19:0] trunc_ln44_3_fu_169_p4;
wire   [2:0] tmp_14_fu_581_p4;
wire   [0:0] tmp_16_fu_605_p3;
wire   [0:0] icmp_ln52_4_fu_591_p2;
wire   [0:0] or_ln52_6_fu_613_p2;
wire   [0:0] tmp_13_fu_573_p3;
wire   [0:0] and_ln52_2_fu_619_p2;
wire   [5:0] trunc_ln52_3_fu_563_p4;
wire   [5:0] zext_ln52_2_fu_625_p1;
wire   [9:0] tmp_17_fu_635_p4;
wire   [5:0] add_ln52_2_fu_629_p2;
wire   [0:0] tmp_15_fu_597_p3;
wire   [0:0] tmp_18_fu_651_p3;
wire   [0:0] not_tmp_17_fu_659_p2;
wire   [0:0] icmp_ln52_5_fu_645_p2;
wire   [0:0] and_ln52_8_fu_665_p2;
wire   [0:0] empty_39_fu_671_p2;
wire   [0:0] tmp_12_fu_555_p3;
wire   [0:0] xor_ln52_2_fu_683_p2;
wire   [0:0] or_ln52_7_fu_677_p2;
wire   [5:0] select_ln52_6_fu_695_p3;
wire   [0:0] or_ln52_8_fu_689_p2;
wire   [5:0] select_ln52_7_fu_703_p3;
wire   [0:0] icmp_ln51_2_fu_549_p2;
wire   [5:0] select_ln52_8_fu_711_p3;
wire   [19:0] trunc_ln44_4_fu_179_p4;
wire   [2:0] tmp_21_fu_759_p4;
wire   [0:0] tmp_23_fu_783_p3;
wire   [0:0] icmp_ln52_6_fu_769_p2;
wire   [0:0] or_ln52_9_fu_791_p2;
wire   [0:0] tmp_20_fu_751_p3;
wire   [0:0] and_ln52_3_fu_797_p2;
wire   [5:0] trunc_ln52_4_fu_741_p4;
wire   [5:0] zext_ln52_3_fu_803_p1;
wire   [9:0] tmp_24_fu_813_p4;
wire   [5:0] add_ln52_3_fu_807_p2;
wire   [0:0] tmp_22_fu_775_p3;
wire   [0:0] tmp_25_fu_829_p3;
wire   [0:0] not_tmp_24_fu_837_p2;
wire   [0:0] icmp_ln52_7_fu_823_p2;
wire   [0:0] and_ln52_10_fu_843_p2;
wire   [0:0] empty_40_fu_849_p2;
wire   [0:0] tmp_19_fu_733_p3;
wire   [0:0] xor_ln52_3_fu_861_p2;
wire   [0:0] or_ln52_10_fu_855_p2;
wire   [5:0] select_ln52_9_fu_873_p3;
wire   [0:0] or_ln52_11_fu_867_p2;
wire   [5:0] select_ln52_10_fu_881_p3;
wire   [0:0] icmp_ln51_3_fu_727_p2;
wire   [5:0] select_ln52_11_fu_889_p3;
wire   [19:0] trunc_ln44_5_fu_189_p4;
wire   [2:0] tmp_28_fu_937_p4;
wire   [0:0] tmp_30_fu_961_p3;
wire   [0:0] icmp_ln52_8_fu_947_p2;
wire   [0:0] or_ln52_12_fu_969_p2;
wire   [0:0] tmp_27_fu_929_p3;
wire   [0:0] and_ln52_5_fu_975_p2;
wire   [5:0] trunc_ln52_5_fu_919_p4;
wire   [5:0] zext_ln52_4_fu_981_p1;
wire   [9:0] tmp_31_fu_991_p4;
wire   [5:0] add_ln52_4_fu_985_p2;
wire   [0:0] tmp_29_fu_953_p3;
wire   [0:0] tmp_32_fu_1007_p3;
wire   [0:0] not_tmp_31_fu_1015_p2;
wire   [0:0] icmp_ln52_9_fu_1001_p2;
wire   [0:0] and_ln52_11_fu_1021_p2;
wire   [0:0] empty_41_fu_1027_p2;
wire   [0:0] tmp_26_fu_911_p3;
wire   [0:0] xor_ln52_4_fu_1039_p2;
wire   [0:0] or_ln52_13_fu_1033_p2;
wire   [5:0] select_ln52_12_fu_1051_p3;
wire   [0:0] or_ln52_14_fu_1045_p2;
wire   [5:0] select_ln52_13_fu_1059_p3;
wire   [0:0] icmp_ln51_4_fu_905_p2;
wire   [5:0] select_ln52_14_fu_1067_p3;
wire   [5:0] out_data_4_fu_1075_p3;
wire   [5:0] out_data_3_fu_897_p3;
wire   [5:0] out_data_2_fu_719_p3;
wire   [5:0] out_data_1_fu_541_p3;
wire   [5:0] out_data_fu_363_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
#0 i1_fu_130 = 5'd0;
end

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_fu_130 <= i_fu_1098_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_1104_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i1_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i1_load = i1_fu_130;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer10_out_blk_n = layer10_out_full_n;
    end else begin
        layer10_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        layer10_out_write = 1'b1;
    end else begin
        layer10_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer8_out_blk_n = layer8_out_empty_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        layer8_out_read = 1'b1;
    end else begin
        layer8_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln52_1_fu_451_p2 = (trunc_ln52_2_fu_385_p4 + zext_ln52_1_fu_447_p1);

assign add_ln52_2_fu_629_p2 = (trunc_ln52_3_fu_563_p4 + zext_ln52_2_fu_625_p1);

assign add_ln52_3_fu_807_p2 = (trunc_ln52_4_fu_741_p4 + zext_ln52_3_fu_803_p1);

assign add_ln52_4_fu_985_p2 = (trunc_ln52_5_fu_919_p4 + zext_ln52_4_fu_981_p1);

assign add_ln52_fu_273_p2 = (trunc_ln1_fu_213_p4 + zext_ln52_fu_269_p1);

assign and_ln52_10_fu_843_p2 = (tmp_25_fu_829_p3 | not_tmp_24_fu_837_p2);

assign and_ln52_11_fu_1021_p2 = (tmp_32_fu_1007_p3 | not_tmp_31_fu_1015_p2);

assign and_ln52_1_fu_441_p2 = (tmp_7_fu_395_p3 & or_ln52_3_fu_435_p2);

assign and_ln52_2_fu_619_p2 = (tmp_13_fu_573_p3 & or_ln52_6_fu_613_p2);

assign and_ln52_3_fu_797_p2 = (tmp_20_fu_751_p3 & or_ln52_9_fu_791_p2);

assign and_ln52_4_fu_309_p2 = (tmp_4_fu_295_p3 | not_tmp_3_fu_303_p2);

assign and_ln52_5_fu_975_p2 = (tmp_27_fu_929_p3 & or_ln52_12_fu_969_p2);

assign and_ln52_6_fu_487_p2 = (tmp_11_fu_473_p3 | not_tmp_10_fu_481_p2);

assign and_ln52_8_fu_665_p2 = (tmp_18_fu_651_p3 | not_tmp_17_fu_659_p2);

assign and_ln52_fu_263_p2 = (tmp_1_fu_223_p3 & or_ln52_fu_257_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | (ap_done_reg == 1'b1) | (layer10_out_full_n == 1'b0) | (layer8_out_empty_n == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign empty_38_fu_493_p2 = (icmp_ln52_3_fu_467_p2 & and_ln52_6_fu_487_p2);

assign empty_39_fu_671_p2 = (icmp_ln52_5_fu_645_p2 & and_ln52_8_fu_665_p2);

assign empty_40_fu_849_p2 = (icmp_ln52_7_fu_823_p2 & and_ln52_10_fu_843_p2);

assign empty_41_fu_1027_p2 = (icmp_ln52_9_fu_1001_p2 & and_ln52_11_fu_1021_p2);

assign empty_fu_315_p2 = (icmp_ln52_1_fu_289_p2 & and_ln52_4_fu_309_p2);

assign i_fu_1098_p2 = (ap_sig_allocacmp_i1_load + 5'd1);

assign icmp_ln41_fu_1104_p2 = ((ap_sig_allocacmp_i1_load == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_371_p2 = (($signed(trunc_ln44_2_fu_159_p4) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_549_p2 = (($signed(trunc_ln44_3_fu_169_p4) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_727_p2 = (($signed(trunc_ln44_4_fu_179_p4) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_4_fu_905_p2 = (($signed(trunc_ln44_5_fu_189_p4) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_199_p2 = (($signed(trunc_ln44_fu_155_p1) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_289_p2 = ((tmp_5_fu_279_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_2_fu_413_p2 = ((tmp_9_fu_403_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_3_fu_467_p2 = ((tmp_s_fu_457_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_4_fu_591_p2 = ((tmp_14_fu_581_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_5_fu_645_p2 = ((tmp_17_fu_635_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_6_fu_769_p2 = ((tmp_21_fu_759_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_7_fu_823_p2 = ((tmp_24_fu_813_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_8_fu_947_p2 = ((tmp_28_fu_937_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_9_fu_1001_p2 = ((tmp_31_fu_991_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_235_p2 = ((trunc_ln52_fu_231_p1 != 3'd0) ? 1'b1 : 1'b0);

assign layer10_out_din = {{{{{out_data_4_fu_1075_p3}, {out_data_3_fu_897_p3}}, {out_data_2_fu_719_p3}}, {out_data_1_fu_541_p3}}, {out_data_fu_363_p3}};

assign not_tmp_10_fu_481_p2 = (tmp_8_fu_419_p3 ^ 1'd1);

assign not_tmp_17_fu_659_p2 = (tmp_15_fu_597_p3 ^ 1'd1);

assign not_tmp_24_fu_837_p2 = (tmp_22_fu_775_p3 ^ 1'd1);

assign not_tmp_31_fu_1015_p2 = (tmp_29_fu_953_p3 ^ 1'd1);

assign not_tmp_3_fu_303_p2 = (tmp_2_fu_241_p3 ^ 1'd1);

assign or_ln52_10_fu_855_p2 = (tmp_19_fu_733_p3 | empty_40_fu_849_p2);

assign or_ln52_11_fu_867_p2 = (xor_ln52_3_fu_861_p2 | tmp_19_fu_733_p3);

assign or_ln52_12_fu_969_p2 = (tmp_30_fu_961_p3 | icmp_ln52_8_fu_947_p2);

assign or_ln52_13_fu_1033_p2 = (tmp_26_fu_911_p3 | empty_41_fu_1027_p2);

assign or_ln52_14_fu_1045_p2 = (xor_ln52_4_fu_1039_p2 | tmp_26_fu_911_p3);

assign or_ln52_1_fu_321_p2 = (tmp_fu_205_p3 | empty_fu_315_p2);

assign or_ln52_2_fu_333_p2 = (xor_ln52_fu_327_p2 | tmp_fu_205_p3);

assign or_ln52_3_fu_435_p2 = (tmp_10_fu_427_p3 | icmp_ln52_2_fu_413_p2);

assign or_ln52_4_fu_499_p2 = (tmp_6_fu_377_p3 | empty_38_fu_493_p2);

assign or_ln52_5_fu_511_p2 = (xor_ln52_1_fu_505_p2 | tmp_6_fu_377_p3);

assign or_ln52_6_fu_613_p2 = (tmp_16_fu_605_p3 | icmp_ln52_4_fu_591_p2);

assign or_ln52_7_fu_677_p2 = (tmp_12_fu_555_p3 | empty_39_fu_671_p2);

assign or_ln52_8_fu_689_p2 = (xor_ln52_2_fu_683_p2 | tmp_12_fu_555_p3);

assign or_ln52_9_fu_791_p2 = (tmp_23_fu_783_p3 | icmp_ln52_6_fu_769_p2);

assign or_ln52_fu_257_p2 = (tmp_3_fu_249_p3 | icmp_ln52_fu_235_p2);

assign out_data_1_fu_541_p3 = ((icmp_ln51_1_fu_371_p2[0:0] == 1'b1) ? select_ln52_5_fu_533_p3 : 6'd0);

assign out_data_2_fu_719_p3 = ((icmp_ln51_2_fu_549_p2[0:0] == 1'b1) ? select_ln52_8_fu_711_p3 : 6'd0);

assign out_data_3_fu_897_p3 = ((icmp_ln51_3_fu_727_p2[0:0] == 1'b1) ? select_ln52_11_fu_889_p3 : 6'd0);

assign out_data_4_fu_1075_p3 = ((icmp_ln51_4_fu_905_p2[0:0] == 1'b1) ? select_ln52_14_fu_1067_p3 : 6'd0);

assign out_data_fu_363_p3 = ((icmp_ln51_fu_199_p2[0:0] == 1'b1) ? select_ln52_2_fu_355_p3 : 6'd0);

assign select_ln52_10_fu_881_p3 = ((or_ln52_10_fu_855_p2[0:0] == 1'b1) ? select_ln52_9_fu_873_p3 : 6'd63);

assign select_ln52_11_fu_889_p3 = ((or_ln52_11_fu_867_p2[0:0] == 1'b1) ? select_ln52_10_fu_881_p3 : add_ln52_3_fu_807_p2);

assign select_ln52_12_fu_1051_p3 = ((tmp_26_fu_911_p3[0:0] == 1'b1) ? 6'd0 : add_ln52_4_fu_985_p2);

assign select_ln52_13_fu_1059_p3 = ((or_ln52_13_fu_1033_p2[0:0] == 1'b1) ? select_ln52_12_fu_1051_p3 : 6'd63);

assign select_ln52_14_fu_1067_p3 = ((or_ln52_14_fu_1045_p2[0:0] == 1'b1) ? select_ln52_13_fu_1059_p3 : add_ln52_4_fu_985_p2);

assign select_ln52_1_fu_347_p3 = ((or_ln52_1_fu_321_p2[0:0] == 1'b1) ? select_ln52_fu_339_p3 : 6'd63);

assign select_ln52_2_fu_355_p3 = ((or_ln52_2_fu_333_p2[0:0] == 1'b1) ? select_ln52_1_fu_347_p3 : add_ln52_fu_273_p2);

assign select_ln52_3_fu_517_p3 = ((tmp_6_fu_377_p3[0:0] == 1'b1) ? 6'd0 : add_ln52_1_fu_451_p2);

assign select_ln52_4_fu_525_p3 = ((or_ln52_4_fu_499_p2[0:0] == 1'b1) ? select_ln52_3_fu_517_p3 : 6'd63);

assign select_ln52_5_fu_533_p3 = ((or_ln52_5_fu_511_p2[0:0] == 1'b1) ? select_ln52_4_fu_525_p3 : add_ln52_1_fu_451_p2);

assign select_ln52_6_fu_695_p3 = ((tmp_12_fu_555_p3[0:0] == 1'b1) ? 6'd0 : add_ln52_2_fu_629_p2);

assign select_ln52_7_fu_703_p3 = ((or_ln52_7_fu_677_p2[0:0] == 1'b1) ? select_ln52_6_fu_695_p3 : 6'd63);

assign select_ln52_8_fu_711_p3 = ((or_ln52_8_fu_689_p2[0:0] == 1'b1) ? select_ln52_7_fu_703_p3 : add_ln52_2_fu_629_p2);

assign select_ln52_9_fu_873_p3 = ((tmp_19_fu_733_p3[0:0] == 1'b1) ? 6'd0 : add_ln52_3_fu_807_p2);

assign select_ln52_fu_339_p3 = ((tmp_fu_205_p3[0:0] == 1'b1) ? 6'd0 : add_ln52_fu_273_p2);

assign start_out = real_start;

assign tmp_10_fu_427_p3 = layer8_out_dout[32'd24];

assign tmp_11_fu_473_p3 = add_ln52_1_fu_451_p2[32'd5];

assign tmp_12_fu_555_p3 = layer8_out_dout[32'd59];

assign tmp_13_fu_573_p3 = layer8_out_dout[32'd43];

assign tmp_14_fu_581_p4 = {{layer8_out_dout[42:40]}};

assign tmp_15_fu_597_p3 = layer8_out_dout[32'd49];

assign tmp_16_fu_605_p3 = layer8_out_dout[32'd44];

assign tmp_17_fu_635_p4 = {{layer8_out_dout[59:50]}};

assign tmp_18_fu_651_p3 = add_ln52_2_fu_629_p2[32'd5];

assign tmp_19_fu_733_p3 = layer8_out_dout[32'd79];

assign tmp_1_fu_223_p3 = layer8_out_dout[32'd3];

assign tmp_20_fu_751_p3 = layer8_out_dout[32'd63];

assign tmp_21_fu_759_p4 = {{layer8_out_dout[62:60]}};

assign tmp_22_fu_775_p3 = layer8_out_dout[32'd69];

assign tmp_23_fu_783_p3 = layer8_out_dout[32'd64];

assign tmp_24_fu_813_p4 = {{layer8_out_dout[79:70]}};

assign tmp_25_fu_829_p3 = add_ln52_3_fu_807_p2[32'd5];

assign tmp_26_fu_911_p3 = layer8_out_dout[32'd99];

assign tmp_27_fu_929_p3 = layer8_out_dout[32'd83];

assign tmp_28_fu_937_p4 = {{layer8_out_dout[82:80]}};

assign tmp_29_fu_953_p3 = layer8_out_dout[32'd89];

assign tmp_2_fu_241_p3 = layer8_out_dout[32'd9];

assign tmp_30_fu_961_p3 = layer8_out_dout[32'd84];

assign tmp_31_fu_991_p4 = {{layer8_out_dout[99:90]}};

assign tmp_32_fu_1007_p3 = add_ln52_4_fu_985_p2[32'd5];

assign tmp_3_fu_249_p3 = layer8_out_dout[32'd4];

assign tmp_4_fu_295_p3 = add_ln52_fu_273_p2[32'd5];

assign tmp_5_fu_279_p4 = {{layer8_out_dout[19:10]}};

assign tmp_6_fu_377_p3 = layer8_out_dout[32'd39];

assign tmp_7_fu_395_p3 = layer8_out_dout[32'd23];

assign tmp_8_fu_419_p3 = layer8_out_dout[32'd29];

assign tmp_9_fu_403_p4 = {{layer8_out_dout[22:20]}};

assign tmp_fu_205_p3 = layer8_out_dout[32'd19];

assign tmp_s_fu_457_p4 = {{layer8_out_dout[39:30]}};

assign trunc_ln1_fu_213_p4 = {{layer8_out_dout[9:4]}};

assign trunc_ln44_2_fu_159_p4 = {{layer8_out_dout[39:20]}};

assign trunc_ln44_3_fu_169_p4 = {{layer8_out_dout[59:40]}};

assign trunc_ln44_4_fu_179_p4 = {{layer8_out_dout[79:60]}};

assign trunc_ln44_5_fu_189_p4 = {{layer8_out_dout[99:80]}};

assign trunc_ln44_fu_155_p1 = layer8_out_dout[19:0];

assign trunc_ln52_2_fu_385_p4 = {{layer8_out_dout[29:24]}};

assign trunc_ln52_3_fu_563_p4 = {{layer8_out_dout[49:44]}};

assign trunc_ln52_4_fu_741_p4 = {{layer8_out_dout[69:64]}};

assign trunc_ln52_5_fu_919_p4 = {{layer8_out_dout[89:84]}};

assign trunc_ln52_fu_231_p1 = layer8_out_dout[2:0];

assign xor_ln52_1_fu_505_p2 = (empty_38_fu_493_p2 ^ 1'd1);

assign xor_ln52_2_fu_683_p2 = (empty_39_fu_671_p2 ^ 1'd1);

assign xor_ln52_3_fu_861_p2 = (empty_40_fu_849_p2 ^ 1'd1);

assign xor_ln52_4_fu_1039_p2 = (empty_41_fu_1027_p2 ^ 1'd1);

assign xor_ln52_fu_327_p2 = (empty_fu_315_p2 ^ 1'd1);

assign zext_ln52_1_fu_447_p1 = and_ln52_1_fu_441_p2;

assign zext_ln52_2_fu_625_p1 = and_ln52_2_fu_619_p2;

assign zext_ln52_3_fu_803_p1 = and_ln52_3_fu_797_p2;

assign zext_ln52_4_fu_981_p1 = and_ln52_5_fu_975_p2;

assign zext_ln52_fu_269_p1 = and_ln52_fu_263_p2;

endmodule //myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
