Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Mar 23 18:44:57 2016

drc -z memory_top.ncd memory_top.pcf

WARNING:PhysDesignRules:367 - The signal <RamWait_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
