Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c91f3d849e3946338c06a003df075b62 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ieee754_fp_adder_subtractor_behav xil_defaultlib.ieee754_fp_adder_subtractor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.ieee754_fp_adder_subtractor
Built simulation snapshot ieee754_fp_adder_subtractor_behav
