{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450801933582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450801933582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 14:32:13 2015 " "Processing started: Tue Dec 22 14:32:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450801933582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450801933582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste_GSM -c teste_GSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste_GSM -c teste_GSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450801933598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450801934427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_gsm.v 1 1 " "Found 1 design units, including 1 entities, in source file teste_gsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_GSM " "Found entity 1: teste_GSM" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async_transmitter.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/async_transmitter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "async_receiver.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/async_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assertion_error.v 1 1 " "Found 1 design units, including 1 entities, in source file assertion_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASSERTION_ERROR " "Found entity 1: ASSERTION_ERROR" {  } { { "ASSERTION_ERROR.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/ASSERTION_ERROR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "BaudTickGen.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/BaudTickGen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificacao_erro.v 1 1 " "Found 1 design units, including 1 entities, in source file verificacao_erro.v" { { "Info" "ISGN_ENTITY_NAME" "1 verificacao_erro " "Found entity 1: verificacao_erro" {  } { { "verificacao_erro.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/verificacao_erro.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934630 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Reset_Delay.v " "Can't analyze file -- file output_files/Reset_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1450801934646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/Reset_Delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934661 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl_LCD " "Found entity 1: Ctrl_LCD" {  } { { "Ctrl_LCD.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/Ctrl_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450801934677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450801934677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste_GSM " "Elaborating entity \"teste_GSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450801934911 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "erro teste_GSM.v(36) " "Output port \"erro\" at teste_GSM.v(36) has no driver" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450801934943 "|teste_GSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl_LCD Ctrl_LCD:LCD " "Elaborating entity \"Ctrl_LCD\" for hierarchy \"Ctrl_LCD:LCD\"" {  } { { "teste_GSM.v" "LCD" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Ctrl_LCD:LCD\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Ctrl_LCD:LCD\|Reset_Delay:r0\"" {  } { { "Ctrl_LCD.v" "r0" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/Ctrl_LCD.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display Ctrl_LCD:LCD\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"Ctrl_LCD:LCD\|LCD_Display:u1\"" {  } { { "Ctrl_LCD.v" "u1" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/Ctrl_LCD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string Ctrl_LCD:LCD\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"Ctrl_LCD:LCD\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:RX_arduino " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:RX_arduino\"" {  } { { "teste_GSM.v" "RX_arduino" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:RX_arduino\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:RX_arduino\|BaudTickGen:tickgen\"" {  } { { "async_receiver.v" "tickgen" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/async_receiver.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:TX_arduino " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:TX_arduino\"" {  } { { "teste_GSM.v" "TX_arduino" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:TX_arduino\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:TX_arduino\|BaudTickGen:tickgen\"" {  } { { "async_transmitter.v" "tickgen" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/async_transmitter.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450801935161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450801936474 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"Ctrl_LCD:LCD\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/LCD_Display.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801936771 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1450801936771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450801936771 "|teste_GSM|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450801936771 "|teste_GSM|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450801936771 "|teste_GSM|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_TX_data\[7\] GND " "Pin \"led_TX_data\[7\]\" is stuck at GND" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450801936771 "|teste_GSM|led_TX_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "erro\[0\] GND " "Pin \"erro\[0\]\" is stuck at GND" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450801936771 "|teste_GSM|erro[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "erro\[1\] GND " "Pin \"erro\[1\]\" is stuck at GND" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450801936771 "|teste_GSM|erro[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450801936771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450801939269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450801939629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801939629 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "teste_GSM.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste_GSM/teste_GSM.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450801939816 "|teste_GSM|switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450801939816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "771 " "Implemented 771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450801939816 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450801939816 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1450801939816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450801939816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450801939816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450801939848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 14:32:19 2015 " "Processing ended: Tue Dec 22 14:32:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450801939848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450801939848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450801939848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450801939848 ""}
