#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  8 20:03:50 2023
# Process ID: 4060
# Current directory: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18972 D:\Study in SUSTech\Second semester of junior year\Digital system design\lab\lab2\exercise6\16_bit_multiplier\16_bit_multiplier.xpr
# Log file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/vivado.log
# Journal file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/installation/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Study -notrace
couldn't read file "D:/Study": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May  8 20:07:01 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.426 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon May  8 20:08:04 2023] Launched synth_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon May  8 20:08:41 2023] Launched impl_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1245.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.578 ; gain = 432.152
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_func_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Study -notrace
couldn't read file "D:/Study": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May  8 20:10:16 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_synth -key {Post-Synthesis:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1948.000 ; gain = 933.574
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Study -notrace
couldn't read file "D:/Study": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May  8 20:10:44 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_synth -key {Post-Synthesis:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1956.203 ; gain = 8.203
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1956.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1990.266 ; gain = 1.340
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1990.266 ; gain = 1.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_func_impl

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Study -notrace
couldn't read file "D:/Study": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May  8 20:11:16 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_impl -key {Post-Implementation:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.539 ; gain = 140.281
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_impl

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Study -notrace
couldn't read file "D:/Study": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May  8 20:11:32 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_impl -key {Post-Implementation:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.262 ; gain = 9.723
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
current_sim simulation_4
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2106.996 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_synth -key {Post-Synthesis:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2106.996 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_synth -key {Post-Synthesis:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2107.625 ; gain = 0.629
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_impl -key {Post-Implementation:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.027 ; gain = 17.219
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.combinational_design [combinational_design_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_impl -key {Post-Implementation:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2127.426 ; gain = 2.398
close_design
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim/simulate.log"
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/improved_combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'improved_combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.improved_combinational_design [improved_combinational_design_de...]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2167.359 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon May  8 20:48:53 2023] Launched synth_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May  8 20:49:30 2023] Launched impl_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/impl_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2167.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/improved_combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'improved_combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.improved_combinational_design [improved_combinational_design_de...]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_synth -key {Post-Synthesis:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2167.359 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/improved_combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'improved_combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.improved_combinational_design [improved_combinational_design_de...]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_synth -key {Post-Synthesis:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.359 ; gain = 0.000
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2167.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2167.359 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2167.359 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2167.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/improved_combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'improved_combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.improved_combinational_design [improved_combinational_design_de...]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_impl -key {Post-Implementation:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.656 ; gain = 48.297
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/improved_combinational_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'improved_combinational_design'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.improved_combinational_design [improved_combinational_design_de...]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_impl -key {Post-Implementation:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2228.969 ; gain = 13.312
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_14
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/repetive_addition.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'repetive_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.repetive_addition [repetive_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2228.969 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Study in SUSTech\Second semester of junior year\Digital system design\lab\lab2\exercise6\16_bit_multiplier\16_bit_multiplier.srcs\sources_1\new\improved_combinational_design.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Study in SUSTech\Second semester of junior year\Digital system design\lab\lab2\exercise6\16_bit_multiplier\16_bit_multiplier.srcs\sim_1\new\combinational_design_test.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.969 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.969 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_behav xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_behav -key {Behavioral:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2228.969 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon May  8 20:58:16 2023] Launched synth_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May  8 20:59:01 2023] Launched impl_1...
Run output will be captured here: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.runs/impl_1/runme.log
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2228.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2228.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim/combinational_design_test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/repetive_addition.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'repetive_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_synth xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.repetive_addition [repetive_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_synth -key {Post-Synthesis:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2230.926 ; gain = 1.957
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim/combinational_design_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/repetive_addition.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'repetive_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.repetive_addition [repetive_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_synth -key {Post-Synthesis:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.738 ; gain = 0.000
current_design impl_1
close_design
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2272.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2272.719 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2272.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim/combinational_design_test_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_stage'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\pipeline_stage__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'mul_n_bit'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/repetive_addition.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'repetive_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot combinational_design_test_func_impl xil_defaultlib.combinational_design_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.repetive_addition [repetive_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_func_impl -key {Post-Implementation:sim_1:Functional:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2306.199 ; gain = 33.480
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'combinational_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj combinational_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim/combinational_design_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_n_bit
INFO: [VRFC 10-311] analyzing module pipeline_stage
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized1
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized11
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized13
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized15
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized17
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized19
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized21
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized23
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized25
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized27
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized3
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized5
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized7
INFO: [VRFC 10-311] analyzing module pipeline_stage__parameterized9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj combinational_design_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sources_1/new/repetive_addition.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'repetive_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
"xelab -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 71be67cf5193453cabb23f5cb933e394 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot combinational_design_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.combinational_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.repetive_addition [repetive_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.combinational_design_test
Built simulation snapshot combinational_design_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "combinational_design_test_time_impl -key {Post-Implementation:sim_1:Timing:combinational_design_test} -tclbatch {combinational_design_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source combinational_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'combinational_design_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2311.410 ; gain = 0.000
current_sim simulation_21
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_22
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_20
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  8 21:44:37 2023...
