<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom</id>
  <title>GitHub Trending - verilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-03-02T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/The-OpenROAD-Project/OpenROAD#1740873600</id>
    <title>https://github.com/The-OpenROAD-Project/OpenROAD</title>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</content>
  </entry>
  <entry>
    <id>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts#1740873600</id>
    <title>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</title>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</content>
  </entry>
  <entry>
    <id>https://github.com/YosysHQ/picorv32#1740873600</id>
    <title>https://github.com/YosysHQ/picorv32</title>
    <link href="https://github.com/YosysHQ/picorv32" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">PicoRV32 - A Size-Optimized RISC-V CPU</content>
  </entry>
  <entry>
    <id>https://github.com/alexforencich/verilog-ethernet#1740873600</id>
    <title>https://github.com/alexforencich/verilog-ethernet</title>
    <link href="https://github.com/alexforencich/verilog-ethernet" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">Verilog Ethernet components for FPGA implementation</content>
  </entry>
  <entry>
    <id>https://github.com/efabless/caravel_user_project#1740873600</id>
    <title>https://github.com/efabless/caravel_user_project</title>
    <link href="https://github.com/efabless/caravel_user_project" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">https://caravel-user-project.readthedocs.io</content>
  </entry>
  <entry>
    <id>https://github.com/efabless/caravel_user_project_analog#1740873600</id>
    <title>https://github.com/efabless/caravel_user_project_analog</title>
    <link href="https://github.com/efabless/caravel_user_project_analog" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text" />
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/cheshire#1740873600</id>
    <title>https://github.com/pulp-platform/cheshire</title>
    <link href="https://github.com/pulp-platform/cheshire" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">A minimal Linux-capable 64-bit RISC-V SoC built around CVA6</content>
  </entry>
  <entry>
    <id>https://github.com/riscv-mcu/e203_hbirdv2#1740873600</id>
    <title>https://github.com/riscv-mcu/e203_hbirdv2</title>
    <link href="https://github.com/riscv-mcu/e203_hbirdv2" />
    <updated>2025-03-02T00:00:00</updated>
    <content type="text">The Ultra-Low Power RISC-V Core</content>
  </entry>
</feed>