Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_wb32>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 39.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_muldiv>.
Parsing module <arecip_lut>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 23.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 38.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_rnd>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 16.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode_execute_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v" into library work
Parsing module <mor1kx_true_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 47.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_i2f>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 18.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v" into library work
Parsing module <mor1kx_simple_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dmmu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_cappuccino>.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" included at line 78.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_f2i>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v" into library work
Parsing module <mor1kx_cache_lru>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 42.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_fcmp>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_branch_prediction>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_alu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ticktimer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 14.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_store_buffer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 37.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_tcm_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 45.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" into library work
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_immu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_avalon>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" into library work
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 25: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 53: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 83: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 27.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_pic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cfgrs>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6477: Port avm_d_address_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6598: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6607: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6663: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6713: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6809: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6840: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6868: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6899: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6927: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6958: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6986: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7017: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7045: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7076: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7104: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7135: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7163: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7194: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7222: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7253: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7281: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7312: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7340: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7371: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7399: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7430: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7458: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7489: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7517: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7548: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7576: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7607: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7635: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7666: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7694: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7725: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7753: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7779: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 47: Using initial value of soc_basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 91: Using initial value of soc_basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 110: Using initial value of soc_basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 127: Using initial value of soc_basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 128: Using initial value of soc_basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 164: Using initial value of soc_basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 165: Using initial value of soc_basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 181: Using initial value of soc_basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 218: Using initial value of soc_basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 236: Using initial value of soc_basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 248: Using initial value of soc_basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 276: Using initial value of soc_basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 280: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 285: Using initial value of soc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 375: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 487: Using initial value of soc_basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 503: Using initial value of soc_basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 582: Using initial value of soc_basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 598: Using initial value of soc_basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 618: Using initial value of soc_basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 634: Using initial value of soc_basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 680: Using initial value of soc_basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 681: Using initial value of soc_basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 685: Using initial value of soc_basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 686: Using initial value of soc_basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 713: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 714: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 730: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 775: Using initial value of soc_basesoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 777: Using initial value of soc_basesoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 800: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 801: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 817: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 862: Using initial value of soc_basesoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 864: Using initial value of soc_basesoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 887: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 888: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 904: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 949: Using initial value of soc_basesoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 951: Using initial value of soc_basesoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 974: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 975: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 991: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1036: Using initial value of soc_basesoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1038: Using initial value of soc_basesoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1041: Using initial value of soc_basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1042: Using initial value of soc_basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1043: Using initial value of soc_basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1061: Using initial value of soc_basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1062: Using initial value of soc_basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1077: Using initial value of soc_basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1078: Using initial value of soc_basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1081: Using initial value of soc_basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1082: Using initial value of soc_basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1083: Using initial value of soc_basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1084: Using initial value of soc_basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1086: Using initial value of soc_basesoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1088: Using initial value of soc_basesoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1106: Using initial value of soc_basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1109: Using initial value of soc_basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1192: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1193: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1194: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1195: Using initial value of vns_locked3 since it is never assigned
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1786: Assignment to soc_basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1787: Assignment to soc_basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1791: Assignment to soc_basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1837: Assignment to soc_basesoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1862: Assignment to soc_basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1863: Assignment to soc_basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1867: Assignment to soc_basesoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 1977: Assignment to soc_irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2014: Assignment to soc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2015: Assignment to soc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2036: Assignment to soc_ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2052: Assignment to soc_ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2074: Assignment to soc_basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2090: Assignment to soc_basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2276: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2331: Assignment to soc_basesoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2332: Assignment to soc_basesoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2373: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2374: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2375: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2493: Assignment to soc_basesoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2494: Assignment to soc_basesoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2535: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2536: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2537: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2655: Assignment to soc_basesoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2656: Assignment to soc_basesoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2697: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2698: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2699: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2817: Assignment to soc_basesoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2818: Assignment to soc_basesoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2859: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2860: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2861: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2956: Assignment to soc_basesoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2957: Assignment to soc_basesoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 2987: Assignment to soc_basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3020: Assignment to soc_basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3164: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3165: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3169: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3170: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3174: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3175: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3179: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3180: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3237: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3238: Assignment to soc_basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3320: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3305: Assignment to soc_basesoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3360: Assignment to soc_basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3361: Assignment to soc_basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3365: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3394: Assignment to soc_basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3395: Assignment to soc_basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3398: Assignment to soc_basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3401: Assignment to soc_basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3402: Assignment to soc_basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3404: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3405: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3407: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3408: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3409: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3439: Assignment to vns_basesoc_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3440: Assignment to vns_basesoc_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3441: Assignment to soc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3442: Assignment to soc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3453: Assignment to soc_basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3463: Assignment to vns_basesoc_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3464: Assignment to vns_basesoc_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3465: Assignment to vns_basesoc_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3466: Assignment to vns_basesoc_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3467: Assignment to vns_basesoc_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3468: Assignment to vns_basesoc_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3469: Assignment to vns_basesoc_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3470: Assignment to vns_basesoc_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3471: Assignment to soc_basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3489: Assignment to vns_basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3490: Assignment to vns_basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3491: Assignment to vns_basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3492: Assignment to vns_basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3493: Assignment to vns_basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3494: Assignment to vns_basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3495: Assignment to vns_basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3496: Assignment to vns_basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3497: Assignment to vns_basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3498: Assignment to vns_basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3499: Assignment to vns_basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3500: Assignment to vns_basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3501: Assignment to vns_basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3502: Assignment to vns_basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3503: Assignment to vns_basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3504: Assignment to vns_basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3505: Assignment to vns_basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3506: Assignment to vns_basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3507: Assignment to vns_basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3508: Assignment to vns_basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3509: Assignment to vns_basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3510: Assignment to vns_basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3511: Assignment to vns_basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3512: Assignment to vns_basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3513: Assignment to vns_basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3514: Assignment to vns_basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3515: Assignment to vns_basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3516: Assignment to vns_basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3517: Assignment to vns_basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3518: Assignment to vns_basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3519: Assignment to vns_basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3520: Assignment to vns_basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3521: Assignment to vns_basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3522: Assignment to vns_basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3523: Assignment to vns_basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3524: Assignment to vns_basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3525: Assignment to vns_basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3526: Assignment to vns_basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3527: Assignment to vns_basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3528: Assignment to vns_basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3529: Assignment to vns_basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3530: Assignment to vns_basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3531: Assignment to vns_basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3532: Assignment to vns_basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3533: Assignment to vns_basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3534: Assignment to vns_basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3535: Assignment to vns_basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3536: Assignment to vns_basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3537: Assignment to vns_basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3538: Assignment to vns_basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3539: Assignment to vns_basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3540: Assignment to vns_basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3541: Assignment to vns_basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3542: Assignment to vns_basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3543: Assignment to vns_basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3544: Assignment to vns_basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3545: Assignment to vns_basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3546: Assignment to vns_basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3547: Assignment to vns_basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3548: Assignment to vns_basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3549: Assignment to vns_basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3550: Assignment to vns_basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3551: Assignment to vns_basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3552: Assignment to vns_basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3553: Assignment to vns_basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3554: Assignment to vns_basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3555: Assignment to vns_basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3556: Assignment to vns_basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3557: Assignment to vns_basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3558: Assignment to vns_basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3559: Assignment to vns_basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3560: Assignment to vns_basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3561: Assignment to vns_basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3562: Assignment to vns_basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3563: Assignment to vns_basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3564: Assignment to vns_basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3565: Assignment to vns_basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3566: Assignment to vns_basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3567: Assignment to vns_basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3568: Assignment to vns_basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3569: Assignment to vns_basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3570: Assignment to vns_basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3571: Assignment to vns_basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3572: Assignment to vns_basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3573: Assignment to vns_basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3574: Assignment to vns_basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3575: Assignment to vns_basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3576: Assignment to vns_basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3626: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3642: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3643: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3644: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3645: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3646: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3647: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3648: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3649: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3652: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3668: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3669: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3670: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3671: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3672: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3673: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3674: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3675: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3676: Assignment to soc_basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3678: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3679: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3680: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3681: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3682: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3683: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3684: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3685: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3686: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3687: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3688: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3689: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3690: Assignment to vns_basesoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3691: Assignment to vns_basesoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3736: Assignment to vns_basesoc_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3737: Assignment to vns_basesoc_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3764: Assignment to soc_basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3766: Assignment to vns_basesoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3767: Assignment to vns_basesoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3768: Assignment to vns_basesoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3769: Assignment to vns_basesoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3770: Assignment to vns_basesoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3771: Assignment to vns_basesoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3772: Assignment to vns_basesoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3773: Assignment to vns_basesoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3774: Assignment to soc_basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3775: Assignment to soc_basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3801: Assignment to vns_basesoc_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3802: Assignment to vns_basesoc_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3803: Assignment to vns_basesoc_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3804: Assignment to vns_basesoc_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3805: Assignment to soc_basesoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3806: Assignment to soc_basesoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3846: Assignment to vns_basesoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 3855: Assignment to vns_basesoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 4834: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 4802: Assignment to soc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 4878: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 4879: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 5051: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 5140: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 4867: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <mor1kx(DBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",FEATURE_ADDC="ENABLED",FEATURE_CMOV="ENABLED",FEATURE_DATACACHE="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_INSTRUCTIONCACHE="ENABLED",FEATURE_OVERFLOW="NONE",FEATURE_RANGE="NONE",FEATURE_SYSCALL="NONE",FEATURE_TIMER="NONE",FEATURE_TRAP="NONE",IBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",OPTION_CPU0="CAPPUCCINO",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_PIC_TRIGGER="LEVEL",OPTION_RESET_PC=30'b100000000010000000000000000000)>.

Elaborating module <mor1kx_bus_if_wb32(BUS_IF_TYPE="B3_REGISTERED_FEEDBACK",BURST_LENGTH=4)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" Line 57. $display mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK

Elaborating module
<mor1kx_cpu(OPTION_OPERAND_WIDTH=32,OPTION_CPU="CAPPUCCINO",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="NONE",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="NONE",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTIO
N_RESET_PC=30'b100000000010000000000000000000,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE")>.

Elaborating module
<mor1kx_cpu_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="NONE",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="NONE",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED",OPTIO
N_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTION_RESET_PC=30'b100000000010000000000000000000,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8)>.

Elaborating module <mor1kx_fetch_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=30'b100000000010000000000000000000,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="NONE",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_icache(OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" Line 137: Net <immu_phys_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" Line 148: Net <tlb_reload_addr[31]> does not have a driver.

Elaborating module <mor1kx_decode(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=30'b100000000010000000000000000000,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",FEATURE_MAC="NONE",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" Line 296: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mor1kx_decode_execute_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=30'b100000000010000000000000000000,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" Line 669: Assignment to execute_opc_insn_o ignored, since the identifier is never used

Elaborating module <mor1kx_branch_prediction(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_execute_alu(OPTION_OPERAND_WIDTH=32,FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",FEATURE_FPU="NONE",OPTION_SHIFTER="BARREL",CALCULATE_BRANCH_DEST="FALSE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 430: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 640: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <mor1kx_lsu_cappuccino(FEATURE_DATACACHE="ENABLED",OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="NONE",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_ATOMIC="ENABLED")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 264: Assignment to except_dtlb_miss_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 272: Assignment to except_dpagefault_r ignored, since the identifier is never used

Elaborating module <mor1kx_store_buffer(DEPTH_WIDTH=8,OPTION_OPERAND_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 64: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 70: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=8,DATA_WIDTH=32'sb01100101,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_dcache(OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=1'b0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 204: Net <snoop_way_out[0][19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 212: Net <snoop_way_hit[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 168: Net <dmmu_phys_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 177: Net <tlb_reload_addr[31]> does not have a driver.

Elaborating module <mor1kx_wb_mux_cappuccino(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_rf_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,FEATURE_DEBUGUNIT="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'sb0101,DATA_WIDTH=32,CLEAR_ON_INIT=0,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_execute_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=30'b100000000010000000000000000000,FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.

Elaborating module <mor1kx_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=30'b100000000010000000000000000000,FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_MULTICORE="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="NONE",FEATURE_CARRY_FLAG="ENABLED")>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 713: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 718: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_cfgrs(FEATURE_PIC="ENABLED",FEATURE_TIMER="NONE",OPTION_PIC_TRIGGER="LEVEL",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="NONE",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_SYSCALL="NONE",FEATURE_TRAP="NONE",FEATURE_RANGE="NONE",FEATURE_DELAYSLOT="ENABLED",FEATURE_EVBAR="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 995: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_pic(OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 1117: Assignment to spr_read ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 301: Net <pstep[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 304: Net <stepped_into_exception> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 305: Net <stepped_into_rfe> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 308: Net <stall_on_trap> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 542: Assignment to spr_bus_addr_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 543: Assignment to spr_bus_we_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 544: Assignment to spr_bus_stb_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 545: Assignment to spr_bus_dat_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 546: Assignment to spr_sr_o ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 521: Input port spr_bus_dat_dmmu_i[31] is not connected on this instance
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6561: Assignment to soc_basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6578: Assignment to soc_basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6641: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6644: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6650: Assignment to soc_crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6653: Assignment to soc_crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7816: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7830: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7844: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7858: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 7952: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" Line 6501: Input port avm_d_readdata_i[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v".
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
WARNING:Xst:2898 - Port 'avm_d_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_addr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_dat_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_coreid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_numcores_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_adr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stb_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_we_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stall_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_en_i', unconnected in block instance 'mor1kx', is tied to GND.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <iwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <iwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <dwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <dwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_d_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_d_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_d_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_d_writedata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_i_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_i_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_i_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <du_dat_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <traceport_exec_pc_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <traceport_exec_insn_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <traceport_exec_wbdata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <traceport_exec_wbreg_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_d_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_d_write_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <avm_i_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <du_ack_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <du_stall_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <traceport_exec_valid_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_or1k/gateware/top.v" line 6501: Output port <traceport_exec_wben_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <soc_ddrphy_record1_cke> equivalent to <soc_ddrphy_record0_cke> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <soc_ddrphy_phase_sel>.
    Found 1-bit register for signal <soc_ddrphy_phase_half>.
    Found 13-bit register for signal <soc_ddrphy_record0_address>.
    Found 2-bit register for signal <soc_ddrphy_record0_bank>.
    Found 1-bit register for signal <soc_ddrphy_record0_cke>.
    Found 1-bit register for signal <soc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <soc_ddrphy_record1_address>.
    Found 2-bit register for signal <soc_ddrphy_record1_bank>.
    Found 1-bit register for signal <soc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <soc_ddrphy_postamble>.
    Found 2-bit register for signal <soc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <soc_basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_basesoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_interface_we>.
    Found 8-bit register for signal <soc_basesoc_interface_dat_w>.
    Found 14-bit register for signal <soc_basesoc_interface_adr>.
    Found 32-bit register for signal <soc_basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_basesoc_counter>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <soc_basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <soc_basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <soc_basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <soc_basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_pending>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_pending>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_basesoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_basesoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <soc_basesoc_timer0_value>.
    Found 32-bit register for signal <soc_basesoc_timer0_value_status>.
    Found 1-bit register for signal <soc_basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <soc_basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_eventsourceprocess0_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess0_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess1_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess1_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess2_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess2_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess3_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess3_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess4_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <soc_waittimer0_count>.
    Found 20-bit register for signal <soc_waittimer1_count>.
    Found 20-bit register for signal <soc_waittimer2_count>.
    Found 20-bit register for signal <soc_waittimer3_count>.
    Found 20-bit register for signal <soc_waittimer4_count>.
    Found 1-bit register for signal <soc_spiflash_clk1>.
    Found 1-bit register for signal <soc_spiflash_miso1>.
    Found 2-bit register for signal <soc_spiflash_i>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_cs_n1>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 9-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_ddrphy_phase_sys>.
    Found 1-bit register for signal <soc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <soc_ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <soc_ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <soc_ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <soc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <soc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <soc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <soc_basesoc_sdram_timer_count>.
    Found 13-bit register for signal <soc_basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_basesoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 5-bit register for signal <soc_basesoc_sdram_time0>.
    Found 4-bit register for signal <soc_basesoc_sdram_time1>.
    Found 2-bit register for signal <soc_basesoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <soc_basesoc_sdram_choose_req_grant>.
    Found 2-bit register for signal <soc_basesoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <soc_basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <soc_basesoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <soc_basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_wrdata_en>.
    Found 2-bit register for signal <soc_basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid5>.
    Found 1-bit register for signal <soc_basesoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <vns_basesoc_grant>.
    Found 4-bit register for signal <vns_basesoc_slave_sel_r>.
    Found 20-bit register for signal <vns_basesoc_count>.
    Found 8-bit register for signal <vns_basesoc_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_leds_storage_full>.
    Found 5-bit register for signal <soc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <vns_basesoc_sel_r>.
    Found 8-bit register for signal <vns_basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_basesoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_basesoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <soc_basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <soc_basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <soc_basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_basesoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 8-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 8-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_2>.
    Found 11-bit register for signal <soc_crg_por>.
    Found finite state machine <FSM_0> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <soc_basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <soc_basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1026_OUT> created at line 4795.
    Found 5-bit subtractor for signal <soc_basesoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1087_OUT> created at line 4990.
    Found 5-bit subtractor for signal <soc_basesoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1096_OUT> created at line 5012.
    Found 32-bit subtractor for signal <soc_basesoc_timer0_value[31]_GND_1_o_sub_1100_OUT> created at line 5033.
    Found 20-bit subtractor for signal <soc_waittimer0_count[19]_GND_1_o_sub_1109_OUT> created at line 5091.
    Found 20-bit subtractor for signal <soc_waittimer1_count[19]_GND_1_o_sub_1112_OUT> created at line 5098.
    Found 20-bit subtractor for signal <soc_waittimer2_count[19]_GND_1_o_sub_1115_OUT> created at line 5105.
    Found 20-bit subtractor for signal <soc_waittimer3_count[19]_GND_1_o_sub_1118_OUT> created at line 5112.
    Found 20-bit subtractor for signal <soc_waittimer4_count[19]_GND_1_o_sub_1121_OUT> created at line 5119.
    Found 10-bit subtractor for signal <soc_basesoc_sdram_timer_count[9]_GND_1_o_sub_1149_OUT> created at line 5189.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1170_OUT> created at line 5247.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1174_OUT> created at line 5270.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1186_OUT> created at line 5297.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1190_OUT> created at line 5320.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1202_OUT> created at line 5347.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1206_OUT> created at line 5370.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1218_OUT> created at line 5397.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1222_OUT> created at line 5420.
    Found 5-bit subtractor for signal <soc_basesoc_sdram_time0[4]_GND_1_o_sub_1226_OUT> created at line 5431.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_time1[3]_GND_1_o_sub_1229_OUT> created at line 5438.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_twtrcon_count[1]_GND_1_o_sub_1262_OUT> created at line 5593.
    Found 20-bit subtractor for signal <vns_basesoc_count[19]_GND_1_o_sub_1303_OUT> created at line 5677.
    Found 1-bit adder for signal <soc_ddrphy_phase_sel_PWR_1_o_add_1031_OUT<0>> created at line 4806.
    Found 1-bit adder for signal <soc_ddrphy_phase_half_PWR_1_o_add_1032_OUT<0>> created at line 4808.
    Found 32-bit adder for signal <soc_basesoc_ctrl_bus_errors[31]_GND_1_o_add_1042_OUT> created at line 4870.
    Found 2-bit adder for signal <soc_basesoc_counter[1]_GND_1_o_add_1049_OUT> created at line 4891.
    Found 4-bit adder for signal <soc_basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1052_OUT> created at line 4905.
    Found 33-bit adder for signal <n3846> created at line 4921.
    Found 4-bit adder for signal <soc_basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1064_OUT> created at line 4934.
    Found 33-bit adder for signal <n3851> created at line 4953.
    Found 4-bit adder for signal <soc_basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_1080_OUT> created at line 4979.
    Found 4-bit adder for signal <soc_basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_1082_OUT> created at line 4982.
    Found 5-bit adder for signal <soc_basesoc_uart_tx_fifo_level0[4]_GND_1_o_add_1084_OUT> created at line 4986.
    Found 4-bit adder for signal <soc_basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_1089_OUT> created at line 5001.
    Found 4-bit adder for signal <soc_basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_1091_OUT> created at line 5004.
    Found 5-bit adder for signal <soc_basesoc_uart_rx_fifo_level0[4]_GND_1_o_add_1093_OUT> created at line 5008.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1104_OUT> created at line 5049.
    Found 2-bit adder for signal <soc_spiflash_i[1]_GND_1_o_add_1125_OUT> created at line 5133.
    Found 9-bit adder for signal <soc_spiflash_counter[8]_GND_1_o_add_1137_OUT> created at line 5157.
    Found 4-bit adder for signal <soc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1143_OUT> created at line 5168.
    Found 4-bit adder for signal <soc_basesoc_sdram_generator_counter[3]_GND_1_o_add_1157_OUT> created at line 5219.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1163_OUT> created at line 5236.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1165_OUT> created at line 5239.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1167_OUT> created at line 5243.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1179_OUT> created at line 5286.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1181_OUT> created at line 5289.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1183_OUT> created at line 5293.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1195_OUT> created at line 5336.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1197_OUT> created at line 5339.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1199_OUT> created at line 5343.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1211_OUT> created at line 5386.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1213_OUT> created at line 5389.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1215_OUT> created at line 5393.
    Found 25-bit adder for signal <n3901> created at line 5604.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_1266_OUT> created at line 5613.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_1268_OUT> created at line 5616.
    Found 1-bit 3-to-1 multiplexer for signal <soc_basesoc_ack> created at line 3317.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 3931.
    Found 13-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 3948.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 3982.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 3999.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 4033.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 4050.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 4067.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 4084.
    Found 13-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 4101.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 4135.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 4152.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 4186.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 4203.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 4220.
    Found 2-bit 4-to-1 multiplexer for signal <vns_array_muxed6> created at line 4551.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed7> created at line 4568.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 4585.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 4602.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 4619.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 4636.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 4653.
    Found 2-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 4670.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed14> created at line 4687.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 4704.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 4721.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 4738.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 4755.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 4772.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface0_bank_bus_adr[2]_GND_1_o_wide_mux_1305_OUT> created at line 5684.
    Found 8-bit 12-to-1 multiplexer for signal <vns_basesoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1309_OUT> created at line 5712.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1320_OUT> created at line 6065.
    Found 8-bit 21-to-1 multiplexer for signal <vns_basesoc_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1323_OUT> created at line 6087.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1325_OUT> created at line 6177.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface7_bank_bus_adr[1]_vns_basesoc_csrbank7_tuning_word0_w[7]_wide_mux_1328_OUT> created at line 6204.
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_row_hit> created at line 2320
    Found 13-bit comparator not equal for signal <n0301> created at line 2336
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_row_hit> created at line 2482
    Found 13-bit comparator not equal for signal <n0390> created at line 2498
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_row_hit> created at line 2644
    Found 13-bit comparator not equal for signal <n0474> created at line 2660
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_row_hit> created at line 2806
    Found 13-bit comparator not equal for signal <n0558> created at line 2822
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_292_o> created at line 3009
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_293_o> created at line 3009
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_294_o> created at line 3010
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_295_o> created at line 3010
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_296_o> created at line 3011
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_297_o> created at line 3011
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_298_o> created at line 3012
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_299_o> created at line 3012
    Found 21-bit comparator equal for signal <soc_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o> created at line 3253
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1022_o> created at line 4789
    Found 1-bit comparator equal for signal <soc_ddrphy_phase_half_soc_ddrphy_phase_sys_equal_1031_o> created at line 4803
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1104_o> created at line 5048
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_1620_o> created at line 6732
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  10 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1598 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 412 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <mor1kx>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU0 = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
        BUS_IF_TYPE = "WISHBONE32"
        IBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
        DBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
WARNING:Xst:2898 - Port 'spr_bus_dat_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:647 - Input <avm_d_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_addr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_dat_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_sr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_we_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_stb_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <avm_d_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_writedata_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_write_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx> synthesized.

Synthesizing Unit <mor1kx_bus_if_wb32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v".
        BUS_IF_TYPE = "B3_REGISTERED_FEEDBACK"
        BURST_LENGTH = 4
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbm_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_bus_if_wb32> synthesized.

Synthesizing Unit <mor1kx_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        OPTION_TCM_FETCHER = "DISABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_cpu> synthesized.

Synthesizing Unit <mor1kx_cpu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 626: Output port <execute_opc_insn_o> of the instance <mor1kx_decode_execute_cappuccino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 1374: Output port <ctrl_bubble_o> of the instance <mor1kx_ctrl_cappuccino> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_insn_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_pc_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_valid_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    Summary:
	no macro.
Unit <mor1kx_cpu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_fetch_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "NONE"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
WARNING:Xst:647 - Input <supervisor_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_immu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <immu_phys_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tlb_reload_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_bus_ack_immu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <fetching_brcond>.
    Found 1-bit register for signal <fetching_mispredicted_branch>.
    Found 1-bit register for signal <ctrl_branch_exception_r>.
    Found 32-bit register for signal <pc_fetch>.
    Found 1-bit register for signal <fetch_exception_taken_o>.
    Found 1-bit register for signal <fetch_valid_o>.
    Found 32-bit register for signal <decode_insn_o>.
    Found 32-bit register for signal <pc_decode_o>.
    Found 1-bit register for signal <decode_except_ibus_err_o>.
    Found 1-bit register for signal <decode_except_itlb_miss_o>.
    Found 1-bit register for signal <decode_except_ipagefault_o>.
    Found 1-bit register for signal <nop_ack>.
    Found 1-bit register for signal <imem_err>.
    Found 1-bit register for signal <ibus_ack>.
    Found 1-bit register for signal <exception_while_tlb_reload>.
    Found 1-bit register for signal <ibus_req>.
    Found 32-bit register for signal <ibus_adr>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <ibus_dat>.
    Found 1-bit register for signal <ic_enable_r>.
    Found 1-bit register for signal <flush>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <pc_fetch[31]_GND_6_o_add_6_OUT> created at line 241.
    Found 4-bit adder for signal <next_ibus_adr<3:0>> created at line 371.
    Found 1-bit 4-to-1 multiplexer for signal <_n0341> created at line 384.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_ack<0:0>> (without init value) have a constant value of 0 in block <mor1kx_fetch_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 173 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_fetch_cappuccino> synthesized.

Synthesizing Unit <mor1kx_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <spr_bus_ack_o>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <refill_valid>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid_r>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0107> created at line 230.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 233.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_16_o> created at line 234.
    Found 19-bit comparator equal for signal <check_way_match> created at line 203
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_18_o> created at line 235
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_icache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_1> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_2> synthesized.

Synthesizing Unit <mor1kx_decode>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator greater for signal <decode_op_jbr_o> created at line 212
    Summary:
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_decode> synthesized.

Synthesizing Unit <mor1kx_decode_execute_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_DELAY_SLOT = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_FPU = "NONE"
        FEATURE_INBUILT_CHECKERS = "ENABLED"
WARNING:Xst:647 - Input <decode_op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_except_syscall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_except_trap_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_op_add_o>.
    Found 1-bit register for signal <execute_op_mul_o>.
    Found 1-bit register for signal <execute_op_mul_signed_o>.
    Found 1-bit register for signal <execute_op_mul_unsigned_o>.
    Found 1-bit register for signal <execute_op_div_o>.
    Found 1-bit register for signal <execute_op_div_signed_o>.
    Found 1-bit register for signal <execute_op_div_unsigned_o>.
    Found 1-bit register for signal <execute_op_shift_o>.
    Found 1-bit register for signal <execute_op_ffl1_o>.
    Found 1-bit register for signal <execute_op_movhi_o>.
    Found 1-bit register for signal <execute_op_msync_o>.
    Found 1-bit register for signal <execute_op_mfspr_o>.
    Found 1-bit register for signal <execute_op_mtspr_o>.
    Found 1-bit register for signal <execute_op_lsu_load_o>.
    Found 1-bit register for signal <execute_op_lsu_store_o>.
    Found 1-bit register for signal <execute_op_lsu_atomic_o>.
    Found 1-bit register for signal <execute_op_setflag_o>.
    Found 1-bit register for signal <execute_op_jbr_o>.
    Found 1-bit register for signal <execute_op_jr_o>.
    Found 1-bit register for signal <execute_op_jal_o>.
    Found 1-bit register for signal <execute_op_brcond_o>.
    Found 1-bit register for signal <execute_op_branch_o>.
    Found 1-bit register for signal <execute_op_rfe_o>.
    Found 1-bit register for signal <execute_rf_wb_o>.
    Found 5-bit register for signal <execute_rfd_adr_o>.
    Found 2-bit register for signal <execute_lsu_length_o>.
    Found 1-bit register for signal <execute_lsu_zext_o>.
    Found 16-bit register for signal <execute_imm16_o>.
    Found 32-bit register for signal <execute_immediate_o>.
    Found 1-bit register for signal <execute_immediate_sel_o>.
    Found 10-bit register for signal <execute_immjbr_upper_o>.
    Found 4-bit register for signal <execute_opc_alu_o>.
    Found 4-bit register for signal <execute_opc_alu_secondary_o>.
    Found 6-bit register for signal <execute_opc_insn_o>.
    Found 1-bit register for signal <execute_adder_do_sub_o>.
    Found 1-bit register for signal <execute_adder_do_carry_o>.
    Found 1-bit register for signal <execute_except_syscall_o>.
    Found 1-bit register for signal <execute_except_trap_o>.
    Found 1-bit register for signal <execute_except_illegal_o>.
    Found 1-bit register for signal <execute_except_ibus_err_o>.
    Found 1-bit register for signal <execute_except_itlb_miss_o>.
    Found 1-bit register for signal <execute_except_ipagefault_o>.
    Found 1-bit register for signal <execute_except_ibus_align_o>.
    Found 1-bit register for signal <decode_valid_o>.
    Found 32-bit register for signal <pc_execute_o>.
    Found 32-bit register for signal <execute_mispredict_target_o>.
    Found 1-bit register for signal <execute_predicted_flag_o>.
    Found 32-bit register for signal <execute_jal_result_o>.
    Found 1-bit register for signal <execute_bubble_o>.
    Found 1-bit register for signal <execute_op_alu_o>.
    Found 32-bit adder for signal <branch_to_imm_target> created at line 486.
    Found 32-bit adder for signal <next_pc_after_branch_insn> created at line 511.
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_ctrl_rfd_adr_i[4]_equal_42_o> created at line 477
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_ctrl_rfd_adr_i[4]_equal_43_o> created at line 478
    Found 1-bit comparator equal for signal <decode_opc_insn_i[2]_predicted_flag_i_equal_45_o> created at line 484
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_execute_rfd_adr_o[4]_equal_60_o> created at line 551
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_execute_rfd_adr_o[4]_equal_61_o> created at line 552
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mor1kx_decode_execute_cappuccino> synthesized.

Synthesizing Unit <mor1kx_branch_prediction>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <immjbr_upper_i<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit comparator not equal for signal <n0000> created at line 45
    Summary:
	inferred   1 Comparator(s).
Unit <mor1kx_branch_prediction> synthesized.

Synthesizing Unit <mor1kx_execute_alu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        CALCULATE_BRANCH_DEST = "FALSE"
WARNING:Xst:647 - Input <imm16_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpu_round_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <immjbr_upper_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfa_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_decode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipeline_flush_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_signed_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jbr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <threestagemultiply.mul_opb>.
    Found 32-bit register for signal <threestagemultiply.mul_result1>.
    Found 32-bit register for signal <threestagemultiply.mul_result2>.
    Found 3-bit register for signal <threestagemultiply.mul_valid_shr>.
    Found 1-bit register for signal <div_done>.
    Found 6-bit register for signal <div_count>.
    Found 32-bit register for signal <div_n>.
    Found 32-bit register for signal <div_d>.
    Found 32-bit register for signal <div_r>.
    Found 1-bit register for signal <div_neg>.
    Found 1-bit register for signal <div_by_zero_r>.
    Found 32-bit register for signal <threestagemultiply.mul_opa>.
    Found 33-bit subtractor for signal <div_sub> created at line 416.
    Found 33-bit adder for signal <n0410> created at line 203.
    Found 33-bit adder for signal <n0264> created at line 203.
    Found 32-bit adder for signal <rfa_i[31]_GND_13_o_add_38_OUT> created at line 451.
    Found 32-bit adder for signal <rfb_i[31]_GND_13_o_add_41_OUT> created at line 454.
    Found 32-bit adder for signal <div_n[31]_GND_13_o_add_55_OUT> created at line 469.
    Found 6-bit subtractor for signal <GND_13_o_GND_13_o_sub_30_OUT<5:0>> created at line 430.
    Found 32x32-bit multiplier for signal <n0292> created at line 236.
    Found 64-bit shifter logical right for signal <n0285> created at line 640
    Found 1-bit 13-to-1 multiplexer for signal <flag_set> created at line 714.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<0>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<1>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<2>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<3>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<4>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<5>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<6>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<7>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<8>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<9>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<10>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<11>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<12>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<13>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<14>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<15>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<16>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<17>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<18>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<19>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<20>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<21>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<22>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<23>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<24>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<25>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<26>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<27>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<28>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<29>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<30>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<31>> created at line 766.
    Found 1-bit comparator equal for signal <a[31]_b_mux[31]_equal_10_o> created at line 210
    Found 32-bit comparator equal for signal <a_eq_b> created at line 599
    Found 1-bit comparator equal for signal <adder_result_sign_adder_signed_overflow_equal_127_o> created at line 601
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mor1kx_execute_alu> synthesized.

Synthesizing Unit <mor1kx_lsu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v".
        FEATURE_DATACACHE = "ENABLED"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "NONE"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_ATOMIC = "ENABLED"
WARNING:Xst:647 - Input <decode_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <supervisor_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" line 730: Output port <cpu_err_o> of the instance <dcache_gen.mor1kx_dcache> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <spr_bus_dat_dmmu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dmmu_phys_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tlb_reload_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_bus_ack_dmmu_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <except_dbus>.
    Found 1-bit register for signal <store_buffer_err_o>.
    Found 1-bit register for signal <dc_refill_r>.
    Found 1-bit register for signal <dbus_err>.
    Found 1-bit register for signal <dbus_ack>.
    Found 1-bit register for signal <write_done>.
    Found 1-bit register for signal <tlb_reload_done>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <dbus_req_o>.
    Found 32-bit register for signal <dbus_adr>.
    Found 1-bit register for signal <dbus_we>.
    Found 4-bit register for signal <dbus_bsel_o>.
    Found 32-bit register for signal <dbus_dat>.
    Found 1-bit register for signal <dbus_atomic>.
    Found 1-bit register for signal <last_write>.
    Found 1-bit register for signal <atomic_reserve>.
    Found 32-bit register for signal <atomic_addr>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_set>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_clear>.
    Found 1-bit register for signal <store_buffer_write_pending>.
    Found 1-bit register for signal <dc_enable_r>.
    Found 1-bit register for signal <access_done>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 34                                             |
    | Inputs             | 22                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <next_dbus_adr<3:0>> created at line 389.
    Found 4-bit 3-to-1 multiplexer for signal <dbus_bsel> created at line 290.
    Found 32-bit 4-to-1 multiplexer for signal <dbus_dat_aligned> created at line 316.
    Found 1-bit 7-to-1 multiplexer for signal <state[2]_dbus_req_o_Mux_67_o> created at line 402.
    Found 32-bit 7-to-1 multiplexer for signal <state[2]_dbus_adr[31]_wide_mux_68_OUT> created at line 402.
    Found 32-bit 4-to-1 multiplexer for signal <_n0515> created at line 117.
    Found 32-bit comparator equal for signal <store_buffer_wadr[31]_atomic_addr[31]_equal_88_o> created at line 537
    Found 32-bit comparator equal for signal <dbus_adr[31]_atomic_addr[31]_equal_94_o> created at line 548
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_ack<0:0>> (without init value) have a constant value of 0 in block <mor1kx_lsu_cappuccino>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 116 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_lsu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_store_buffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v".
        DEPTH_WIDTH = 8
        OPTION_OPERAND_WIDTH = 32
    Found 9-bit register for signal <read_pointer>.
    Found 9-bit register for signal <write_pointer>.
    Found 9-bit adder for signal <write_pointer[8]_GND_17_o_add_6_OUT> created at line 64.
    Found 9-bit adder for signal <read_pointer[8]_GND_17_o_add_11_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0002> created at line 56
    Found 8-bit comparator equal for signal <write_pointer[7]_read_pointer[7]_equal_4_o> created at line 57
    Found 9-bit comparator equal for signal <empty_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <mor1kx_store_buffer> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 8
        DATA_WIDTH = 101
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 256x101-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 101-bit register for signal <rdata>.
    Found 101-bit register for signal <bypass_gen.din_r>.
    Found 8-bit comparator equal for signal <waddr[7]_raddr[7]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred 203 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_3> synthesized.

Synthesizing Unit <mor1kx_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cpu_err_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <write_pending>.
    Found 4-bit register for signal <refill_valid_r>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 53                                             |
    | Inputs             | 17                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0210> created at line 285.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 288.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_15_o> created at line 289.
    Found 19-bit comparator equal for signal <check_way_match> created at line 244
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_17_o> created at line 290
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_dcache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 32-bit register for signal <rdata>.
    Found 32-bit register for signal <bypass_gen.din_r>.
    Found 10-bit comparator equal for signal <waddr[9]_raddr[9]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_4> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_5>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1'b0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_5> synthesized.

Synthesizing Unit <mor1kx_wb_mux_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_op_mul>.
    Found 32-bit register for signal <rf_result>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mor1kx_wb_mux_cappuccino> synthesized.

Synthesizing Unit <mor1kx_rf_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v".
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        FEATURE_DEBUGUNIT = "NONE"
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <spr_bus_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_hazard_a>.
    Found 1-bit register for signal <execute_hazard_b>.
    Found 32-bit register for signal <execute_hazard_result_r>.
    Found 1-bit register for signal <ctrl_hazard_a>.
    Found 1-bit register for signal <ctrl_hazard_b>.
    Found 32-bit register for signal <ctrl_hazard_result_r>.
    Found 1-bit register for signal <wb_hazard_a>.
    Found 1-bit register for signal <wb_hazard_b>.
    Found 32-bit register for signal <wb_hazard_result>.
    Found 32-bit register for signal <wb_to_decode_result_a>.
    Found 1-bit register for signal <wb_to_decode_bypass_a>.
    Found 1-bit register for signal <use_last_wb_a>.
    Found 32-bit register for signal <wb_to_decode_result_b>.
    Found 1-bit register for signal <wb_to_decode_bypass_b>.
    Found 1-bit register for signal <use_last_wb_b>.
    Found 32-bit register for signal <execute_rfa>.
    Found 32-bit register for signal <execute_rfb>.
    Found 1-bit register for signal <flushing>.
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_3_o> created at line 123
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_4_o> created at line 125
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfa_adr_i[4]_equal_23_o> created at line 183
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_wb_rfd_adr_i[4]_equal_24_o> created at line 186
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_29_o> created at line 194
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfb_adr_i[4]_equal_33_o> created at line 211
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_wb_rfd_adr_i[4]_equal_34_o> created at line 214
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_39_o> created at line 222
    Summary:
	inferred 235 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_rf_cappuccino> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_6>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 5
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_6> synthesized.

Synthesizing Unit <mor1kx_execute_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_FPU = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
WARNING:Xst:647 - Input <fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ctrl_except_itlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_ipagefault_o>.
    Found 1-bit register for signal <ctrl_except_ibus_align_o>.
    Found 1-bit register for signal <ctrl_except_illegal_o>.
    Found 1-bit register for signal <ctrl_except_syscall_o>.
    Found 1-bit register for signal <ctrl_except_trap_o>.
    Found 1-bit register for signal <ctrl_except_dbus_o>.
    Found 1-bit register for signal <ctrl_except_align_o>.
    Found 1-bit register for signal <ctrl_except_dtlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_dpagefault_o>.
    Found 32-bit register for signal <ctrl_alu_result_o>.
    Found 32-bit register for signal <ctrl_lsu_adr_o>.
    Found 32-bit register for signal <ctrl_rfb_o>.
    Found 1-bit register for signal <ctrl_flag_set_o>.
    Found 1-bit register for signal <ctrl_flag_clear_o>.
    Found 1-bit register for signal <ctrl_carry_set_o>.
    Found 1-bit register for signal <ctrl_carry_clear_o>.
    Found 1-bit register for signal <ctrl_overflow_set_o>.
    Found 1-bit register for signal <ctrl_overflow_clear_o>.
    Found 32-bit register for signal <pc_ctrl_o>.
    Found 12-bit register for signal <ctrl_fpcsr_o>.
    Found 1-bit register for signal <ctrl_fpcsr_set_o>.
    Found 1-bit register for signal <ctrl_op_mfspr_o>.
    Found 1-bit register for signal <ctrl_op_mtspr_o>.
    Found 1-bit register for signal <ctrl_op_rfe_o>.
    Found 1-bit register for signal <ctrl_op_msync_o>.
    Found 1-bit register for signal <ctrl_op_lsu_load_o>.
    Found 1-bit register for signal <ctrl_op_lsu_store_o>.
    Found 1-bit register for signal <ctrl_op_lsu_atomic_o>.
    Found 2-bit register for signal <ctrl_lsu_length_o>.
    Found 1-bit register for signal <ctrl_lsu_zext_o>.
    Found 1-bit register for signal <ctrl_rf_wb_o>.
    Found 5-bit register for signal <ctrl_rfd_adr_o>.
    Found 1-bit register for signal <wb_rf_wb_o>.
    Found 5-bit register for signal <wb_rfd_adr_o>.
    Found 1-bit register for signal <ctrl_except_ibus_err_o>.
    WARNING:Xst:2404 -  FFs/Latches <ctrl_op_mul_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <mor1kx_execute_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 30'b100000000010000000000000000000
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_MULTICORE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "NONE"
        FEATURE_CARRY_FLAG = "ENABLED"
        SPR_SR_WIDTH = 16
        SPR_SR_RESET_VALUE = 16'b1000000000000001
WARNING:Xst:647 - Input <ctrl_alu_result_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_coreid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_numcores_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_overflow_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_overflow_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1038: Output port <spr_picmr_o> of the instance <pic.mor1kx_pic> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pstep<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_rfe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stall_on_trap> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <exception_pc_addr>.
    Found 1-bit register for signal <padv_ctrl>.
    Found 1-bit register for signal <execute_waiting_r>.
    Found 1-bit register for signal <decode_execute_halt>.
    Found 1-bit register for signal <exception_r>.
    Found 1-bit register for signal <exception_taken>.
    Found 32-bit register for signal <last_branch_insn_pc>.
    Found 1-bit register for signal <waiting_for_fetch>.
    Found 1-bit register for signal <doing_rfe_r>.
    Found 12-bit register for signal <spr_fpcsr>.
    Found 1-bit register for signal <spr_sr<14>>.
    Found 1-bit register for signal <spr_sr<13>>.
    Found 1-bit register for signal <spr_sr<12>>.
    Found 1-bit register for signal <spr_sr<11>>.
    Found 1-bit register for signal <spr_sr<10>>.
    Found 1-bit register for signal <spr_sr<9>>.
    Found 1-bit register for signal <spr_sr<8>>.
    Found 1-bit register for signal <spr_sr<7>>.
    Found 1-bit register for signal <spr_sr<6>>.
    Found 1-bit register for signal <spr_sr<5>>.
    Found 1-bit register for signal <spr_sr<4>>.
    Found 1-bit register for signal <spr_sr<3>>.
    Found 1-bit register for signal <spr_sr<2>>.
    Found 1-bit register for signal <spr_sr<1>>.
    Found 1-bit register for signal <spr_sr<0>>.
    Found 16-bit register for signal <spr_esr>.
    Found 1-bit register for signal <ctrl_bubble_o>.
    Found 32-bit register for signal <spr_epcr>.
    Found 32-bit register for signal <spr_eear>.
    Found 32-bit register for signal <spr_ppc>.
    Found 32-bit register for signal <spr_npc>.
    Found 32-bit register for signal <spr_evbar>.
    Found 1-bit register for signal <execute_delay_slot>.
    Found 1-bit register for signal <ctrl_delay_slot>.
    Found 1-bit register for signal <ctrl_stage_exceptions>.
    Found 32-bit subtractor for signal <pc_ctrl_i[31]_GND_26_o_sub_3_OUT> created at line 365.
    Found 32-bit adder for signal <pc_ctrl_i[31]_spr_epcr[31]_mux_98_OUT> created at line 770.
    WARNING:Xst:2404 -  FFs/Latches <du_npc_written<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <cpu_stall<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <mor1kx_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_cfgrs>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v".
        FEATURE_SYSCALL = "NONE"
        FEATURE_TRAP = "NONE"
        FEATURE_RANGE = "NONE"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_PIC = "ENABLED"
        FEATURE_TIMER = "NONE"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_PIC_TRIGGER = "LEVEL"
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "NONE"
        FEATURE_DELAYSLOT = "ENABLED"
        FEATURE_EVBAR = "ENABLED"
        FEATURE_AECSR = "NONE"
WARNING:Xst:653 - Signal <spr_dmmucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_immucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx_cfgrs> synthesized.

Synthesizing Unit <mor1kx_pic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v".
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <spr_picmr>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_pic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x10-bit dual-port RAM                               : 2
 256x101-bit dual-port RAM                             : 1
 256x20-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 68
 1-bit adder                                           : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 6
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 8
 3-bit subtractor                                      : 4
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 12
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 512
 1-bit register                                        : 308
 10-bit register                                       : 5
 101-bit register                                      : 2
 11-bit register                                       : 1
 12-bit register                                       : 3
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 15
 20-bit register                                       : 8
 21-bit register                                       : 4
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 14
 32-bit register                                       : 54
 4-bit register                                        : 24
 5-bit register                                        : 8
 57-bit register                                       : 1
 6-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 36
 9-bit register                                        : 3
# Comparators                                          : 50
 1-bit comparator equal                                : 12
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 19-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 6-bit comparator greater                              : 1
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 2
 9-bit comparator equal                                : 1
# Multiplexers                                         : 854
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 458
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 59
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 101-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 10
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 180
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 31
 4-bit 3-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 59
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 14
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mor1kx_execute_alu>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
	Found pipelined multiplier on signal <n0292>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0292 by adding 5 register level(s).
Unit <mor1kx_execute_alu> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_1> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_2> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_3> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_4> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_5> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_6> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_store_buffer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
Unit <mor1kx_store_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_waittimer0_count>: 1 register on signal <soc_waittimer0_count>.
The following registers are absorbed into counter <soc_waittimer1_count>: 1 register on signal <soc_waittimer1_count>.
The following registers are absorbed into counter <soc_waittimer2_count>: 1 register on signal <soc_waittimer2_count>.
The following registers are absorbed into counter <soc_waittimer3_count>: 1 register on signal <soc_waittimer3_count>.
The following registers are absorbed into counter <soc_waittimer4_count>: 1 register on signal <soc_waittimer4_count>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ddrphy_phase_half>: 1 register on signal <soc_ddrphy_phase_half>.
The following registers are absorbed into counter <soc_ddrphy_phase_sel>: 1 register on signal <soc_ddrphy_phase_sel>.
The following registers are absorbed into counter <soc_spiflash_i>: 1 register on signal <soc_spiflash_i>.
The following registers are absorbed into counter <soc_basesoc_sdram_timer_count>: 1 register on signal <soc_basesoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_basesoc_ctrl_bus_errors>: 1 register on signal <soc_basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_basesoc_counter>: 1 register on signal <soc_basesoc_counter>.
The following registers are absorbed into counter <soc_basesoc_uart_phy_tx_bitcount>: 1 register on signal <soc_basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <soc_basesoc_uart_phy_rx_bitcount>: 1 register on signal <soc_basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_produce>: 1 register on signal <soc_basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_level0>: 1 register on signal <soc_basesoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_consume>: 1 register on signal <soc_basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_produce>: 1 register on signal <soc_basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_consume>: 1 register on signal <soc_basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_level0>: 1 register on signal <soc_basesoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_ddrphy_bitslip_cnt>: 1 register on signal <soc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nreads>: 1 register on signal <soc_basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_basesoc_sdram_time1>: 1 register on signal <soc_basesoc_sdram_time1>.
The following registers are absorbed into counter <soc_basesoc_sdram_time0>: 1 register on signal <soc_basesoc_sdram_time0>.
The following registers are absorbed into counter <soc_basesoc_sdram_twtrcon_count>: 1 register on signal <soc_basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <vns_basesoc_count>: 1 register on signal <vns_basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <soc_basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed33> |          |
    |     doA            | connected to signal <soc_basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(soc_basesoc_tag_di_dirty,"00",vns_rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <div_r_31> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x101-bit dual-port block RAM                       : 1
 256x20-bit dual-port block RAM                        : 2
 32x32-bit dual-port block RAM                         : 2
 4096x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 20
 25-bit adder                                          : 1
 32-bit adder                                          : 7
 32-bit subtractor                                     : 2
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 5
 9-bit adder                                           : 1
# Counters                                             : 47
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 6
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 8
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 2835
 Flip-Flops                                            : 2835
# Comparators                                          : 50
 1-bit comparator equal                                : 12
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 19-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 6-bit comparator greater                              : 1
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 2
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1315
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 951
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 85
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 168
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 29
 4-bit 3-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 37
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 14
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <exception_pc_addr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <execute_except_syscall_o> (without init value) has a constant value of 0 in block <mor1kx_decode_execute_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <execute_except_trap_o> (without init value) has a constant value of 0 in block <mor1kx_decode_execute_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_fpcsr_o_0> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_1> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_2> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_3> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_4> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_5> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_6> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_7> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_8> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_9> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_10> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_11> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_set_o> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <imem_err> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_except_ibus_err_o> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbus_err> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store_buffer_err_o> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <except_dbus> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <soc_basesoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <soc_basesoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/FSM_10> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 001   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/FSM_11> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 0001  | 01
 0010  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/FSM_12> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/FSM_13> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 01000 | 011
 00100 | 010
 10000 | 110
-------------------
WARNING:Xst:2677 - Node <Mmult_n02923> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <atomic_addr_0> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <atomic_addr_1> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <soc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <soc_ddrphy_record2_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_0> <soc_ddrphy_record3_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_2> <soc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_0> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_0> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_1> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_1> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_2> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_2> 

Optimizing unit <top> ...

Optimizing unit <mor1kx_cpu_cappuccino> ...

Optimizing unit <mor1kx_fetch_cappuccino> ...

Optimizing unit <mor1kx_icache> ...

Optimizing unit <mor1kx_lsu_cappuccino> ...

Optimizing unit <mor1kx_simple_dpram_sclk_3> ...

Optimizing unit <mor1kx_dcache> ...

Optimizing unit <mor1kx_simple_dpram_sclk_4> ...

Optimizing unit <mor1kx_ctrl_cappuccino> ...

Optimizing unit <mor1kx_pic> ...

Optimizing unit <mor1kx_decode> ...

Optimizing unit <mor1kx_decode_execute_cappuccino> ...

Optimizing unit <mor1kx_execute_alu> ...

Optimizing unit <mor1kx_wb_mux_cappuccino> ...

Optimizing unit <mor1kx_rf_cappuccino> ...

Optimizing unit <mor1kx_execute_ctrl_cappuccino> ...
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_70> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_69> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ipagefault_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_itlb_miss_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/wb_op_mul> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_trap_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_syscall_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ipagefault_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_itlb_miss_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dbus_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dpagefault_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dtlb_miss_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jbr_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_set_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/exception_while_tlb_reload> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_basesoc_sdram_bandwidth_counter_0> <soc_spiflash_i_1> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_spiflash_i_0> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 121.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top>, final ratio is 121.
Forward register balancing over carry chain mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/Mcount_read_pointer_cy<0>
Forward register balancing over carry chain mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/Mcount_write_pointer_cy<0>
Forward register balancing over carry chain mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Madd_div_n[31]_GND_13_o_add_55_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB2> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_0_BRB3> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_cmd_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_sdram_dfi_p0_rddata_en_BRB0> 
INFO:Xst:2261 - The FF/Latch <memadr_1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_rddata_sr_4_BRB5> 
INFO:Xst:2261 - The FF/Latch <memadr_1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_rddata_sr_4_BRB7> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 has(ve) been forward balanced into : Mmux_GND_1_o_vns_basesoc_interface3_bank_bus_adr[5]_mux_1314_OUT2211_FRB.
	Register(s) soc_basesoc_timer0_zero_pending soc_basesoc_timer0_eventmanager_storage_full has(ve) been forward balanced into : soc_basesoc_timer0_irq1_FRB.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB8.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB4 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB9
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB14.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB1.
	Register(s) soc_basesoc_sdram_choose_req_grant_FSM_FFd1 has(ve) been backward balanced into : soc_basesoc_sdram_choose_req_grant_FSM_FFd1_BRB0 soc_basesoc_sdram_choose_req_grant_FSM_FFd1_BRB1 soc_basesoc_sdram_choose_req_grant_FSM_FFd1_BRB2 soc_basesoc_sdram_choose_req_grant_FSM_FFd1_BRB3 soc_basesoc_sdram_choose_req_grant_FSM_FFd1_BRB4 soc_basesoc_sdram_choose_req_grant_FSM_FFd1_BRB5.
	Register(s) soc_basesoc_sdram_choose_req_grant_FSM_FFd2 has(ve) been backward balanced into : soc_basesoc_sdram_choose_req_grant_FSM_FFd2_BRB0 soc_basesoc_sdram_choose_req_grant_FSM_FFd2_BRB1 soc_basesoc_sdram_choose_req_grant_FSM_FFd2_BRB2.
	Register(s) soc_basesoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : soc_basesoc_sdram_dfi_p0_rddata_en_BRB0 soc_basesoc_sdram_dfi_p0_rddata_en_BRB1 soc_basesoc_sdram_dfi_p0_rddata_en_BRB2 soc_basesoc_sdram_dfi_p0_rddata_en_BRB3 soc_basesoc_sdram_dfi_p0_rddata_en_BRB4 soc_basesoc_sdram_dfi_p0_rddata_en_BRB6 soc_basesoc_sdram_dfi_p0_rddata_en_BRB7 soc_basesoc_sdram_dfi_p0_rddata_en_BRB8 soc_basesoc_sdram_dfi_p0_rddata_en_BRB9 soc_basesoc_sdram_dfi_p0_rddata_en_BRB10.
	Register(s) soc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_1_BRB0 soc_ddrphy_rddata_sr_1_BRB1 soc_ddrphy_rddata_sr_1_BRB2 soc_ddrphy_rddata_sr_1_BRB3 soc_ddrphy_rddata_sr_1_BRB4.
	Register(s) soc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_2_BRB0 soc_ddrphy_rddata_sr_2_BRB1 soc_ddrphy_rddata_sr_2_BRB2 soc_ddrphy_rddata_sr_2_BRB3 soc_ddrphy_rddata_sr_2_BRB5 soc_ddrphy_rddata_sr_2_BRB6 soc_ddrphy_rddata_sr_2_BRB7 soc_ddrphy_rddata_sr_2_BRB8 soc_ddrphy_rddata_sr_2_BRB9 soc_ddrphy_rddata_sr_2_BRB10 soc_ddrphy_rddata_sr_2_BRB11 soc_ddrphy_rddata_sr_2_BRB12 soc_ddrphy_rddata_sr_2_BRB13 soc_ddrphy_rddata_sr_2_BRB14.
	Register(s) soc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_3_BRB0 soc_ddrphy_rddata_sr_3_BRB1 soc_ddrphy_rddata_sr_3_BRB2 soc_ddrphy_rddata_sr_3_BRB3 soc_ddrphy_rddata_sr_3_BRB4 soc_ddrphy_rddata_sr_3_BRB5 soc_ddrphy_rddata_sr_3_BRB6 soc_ddrphy_rddata_sr_3_BRB7 soc_ddrphy_rddata_sr_3_BRB8 soc_ddrphy_rddata_sr_3_BRB9 soc_ddrphy_rddata_sr_3_BRB10 soc_ddrphy_rddata_sr_3_BRB11 soc_ddrphy_rddata_sr_3_BRB12 soc_ddrphy_rddata_sr_3_BRB13 soc_ddrphy_rddata_sr_3_BRB15 soc_ddrphy_rddata_sr_3_BRB16 soc_ddrphy_rddata_sr_3_BRB17 soc_ddrphy_rddata_sr_3_BRB18 soc_ddrphy_rddata_sr_3_BRB19.
	Register(s) soc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_4_BRB0 soc_ddrphy_rddata_sr_4_BRB1 soc_ddrphy_rddata_sr_4_BRB2 soc_ddrphy_rddata_sr_4_BRB3 soc_ddrphy_rddata_sr_4_BRB4 soc_ddrphy_rddata_sr_4_BRB5 soc_ddrphy_rddata_sr_4_BRB6 soc_ddrphy_rddata_sr_4_BRB7 soc_ddrphy_rddata_sr_4_BRB8 soc_ddrphy_rddata_sr_4_BRB9 soc_ddrphy_rddata_sr_4_BRB10 soc_ddrphy_rddata_sr_4_BRB11 soc_ddrphy_rddata_sr_4_BRB12 soc_ddrphy_rddata_sr_4_BRB13 soc_ddrphy_rddata_sr_4_BRB15 soc_ddrphy_rddata_sr_4_BRB16 soc_ddrphy_rddata_sr_4_BRB17.
	Register(s) soc_ddrphy_record0_cke has(ve) been backward balanced into : soc_ddrphy_record0_cke_BRB0 soc_ddrphy_record0_cke_BRB1.
	Register(s) soc_spiflash_sr_26 has(ve) been backward balanced into : soc_spiflash_sr_26_BRB0 soc_spiflash_sr_26_BRB1 soc_spiflash_sr_26_BRB3 soc_spiflash_sr_26_BRB4.
	Register(s) soc_spiflash_sr_28 has(ve) been backward balanced into : soc_spiflash_sr_28_BRB1 soc_spiflash_sr_28_BRB3 soc_spiflash_sr_28_BRB4.
	Register(s) soc_spiflash_sr_29 has(ve) been backward balanced into : soc_spiflash_sr_29_BRB1 soc_spiflash_sr_29_BRB3 soc_spiflash_sr_29_BRB4.
	Register(s) soc_spiflash_sr_30 has(ve) been backward balanced into : soc_spiflash_sr_30_BRB1 soc_spiflash_sr_30_BRB3 soc_spiflash_sr_30_BRB4.
	Register(s) soc_spiflash_sr_31 has(ve) been backward balanced into : soc_spiflash_sr_31_BRB1 soc_spiflash_sr_31_BRB3 soc_spiflash_sr_31_BRB4.
	Register(s) vns_bankmachine0_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine0_state_FSM_FFd2_BRB0 vns_bankmachine0_state_FSM_FFd2_BRB1 vns_bankmachine0_state_FSM_FFd2_BRB2 vns_bankmachine0_state_FSM_FFd2_BRB3 vns_bankmachine0_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine1_state_FSM_FFd1 has(ve) been backward balanced into : vns_bankmachine1_state_FSM_FFd1_BRB0 vns_bankmachine1_state_FSM_FFd1_BRB1 vns_bankmachine1_state_FSM_FFd1_BRB3 vns_bankmachine1_state_FSM_FFd1_BRB5.
	Register(s) vns_bankmachine1_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine1_state_FSM_FFd2_BRB0 vns_bankmachine1_state_FSM_FFd2_BRB1 vns_bankmachine1_state_FSM_FFd2_BRB2 vns_bankmachine1_state_FSM_FFd2_BRB3 vns_bankmachine1_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine1_state_FSM_FFd3 has(ve) been backward balanced into : vns_bankmachine1_state_FSM_FFd3_BRB2 vns_bankmachine1_state_FSM_FFd3_BRB4 .
	Register(s) vns_bankmachine2_state_FSM_FFd1 has(ve) been backward balanced into : vns_bankmachine2_state_FSM_FFd1_BRB0 vns_bankmachine2_state_FSM_FFd1_BRB1 vns_bankmachine2_state_FSM_FFd1_BRB3 .
	Register(s) vns_bankmachine2_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine2_state_FSM_FFd2_BRB0 vns_bankmachine2_state_FSM_FFd2_BRB1 vns_bankmachine2_state_FSM_FFd2_BRB2 vns_bankmachine2_state_FSM_FFd2_BRB3 vns_bankmachine2_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine2_state_FSM_FFd3 has(ve) been backward balanced into : vns_bankmachine2_state_FSM_FFd3_BRB2 vns_bankmachine2_state_FSM_FFd3_BRB4 .
	Register(s) vns_bankmachine3_state_FSM_FFd1 has(ve) been backward balanced into : vns_bankmachine3_state_FSM_FFd1_BRB0 vns_bankmachine3_state_FSM_FFd1_BRB1 vns_bankmachine3_state_FSM_FFd1_BRB3 .
	Register(s) vns_bankmachine3_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine3_state_FSM_FFd2_BRB0 vns_bankmachine3_state_FSM_FFd2_BRB1 vns_bankmachine3_state_FSM_FFd2_BRB2 vns_bankmachine3_state_FSM_FFd2_BRB3 vns_bankmachine3_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine3_state_FSM_FFd3 has(ve) been backward balanced into : vns_bankmachine3_state_FSM_FFd3_BRB2 vns_bankmachine3_state_FSM_FFd3_BRB4 .
	Register(s) vns_litedramwishbone2native_state_FSM_FFd1 has(ve) been backward balanced into : vns_litedramwishbone2native_state_FSM_FFd1_BRB0 vns_litedramwishbone2native_state_FSM_FFd1_BRB1 vns_litedramwishbone2native_state_FSM_FFd1_BRB2 vns_litedramwishbone2native_state_FSM_FFd1_BRB3 vns_litedramwishbone2native_state_FSM_FFd1_BRB4 vns_litedramwishbone2native_state_FSM_FFd1_BRB5.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB5 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB5 vns_new_master_rdata_valid3_BRB6 vns_new_master_rdata_valid3_BRB7 vns_new_master_rdata_valid3_BRB8 vns_new_master_rdata_valid3_BRB9 vns_new_master_rdata_valid3_BRB10 vns_new_master_rdata_valid3_BRB11 vns_new_master_rdata_valid3_BRB12 vns_new_master_rdata_valid3_BRB13 vns_new_master_rdata_valid3_BRB14 vns_new_master_rdata_valid3_BRB15.
	Register(s) vns_new_master_rdata_valid4 has(ve) been backward balanced into : vns_new_master_rdata_valid4_BRB0 vns_new_master_rdata_valid4_BRB1 vns_new_master_rdata_valid4_BRB2 vns_new_master_rdata_valid4_BRB3 vns_new_master_rdata_valid4_BRB4.
	Register(s) vns_new_master_wdata_ready has(ve) been backward balanced into : vns_new_master_wdata_ready_BRB3 vns_new_master_wdata_ready_BRB4.
Unit <top> processed.
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/doing_rfe_r has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_5 has been replicated 3 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o has been replicated 6 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_0 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_1 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_12 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_4 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_0 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_1 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_0 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_1 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_a has been replicated 3 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_b has been replicated 2 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a has been replicated 4 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_a has been replicated 5 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_b has been replicated 3 time(s)
FlipFlop soc_basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_10 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_11 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_12 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_we has been replicated 1 time(s)
FlipFlop soc_basesoc_sdram_generator_done has been replicated 1 time(s)
FlipFlop vns_bankmachine0_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop vns_refresher_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop vns_refresher_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <soc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid4_BRB0>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid4_BRB1>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB6>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB3>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB6>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB3>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid3_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB15>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB19>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <vns_new_master_rdata_valid4_BRB2> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3245
 Flip-Flops                                            : 3245
# Shift Registers                                      : 34
 2-bit shift register                                  : 3
 3-bit shift register                                  : 14
 4-bit shift register                                  : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6830
#      GND                         : 1
#      INV                         : 114
#      LUT1                        : 130
#      LUT2                        : 632
#      LUT3                        : 688
#      LUT4                        : 452
#      LUT5                        : 1109
#      LUT6                        : 2229
#      MUXCY                       : 746
#      MUXF7                       : 91
#      VCC                         : 1
#      XORCY                       : 637
# FlipFlops/Latches                : 3290
#      FD                          : 681
#      FDE                         : 859
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 495
#      FDRE                        : 1100
#      FDS                         : 35
#      FDSE                        : 108
#      ODDR2                       : 6
# RAMS                             : 129
#      RAM16X1D                    : 104
#      RAMB16BWER                  : 17
#      RAMB8BWER                   : 8
# Shift Registers                  : 34
#      SRLC16E                     : 34
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3290  out of  11440    28%  
 Number of Slice LUTs:                 5596  out of   5720    97%  
    Number used as Logic:              5354  out of   5720    93%  
    Number used as Memory:              242  out of   1440    16%  
       Number used as RAM:              208
       Number used as SRL:               34

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6997
   Number with an unused Flip Flop:    3707  out of   6997    52%  
   Number with an unused LUT:          1401  out of   6997    20%  
   Number of fully used LUT-FF pairs:  1889  out of   6997    26%  
   Number of unique control sets:       140

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of     32    65%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3386  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 30.995ns (Maximum Frequency: 32.263MHz)
   Minimum input arrival time before clock: 4.503ns
   Maximum output required time after clock: 6.894ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 30.995ns (frequency: 32.263MHz)
  Total number of paths / destination ports: 1221720 / 9128
-------------------------------------------------------------------------
Delay:               12.398ns (Levels of Logic = 9)
  Source:            vns_bankmachine0_state_FSM_FFd2_BRB0 (FF)
  Destination:       soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (FF)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: vns_bankmachine0_state_FSM_FFd2_BRB0 to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.196  vns_bankmachine0_state_FSM_FFd2_BRB0 (vns_bankmachine0_state_FSM_FFd2_BRB0)
     LUT5:I0->O            2   0.254   0.726  vns_bankmachine0_state_FSM_FFd2-In3_1 (vns_bankmachine0_state_FSM_FFd2-In3)
     LUT4:I3->O            1   0.254   0.790  Mmux_soc_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (N1061)
     LUT6:I4->O           15   0.250   1.155  Mmux_soc_basesoc_sdram_bankmachine0_cmd_valid1 (soc_basesoc_sdram_bankmachine0_cmd_valid)
     LUT6:I5->O            2   0.254   0.726  Mmux_vns_array_muxed81631 (Mmux_vns_array_muxed8163)
     LUT6:I5->O            3   0.254   0.766  Mmux_vns_rhs_array_muxed615 (Mmux_vns_rhs_array_muxed614)
     LUT4:I3->O            1   0.254   0.682  Mmux_vns_rhs_array_muxed619_SW0 (N1207)
     LUT5:I4->O            5   0.254   0.841  Mmux_soc_basesoc_sdram_bankmachine0_cmd_ready1111 (Mmux_soc_basesoc_sdram_bankmachine0_cmd_ready11)
     LUT6:I5->O           13   0.254   1.098  Mmux_soc_basesoc_sdram_bankmachine0_cmd_ready12 (soc_basesoc_sdram_bankmachine0_cmd_ready)
     LUT6:I5->O           21   0.254   1.309  soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce (soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
     FDRE:CE                   0.302          soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0
    ----------------------------------------
    Total                     12.398ns (3.109ns logic, 9.289ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1456 / 406
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 2)
  Source:            user_btn2 (PAD)
  Destination:       soc_waittimer2_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn2 to soc_waittimer2_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.334  user_btn2_IBUF (user_btn2_IBUF)
     LUT6:I5->O           20   0.254   1.285  _n5867_inv1 (_n5867_inv)
     FDSE:CE                   0.302          soc_waittimer2_count_0
    ----------------------------------------
    Total                      4.503ns (1.884ns logic, 2.619ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  vns_xilinxasyncresetsynchronizerimpl21 (vns_xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 736 / 203
-------------------------------------------------------------------------
Offset:              6.894ns (Levels of Logic = 3)
  Source:            soc_spiflash_sr_26_BRB0 (FF)
  Destination:       spiflash_mosi (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: soc_spiflash_sr_26_BRB0 to spiflash_mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.438  soc_spiflash_sr_26_BRB0 (soc_spiflash_sr_26_BRB0)
     LUT5:I0->O            2   0.254   0.834  Mmux_soc_spiflash_sr[31]_GND_1_o_MUX_519_o115 (soc_spiflash_sr_31)
     LUT3:I1->O            1   0.250   0.681  Mmux_spiflash_mosi11 (spiflash_mosi_OBUF)
     OBUF:I->O                 2.912          spiflash_mosi_OBUF (spiflash_mosi)
    ----------------------------------------
    Total                      6.894ns (3.941ns logic, 2.953ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (soc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.709|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   12.398|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 71.00 secs
Total CPU time to Xst completion: 71.28 secs
 
--> 


Total memory usage is 494600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  777 (   0 filtered)
Number of infos    :   64 (   0 filtered)

