{
  "module_name": "at91_pmc.h",
  "hash_id": "8209ab0335707440d2a8f7659b85b9c7a652a3e945a131c26ccd62dd937adeda",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/clk/at91_pmc.h",
  "human_readable_source": " \n \n\n#ifndef AT91_PMC_H\n#define AT91_PMC_H\n\n#include <linux/bits.h>\n\n#define AT91_PMC_V1\t\t(1)\t\t\t \n#define AT91_PMC_V2\t\t(2)\t\t\t \n\n#define\tAT91_PMC_SCER\t\t0x00\t\t\t \n#define\tAT91_PMC_SCDR\t\t0x04\t\t\t \n\n#define\tAT91_PMC_SCSR\t\t0x08\t\t\t \n#define\t\tAT91_PMC_PCK\t\t(1 <<  0)\t\t \n#define\t\tAT91RM9200_PMC_UDP\t(1 <<  1)\t\t \n#define\t\tAT91RM9200_PMC_MCKUDP\t(1 <<  2)\t\t \n#define\t\tAT91RM9200_PMC_UHP\t(1 <<  4)\t\t \n#define\t\tAT91SAM926x_PMC_UHP\t(1 <<  6)\t\t \n#define\t\tAT91SAM926x_PMC_UDP\t(1 <<  7)\t\t \n#define\t\tAT91_PMC_PCK0\t\t(1 <<  8)\t\t \n#define\t\tAT91_PMC_PCK1\t\t(1 <<  9)\t\t \n#define\t\tAT91_PMC_PCK2\t\t(1 << 10)\t\t \n#define\t\tAT91_PMC_PCK3\t\t(1 << 11)\t\t \n#define\t\tAT91_PMC_PCK4\t\t(1 << 12)\t\t \n#define\t\tAT91_PMC_HCK0\t\t(1 << 16)\t\t \n#define\t\tAT91_PMC_HCK1\t\t(1 << 17)\t\t \n\n#define AT91_PMC_PLL_CTRL0\t\t0x0C\t\t \n#define\t\tAT91_PMC_PLL_CTRL0_ENPLL\t(1 << 28)\t \n#define\t\tAT91_PMC_PLL_CTRL0_ENPLLCK\t(1 << 29)\t \n#define\t\tAT91_PMC_PLL_CTRL0_ENLOCK\t(1 << 31)\t \n\n#define AT91_PMC_PLL_CTRL1\t\t0x10\t\t \n\n#define\tAT91_PMC_PCER\t\t0x10\t\t\t \n#define\tAT91_PMC_PCDR\t\t0x14\t\t\t \n#define\tAT91_PMC_PCSR\t\t0x18\t\t\t \n\n#define AT91_PMC_PLL_ACR\t0x18\t\t\t \n#define\t\tAT91_PMC_PLL_ACR_DEFAULT_UPLL\tUL(0x12020010)\t \n#define\t\tAT91_PMC_PLL_ACR_DEFAULT_PLLA\tUL(0x00020010)\t \n#define\t\tAT91_PMC_PLL_ACR_UTMIVR\t\t(1 << 12)\t \n#define\t\tAT91_PMC_PLL_ACR_UTMIBG\t\t(1 << 13)\t \n\n#define\tAT91_CKGR_UCKR\t\t0x1C\t\t\t \n#define\t\tAT91_PMC_UPLLEN\t\t(1   << 16)\t\t \n#define\t\tAT91_PMC_UPLLCOUNT\t(0xf << 20)\t\t \n#define\t\tAT91_PMC_BIASEN\t\t(1   << 24)\t\t \n#define\t\tAT91_PMC_BIASCOUNT\t(0xf << 28)\t\t \n\n#define AT91_PMC_PLL_UPDT\t\t0x1C\t\t \n#define\t\tAT91_PMC_PLL_UPDT_UPDATE\t(1 << 8)\t \n#define\t\tAT91_PMC_PLL_UPDT_ID\t\t(1 << 0)\t \n#define\t\tAT91_PMC_PLL_UPDT_ID_MSK\t(0xf)\t\t \n#define\t\tAT91_PMC_PLL_UPDT_STUPTIM\t(0xff << 16)\t \n\n#define\tAT91_CKGR_MOR\t\t0x20\t\t\t \n#define\t\tAT91_PMC_MOSCEN\t\t(1    <<  0)\t\t \n#define\t\tAT91_PMC_OSCBYPASS\t(1    <<  1)\t\t \n#define\t\tAT91_PMC_WAITMODE\t(1    <<  2)\t\t \n#define\t\tAT91_PMC_MOSCRCEN\t(1    <<  3)\t\t \n#define\t\tAT91_PMC_OSCOUNT\t(0xff <<  8)\t\t \n#define\t\tAT91_PMC_KEY_MASK\t(0xff << 16)\n#define\t\tAT91_PMC_KEY\t\t(0x37 << 16)\t\t \n#define\t\tAT91_PMC_MOSCSEL\t(1    << 24)\t\t \n#define\t\tAT91_PMC_CFDEN\t\t(1    << 25)\t\t \n\n#define\tAT91_CKGR_MCFR\t\t0x24\t\t\t \n#define\t\tAT91_PMC_MAINF\t\t(0xffff <<  0)\t\t \n#define\t\tAT91_PMC_MAINRDY\t(1\t<< 16)\t\t \n\n#define\tAT91_CKGR_PLLAR\t\t0x28\t\t\t \n\n#define\tAT91_PMC_RATIO\t\t0x2c\t\t\t \n#define\t\tAT91_PMC_RATIO_RATIO\t(0xf)\t\t \n\n#define\tAT91_CKGR_PLLBR\t\t0x2c\t\t\t \n#define\t\tAT91_PMC_DIV\t\t(0xff  <<  0)\t\t \n#define\t\tAT91_PMC_PLLCOUNT\t(0x3f  <<  8)\t\t \n#define\t\tAT91_PMC_OUT\t\t(3     << 14)\t\t \n#define\t\tAT91_PMC_MUL\t\t(0x7ff << 16)\t\t \n#define\t\tAT91_PMC_MUL_GET(n)\t((n) >> 16 & 0x7ff)\n#define\t\tAT91_PMC3_MUL\t\t(0x7f  << 18)\t\t \n#define\t\tAT91_PMC3_MUL_GET(n)\t((n) >> 18 & 0x7f)\n#define\t\tAT91_PMC_USBDIV\t\t(3     << 28)\t\t \n#define\t\t\tAT91_PMC_USBDIV_1\t\t(0 << 28)\n#define\t\t\tAT91_PMC_USBDIV_2\t\t(1 << 28)\n#define\t\t\tAT91_PMC_USBDIV_4\t\t(2 << 28)\n#define\t\tAT91_PMC_USB96M\t\t(1     << 28)\t\t \n\n#define AT91_PMC_CPU_CKR\t0x28\t\t\t \n\n#define\tAT91_PMC_MCKR\t\t0x30\t\t\t \n#define\t\tAT91_PMC_CSS\t\t(3 <<  0)\t\t \n#define\t\t\tAT91_PMC_CSS_SLOW\t\t(0 << 0)\n#define\t\t\tAT91_PMC_CSS_MAIN\t\t(1 << 0)\n#define\t\t\tAT91_PMC_CSS_PLLA\t\t(2 << 0)\n#define\t\t\tAT91_PMC_CSS_PLLB\t\t(3 << 0)\n#define\t\t\tAT91_PMC_CSS_UPLL\t\t(3 << 0)\t \n#define\t\tPMC_PRES_OFFSET\t\t2\n#define\t\tAT91_PMC_PRES\t\t(7 <<  PMC_PRES_OFFSET)\t\t \n#define\t\t\tAT91_PMC_PRES_1\t\t\t(0 << PMC_PRES_OFFSET)\n#define\t\t\tAT91_PMC_PRES_2\t\t\t(1 << PMC_PRES_OFFSET)\n#define\t\t\tAT91_PMC_PRES_4\t\t\t(2 << PMC_PRES_OFFSET)\n#define\t\t\tAT91_PMC_PRES_8\t\t\t(3 << PMC_PRES_OFFSET)\n#define\t\t\tAT91_PMC_PRES_16\t\t(4 << PMC_PRES_OFFSET)\n#define\t\t\tAT91_PMC_PRES_32\t\t(5 << PMC_PRES_OFFSET)\n#define\t\t\tAT91_PMC_PRES_64\t\t(6 << PMC_PRES_OFFSET)\n#define\t\tPMC_ALT_PRES_OFFSET\t4\n#define\t\tAT91_PMC_ALT_PRES\t(7 <<  PMC_ALT_PRES_OFFSET)\t\t \n#define\t\t\tAT91_PMC_ALT_PRES_1\t\t(0 << PMC_ALT_PRES_OFFSET)\n#define\t\t\tAT91_PMC_ALT_PRES_2\t\t(1 << PMC_ALT_PRES_OFFSET)\n#define\t\t\tAT91_PMC_ALT_PRES_4\t\t(2 << PMC_ALT_PRES_OFFSET)\n#define\t\t\tAT91_PMC_ALT_PRES_8\t\t(3 << PMC_ALT_PRES_OFFSET)\n#define\t\t\tAT91_PMC_ALT_PRES_16\t\t(4 << PMC_ALT_PRES_OFFSET)\n#define\t\t\tAT91_PMC_ALT_PRES_32\t\t(5 << PMC_ALT_PRES_OFFSET)\n#define\t\t\tAT91_PMC_ALT_PRES_64\t\t(6 << PMC_ALT_PRES_OFFSET)\n#define\t\tAT91_PMC_MDIV\t\t(3 <<  8)\t\t \n#define\t\t\tAT91RM9200_PMC_MDIV_1\t\t(0 << 8)\t \n#define\t\t\tAT91RM9200_PMC_MDIV_2\t\t(1 << 8)\n#define\t\t\tAT91RM9200_PMC_MDIV_3\t\t(2 << 8)\n#define\t\t\tAT91RM9200_PMC_MDIV_4\t\t(3 << 8)\n#define\t\t\tAT91SAM9_PMC_MDIV_1\t\t(0 << 8)\t \n#define\t\t\tAT91SAM9_PMC_MDIV_2\t\t(1 << 8)\n#define\t\t\tAT91SAM9_PMC_MDIV_4\t\t(2 << 8)\n#define\t\t\tAT91SAM9_PMC_MDIV_6\t\t(3 << 8)\t \n#define\t\t\tAT91SAM9_PMC_MDIV_3\t\t(3 << 8)\t \n#define\t\tAT91_PMC_PDIV\t\t(1 << 12)\t\t \n#define\t\t\tAT91_PMC_PDIV_1\t\t\t(0 << 12)\n#define\t\t\tAT91_PMC_PDIV_2\t\t\t(1 << 12)\n#define\t\tAT91_PMC_PLLADIV2\t(1 << 12)\t\t \n#define\t\t\tAT91_PMC_PLLADIV2_OFF\t\t(0 << 12)\n#define\t\t\tAT91_PMC_PLLADIV2_ON\t\t(1 << 12)\n#define\t\tAT91_PMC_H32MXDIV\tBIT(24)\n\n#define\tAT91_PMC_MCR_V2\t\t0x30\t\t\t\t \n#define\t\tAT91_PMC_MCR_V2_ID_MSK\t(0xF)\n#define\t\t\tAT91_PMC_MCR_V2_ID(_id)\t\t((_id) & AT91_PMC_MCR_V2_ID_MSK)\n#define\t\tAT91_PMC_MCR_V2_CMD\t(1 << 7)\n#define\t\tAT91_PMC_MCR_V2_DIV\t(7 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV1\t\t(0 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV2\t\t(1 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV4\t\t(2 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV8\t\t(3 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV16\t\t(4 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV32\t\t(5 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV64\t\t(6 << 8)\n#define\t\t\tAT91_PMC_MCR_V2_DIV3\t\t(7 << 8)\n#define\t\tAT91_PMC_MCR_V2_CSS\t(0x1F << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_MD_SLCK\t(0 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_TD_SLCK\t(1 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_MAINCK\t(2 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_MCK0\t(3 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_SYSPLL\t(5 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_DDRPLL\t(6 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_IMGPLL\t(7 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_BAUDPLL\t(8 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_AUDIOPLL\t(9 << 16)\n#define\t\t\tAT91_PMC_MCR_V2_CSS_ETHPLL\t(10 << 16)\n#define\t\tAT91_PMC_MCR_V2_EN\t(1 << 28)\n\n#define AT91_PMC_XTALF\t\t0x34\t\t\t \n\n#define\tAT91_PMC_USB\t\t0x38\t\t\t \n#define\t\tAT91_PMC_USBS\t\t(0x1 <<  0)\t\t \n#define\t\t\tAT91_PMC_USBS_PLLA\t\t(0 << 0)\n#define\t\t\tAT91_PMC_USBS_UPLL\t\t(1 << 0)\n#define\t\t\tAT91_PMC_USBS_PLLB\t\t(1 << 0)\t \n#define\t\tAT91_PMC_OHCIUSBDIV\t(0xF <<  8)\t\t \n#define\t\t\tAT91_PMC_OHCIUSBDIV_1\t(0x0 <<  8)\n#define\t\t\tAT91_PMC_OHCIUSBDIV_2\t(0x1 <<  8)\n\n#define\tAT91_PMC_SMD\t\t0x3c\t\t\t \n#define\t\tAT91_PMC_SMDS\t\t(0x1  <<  0)\t\t \n#define\t\tAT91_PMC_SMD_DIV\t(0x1f <<  8)\t\t \n#define\t\tAT91_PMC_SMDDIV(n)\t(((n) <<  8) & AT91_PMC_SMD_DIV)\n\n#define\tAT91_PMC_PCKR(n)\t(0x40 + ((n) * 4))\t \n#define\t\tAT91_PMC_ALT_PCKR_CSS\t(0x7 <<  0)\t\t \n#define\t\t\tAT91_PMC_CSS_MASTER\t\t(4 << 0)\t \n#define\t\tAT91_PMC_CSSMCK\t\t(0x1 <<  8)\t\t \n#define\t\t\tAT91_PMC_CSSMCK_CSS\t\t(0 << 8)\n#define\t\t\tAT91_PMC_CSSMCK_MCK\t\t(1 << 8)\n\n#define\tAT91_PMC_IER\t\t0x60\t\t\t \n#define\tAT91_PMC_IDR\t\t0x64\t\t\t \n#define\tAT91_PMC_SR\t\t0x68\t\t\t \n#define\t\tAT91_PMC_MOSCS\t\t(1 <<  0)\t\t \n#define\t\tAT91_PMC_LOCKA\t\t(1 <<  1)\t\t \n#define\t\tAT91_PMC_LOCKB\t\t(1 <<  2)\t\t \n#define\t\tAT91_PMC_MCKRDY\t\t(1 <<  3)\t\t \n#define\t\tAT91_PMC_LOCKU\t\t(1 <<  6)\t\t \n#define\t\tAT91_PMC_OSCSEL\t\t(1 <<  7)\t\t \n#define\t\tAT91_PMC_PCK0RDY\t(1 <<  8)\t\t \n#define\t\tAT91_PMC_PCK1RDY\t(1 <<  9)\t\t \n#define\t\tAT91_PMC_PCK2RDY\t(1 << 10)\t\t \n#define\t\tAT91_PMC_PCK3RDY\t(1 << 11)\t\t \n#define\t\tAT91_PMC_MOSCSELS\t(1 << 16)\t\t \n#define\t\tAT91_PMC_MOSCRCS\t(1 << 17)\t\t \n#define\t\tAT91_PMC_CFDEV\t\t(1 << 18)\t\t \n#define\t\tAT91_PMC_GCKRDY\t\t(1 << 24)\t\t \n#define\t\tAT91_PMC_MCKXRDY\t(1 << 26)\t\t \n#define\tAT91_PMC_IMR\t\t0x6c\t\t\t \n\n#define AT91_PMC_FSMR\t\t0x70\t\t \n#define AT91_PMC_FSTT(n)\tBIT(n)\n#define AT91_PMC_RTTAL\t\tBIT(16)\n#define AT91_PMC_RTCAL\t\tBIT(17)\t\t \n#define AT91_PMC_USBAL\t\tBIT(18)\t\t \n#define AT91_PMC_SDMMC_CD\tBIT(19)\t\t \n#define AT91_PMC_LPM\t\tBIT(20)\t\t \n#define AT91_PMC_RXLP_MCE\tBIT(24)\t\t \n#define AT91_PMC_ACC_CE\t\tBIT(25)\t\t \n\n#define AT91_PMC_FSPR\t\t0x74\t\t \n\n#define AT91_PMC_FS_INPUT_MASK  0x7ff\n\n#define AT91_PMC_PLLICPR\t0x80\t\t\t \n\n#define AT91_PMC_PROT\t\t0xe4\t\t\t \n#define\t\tAT91_PMC_WPEN\t\t(0x1  <<  0)\t\t \n#define\t\tAT91_PMC_WPKEY\t\t(0xffffff << 8)\t\t \n#define\t\tAT91_PMC_PROTKEY\t(0x504d43 << 8)\t\t \n\n#define AT91_PMC_WPSR\t\t0xe8\t\t\t \n#define\t\tAT91_PMC_WPVS\t\t(0x1  <<  0)\t\t \n#define\t\tAT91_PMC_WPVSRC\t\t(0xffff  <<  8)\t\t \n\n#define AT91_PMC_PLL_ISR0\t0xEC\t\t\t \n\n#define AT91_PMC_PCER1\t\t0x100\t\t\t \n#define AT91_PMC_PCDR1\t\t0x104\t\t\t \n#define AT91_PMC_PCSR1\t\t0x108\t\t\t \n\n#define AT91_PMC_PCR\t\t0x10c\t\t\t \n#define\t\tAT91_PMC_PCR_PID_MASK\t\t0x3f\n#define\t\tAT91_PMC_PCR_CMD\t\t(0x1  <<  12)\t\t\t\t \n#define\t\tAT91_PMC_PCR_GCKDIV_MASK\tGENMASK(27, 20)\n#define\t\tAT91_PMC_PCR_EN\t\t\t(0x1  <<  28)\t\t\t\t \n#define\t\tAT91_PMC_PCR_GCKEN\t\t(0x1  <<  29)\t\t\t\t \n\n#define AT91_PMC_AUDIO_PLL0\t0x14c\n#define\t\tAT91_PMC_AUDIO_PLL_PLLEN\t(1  <<  0)\n#define\t\tAT91_PMC_AUDIO_PLL_PADEN\t(1  <<  1)\n#define\t\tAT91_PMC_AUDIO_PLL_PMCEN\t(1  <<  2)\n#define\t\tAT91_PMC_AUDIO_PLL_RESETN\t(1  <<  3)\n#define\t\tAT91_PMC_AUDIO_PLL_ND_OFFSET\t8\n#define\t\tAT91_PMC_AUDIO_PLL_ND_MASK\t(0x7f << AT91_PMC_AUDIO_PLL_ND_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_ND(n)\t((n)  << AT91_PMC_AUDIO_PLL_ND_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPMC_OFFSET\t16\n#define\t\tAT91_PMC_AUDIO_PLL_QDPMC_MASK\t(0x7f << AT91_PMC_AUDIO_PLL_QDPMC_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPMC(n)\t((n)  << AT91_PMC_AUDIO_PLL_QDPMC_OFFSET)\n\n#define AT91_PMC_AUDIO_PLL1\t0x150\n#define\t\tAT91_PMC_AUDIO_PLL_FRACR_MASK\t\t0x3fffff\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_OFFSET\t\t24\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_MASK\t\t(0x7f << AT91_PMC_AUDIO_PLL_QDPAD_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD(n)\t\t((n)  << AT91_PMC_AUDIO_PLL_QDPAD_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_DIV_OFFSET\tAT91_PMC_AUDIO_PLL_QDPAD_OFFSET\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_DIV_MASK\t(0x3  << AT91_PMC_AUDIO_PLL_QDPAD_DIV_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_DIV(n)\t\t((n)  << AT91_PMC_AUDIO_PLL_QDPAD_DIV_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_OFFSET\t26\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_MAX\t0x1f\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_MASK\t(AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_MAX << AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_OFFSET)\n#define\t\tAT91_PMC_AUDIO_PLL_QDPAD_EXTDIV(n)\t((n)  << AT91_PMC_AUDIO_PLL_QDPAD_EXTDIV_OFFSET)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}