--
--	Conversion of PSoC_2_Pi.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Oct 23 11:26:19 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__GPIO_12_1_net_0 : bit;
SIGNAL Net_2080 : bit;
SIGNAL Net_2055 : bit;
SIGNAL tmpIO_0__GPIO_12_1_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_1_net_0 : bit;
SIGNAL tmpOE__miso_net_0 : bit;
SIGNAL Net_638 : bit;
SIGNAL tmpFB_0__miso_net_0 : bit;
SIGNAL tmpIO_0__miso_net_0 : bit;
TERMINAL tmpSIOVREF__miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__miso_net_0 : bit;
SIGNAL tmpOE__sclk_net_0 : bit;
SIGNAL Net_636 : bit;
SIGNAL tmpIO_0__sclk_net_0 : bit;
TERMINAL tmpSIOVREF__sclk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sclk_net_0 : bit;
SIGNAL tmpOE__GPIO_12_2_net_0 : bit;
SIGNAL Net_2155 : bit;
SIGNAL Net_2160 : bit;
SIGNAL tmpIO_0__GPIO_12_2_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_2_net_0 : bit;
SIGNAL tmpOE__mosi_net_0 : bit;
SIGNAL Net_635 : bit;
SIGNAL tmpIO_0__mosi_net_0 : bit;
TERMINAL tmpSIOVREF__mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mosi_net_0 : bit;
SIGNAL Net_637 : bit;
SIGNAL tmpOE__GPIO_12_0_net_0 : bit;
SIGNAL Net_2083 : bit;
SIGNAL Net_2158 : bit;
SIGNAL tmpIO_0__GPIO_12_0_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_0_net_0 : bit;
SIGNAL tmpOE__GPIO_12_3_net_0 : bit;
SIGNAL Net_2110 : bit;
SIGNAL Net_2161 : bit;
SIGNAL tmpIO_0__GPIO_12_3_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_3_net_0 : bit;
SIGNAL tmpOE__GPIO_12_4_net_0 : bit;
SIGNAL Net_2133 : bit;
SIGNAL Net_2163 : bit;
SIGNAL tmpIO_0__GPIO_12_4_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_4_net_0 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:cnt_reset\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:inv_ss\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_load\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:load\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:prc_clk_src\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\ : bit;
SIGNAL \SPIS_1:Net_81\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:clock_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:prc_clk\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dp_clock\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ : bit;
SIGNAL \SPIS_1:miso_wire\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_from_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_fin\ : bit;
SIGNAL \SPIS_1:Net_75\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_7\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_0\ : bit;
SIGNAL \SPIS_1:Net_146\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_zero\ : bit;
SIGNAL Net_2038 : bit;
SIGNAL Net_2040 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:Net_89\ : bit;
SIGNAL Net_2041 : bit;
SIGNAL tmpOE__PWM_out_1_net_0 : bit;
SIGNAL Net_1063 : bit;
SIGNAL tmpFB_0__PWM_out_1_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_1_net_0 : bit;
SIGNAL Net_1114 : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:reset\ : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:nc2\ : bit;
SIGNAL \PWM_1:PWMUDB:nc3\ : bit;
SIGNAL \PWM_1:PWMUDB:nc1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc4\ : bit;
SIGNAL \PWM_1:PWMUDB:nc5\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc6\ : bit;
SIGNAL \PWM_1:PWMUDB:nc7\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_1055 : bit;
SIGNAL Net_1056 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1057 : bit;
SIGNAL Net_1054 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL \VDAC8_2:Net_83\ : bit;
SIGNAL \VDAC8_2:Net_81\ : bit;
SIGNAL \VDAC8_2:Net_82\ : bit;
TERMINAL Net_1553 : bit;
TERMINAL \VDAC8_2:Net_77\ : bit;
SIGNAL tmpOE__WaveDAC_out_net_0 : bit;
SIGNAL tmpFB_0__WaveDAC_out_net_0 : bit;
TERMINAL Net_822 : bit;
SIGNAL tmpIO_0__WaveDAC_out_net_0 : bit;
TERMINAL tmpSIOVREF__WaveDAC_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WaveDAC_out_net_0 : bit;
SIGNAL Net_1100 : bit;
SIGNAL Net_1184 : bit;
TERMINAL \WaveDAC8_1:Net_211\ : bit;
SIGNAL \WaveDAC8_1:Net_279\ : bit;
TERMINAL \WaveDAC8_1:Net_189\ : bit;
TERMINAL \WaveDAC8_1:Net_256\ : bit;
TERMINAL \WaveDAC8_1:Net_190\ : bit;
TERMINAL \WaveDAC8_1:Net_254\ : bit;
SIGNAL \WaveDAC8_1:Net_183\ : bit;
SIGNAL Net_1185 : bit;
SIGNAL \WaveDAC8_1:Net_107\ : bit;
SIGNAL Net_1186 : bit;
SIGNAL \WaveDAC8_1:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC8_1:Net_134\ : bit;
SIGNAL \WaveDAC8_1:Net_336\ : bit;
SIGNAL \WaveDAC8_1:demux:tmp__demux_1_reg\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_83\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_81\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_82\ : bit;
TERMINAL \WaveDAC8_1:VDAC8:Net_77\ : bit;
TERMINAL \WaveDAC8_1:BuffAmp:Net_29\ : bit;
TERMINAL \WaveDAC8_1:Net_247\ : bit;
SIGNAL \WaveDAC8_1:Net_280\ : bit;
SIGNAL \WaveDAC8_1:Net_80\ : bit;
SIGNAL \WaveDAC8_1:cydff_1\ : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_235\ : bit;
SIGNAL Net_1381 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
TERMINAL Net_1378 : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_1384 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_210\ : bit;
SIGNAL \ADC_SAR_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
TERMINAL \ADC_DelSig_1:Net_244\ : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_35\ : bit;
TERMINAL \ADC_DelSig_1:Net_34\ : bit;
TERMINAL \ADC_DelSig_1:Net_677\ : bit;
TERMINAL \ADC_DelSig_1:Net_20\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL Net_1145 : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL \ADC_DelSig_1:Net_93\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_41\ : bit;
TERMINAL \ADC_DelSig_1:Net_109\ : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
TERMINAL \ADC_DelSig_1:Net_249\ : bit;
SIGNAL Net_1148 : bit;
SIGNAL \ADC_DelSig_1:Net_250\ : bit;
SIGNAL \ADC_DelSig_1:Net_252\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:Net_268\ : bit;
SIGNAL \ADC_DelSig_1:Net_270\ : bit;
SIGNAL \PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_2:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_2:PWMUDB:reset\ : bit;
SIGNAL \PWM_2:PWMUDB:status_6\ : bit;
SIGNAL \PWM_2:PWMUDB:status_5\ : bit;
SIGNAL \PWM_2:PWMUDB:status_4\ : bit;
SIGNAL \PWM_2:PWMUDB:status_3\ : bit;
SIGNAL \PWM_2:PWMUDB:status_2\ : bit;
SIGNAL \PWM_2:PWMUDB:status_1\ : bit;
SIGNAL \PWM_2:PWMUDB:status_0\ : bit;
SIGNAL \PWM_2:Net_55\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_2:PWMUDB:nc2\ : bit;
SIGNAL \PWM_2:PWMUDB:nc3\ : bit;
SIGNAL \PWM_2:PWMUDB:nc1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc4\ : bit;
SIGNAL \PWM_2:PWMUDB:nc5\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc6\ : bit;
SIGNAL \PWM_2:PWMUDB:nc7\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_2:Net_101\ : bit;
SIGNAL \PWM_2:Net_96\ : bit;
SIGNAL Net_941 : bit;
SIGNAL Net_942 : bit;
SIGNAL \PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_949 : bit;
SIGNAL Net_943 : bit;
SIGNAL Net_940 : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL \PWM_3:PWMUDB:km_run\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1689 : bit;
SIGNAL \PWM_3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_3:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_3:PWMUDB:control_7\ : bit;
SIGNAL \PWM_3:PWMUDB:control_6\ : bit;
SIGNAL \PWM_3:PWMUDB:control_5\ : bit;
SIGNAL \PWM_3:PWMUDB:control_4\ : bit;
SIGNAL \PWM_3:PWMUDB:control_3\ : bit;
SIGNAL \PWM_3:PWMUDB:control_2\ : bit;
SIGNAL \PWM_3:PWMUDB:control_1\ : bit;
SIGNAL \PWM_3:PWMUDB:control_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_3:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_3:PWMUDB:reset\ : bit;
SIGNAL \PWM_3:PWMUDB:status_6\ : bit;
SIGNAL \PWM_3:PWMUDB:status_5\ : bit;
SIGNAL \PWM_3:PWMUDB:status_4\ : bit;
SIGNAL \PWM_3:PWMUDB:status_3\ : bit;
SIGNAL \PWM_3:PWMUDB:status_2\ : bit;
SIGNAL \PWM_3:PWMUDB:status_1\ : bit;
SIGNAL \PWM_3:PWMUDB:status_0\ : bit;
SIGNAL \PWM_3:Net_55\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_3:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_3:PWMUDB:nc2\ : bit;
SIGNAL \PWM_3:PWMUDB:nc3\ : bit;
SIGNAL \PWM_3:PWMUDB:nc1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc4\ : bit;
SIGNAL \PWM_3:PWMUDB:nc5\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc6\ : bit;
SIGNAL \PWM_3:PWMUDB:nc7\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:compare1\ : bit;
SIGNAL \PWM_3:PWMUDB:compare2\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_3:Net_101\ : bit;
SIGNAL \PWM_3:Net_96\ : bit;
SIGNAL Net_955 : bit;
SIGNAL Net_956 : bit;
SIGNAL \PWM_3:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_963 : bit;
SIGNAL Net_957 : bit;
SIGNAL Net_954 : bit;
SIGNAL \PWM_3:Net_113\ : bit;
SIGNAL \PWM_3:Net_107\ : bit;
SIGNAL \PWM_3:Net_114\ : bit;
SIGNAL \PWM_4:PWMUDB:km_run\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_4:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_4:PWMUDB:control_7\ : bit;
SIGNAL \PWM_4:PWMUDB:control_6\ : bit;
SIGNAL \PWM_4:PWMUDB:control_5\ : bit;
SIGNAL \PWM_4:PWMUDB:control_4\ : bit;
SIGNAL \PWM_4:PWMUDB:control_3\ : bit;
SIGNAL \PWM_4:PWMUDB:control_2\ : bit;
SIGNAL \PWM_4:PWMUDB:control_1\ : bit;
SIGNAL \PWM_4:PWMUDB:control_0\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_4:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_4:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_4:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_4:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_4:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_4:PWMUDB:reset\ : bit;
SIGNAL \PWM_4:PWMUDB:status_6\ : bit;
SIGNAL \PWM_4:PWMUDB:status_5\ : bit;
SIGNAL \PWM_4:PWMUDB:status_4\ : bit;
SIGNAL \PWM_4:PWMUDB:status_3\ : bit;
SIGNAL \PWM_4:PWMUDB:status_2\ : bit;
SIGNAL \PWM_4:PWMUDB:status_1\ : bit;
SIGNAL \PWM_4:PWMUDB:status_0\ : bit;
SIGNAL \PWM_4:Net_55\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_4:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_4:PWMUDB:nc2\ : bit;
SIGNAL \PWM_4:PWMUDB:nc3\ : bit;
SIGNAL \PWM_4:PWMUDB:nc1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:nc4\ : bit;
SIGNAL \PWM_4:PWMUDB:nc5\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:nc6\ : bit;
SIGNAL \PWM_4:PWMUDB:nc7\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:compare1\ : bit;
SIGNAL \PWM_4:PWMUDB:compare2\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_4:Net_101\ : bit;
SIGNAL \PWM_4:Net_96\ : bit;
SIGNAL Net_3277 : bit;
SIGNAL Net_3278 : bit;
SIGNAL \PWM_4:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3274 : bit;
SIGNAL Net_3279 : bit;
SIGNAL Net_3276 : bit;
SIGNAL \PWM_4:Net_113\ : bit;
SIGNAL \PWM_4:Net_107\ : bit;
SIGNAL \PWM_4:Net_114\ : bit;
SIGNAL \PWM_5:PWMUDB:km_run\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1686 : bit;
SIGNAL \PWM_5:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_5:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_5:PWMUDB:control_7\ : bit;
SIGNAL \PWM_5:PWMUDB:control_6\ : bit;
SIGNAL \PWM_5:PWMUDB:control_5\ : bit;
SIGNAL \PWM_5:PWMUDB:control_4\ : bit;
SIGNAL \PWM_5:PWMUDB:control_3\ : bit;
SIGNAL \PWM_5:PWMUDB:control_2\ : bit;
SIGNAL \PWM_5:PWMUDB:control_1\ : bit;
SIGNAL \PWM_5:PWMUDB:control_0\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_5:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_5:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_5:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_5:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_5:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_5:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_5:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_5:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_5:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_5:PWMUDB:reset\ : bit;
SIGNAL \PWM_5:PWMUDB:status_6\ : bit;
SIGNAL \PWM_5:PWMUDB:status_5\ : bit;
SIGNAL \PWM_5:PWMUDB:status_4\ : bit;
SIGNAL \PWM_5:PWMUDB:status_3\ : bit;
SIGNAL \PWM_5:PWMUDB:status_2\ : bit;
SIGNAL \PWM_5:PWMUDB:status_1\ : bit;
SIGNAL \PWM_5:PWMUDB:status_0\ : bit;
SIGNAL \PWM_5:Net_55\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_5:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_5:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_5:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_5:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_5:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_5:PWMUDB:nc2\ : bit;
SIGNAL \PWM_5:PWMUDB:nc3\ : bit;
SIGNAL \PWM_5:PWMUDB:nc1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:nc4\ : bit;
SIGNAL \PWM_5:PWMUDB:nc5\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:nc6\ : bit;
SIGNAL \PWM_5:PWMUDB:nc7\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_5:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_5:PWMUDB:compare1\ : bit;
SIGNAL \PWM_5:PWMUDB:compare2\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_5:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_5:Net_101\ : bit;
SIGNAL \PWM_5:Net_96\ : bit;
SIGNAL Net_983 : bit;
SIGNAL Net_984 : bit;
SIGNAL \PWM_5:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_5:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_991 : bit;
SIGNAL Net_985 : bit;
SIGNAL Net_982 : bit;
SIGNAL \PWM_5:Net_113\ : bit;
SIGNAL \PWM_5:Net_107\ : bit;
SIGNAL \PWM_5:Net_114\ : bit;
SIGNAL \PWM_6:PWMUDB:km_run\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_6:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_6:PWMUDB:control_7\ : bit;
SIGNAL \PWM_6:PWMUDB:control_6\ : bit;
SIGNAL \PWM_6:PWMUDB:control_5\ : bit;
SIGNAL \PWM_6:PWMUDB:control_4\ : bit;
SIGNAL \PWM_6:PWMUDB:control_3\ : bit;
SIGNAL \PWM_6:PWMUDB:control_2\ : bit;
SIGNAL \PWM_6:PWMUDB:control_1\ : bit;
SIGNAL \PWM_6:PWMUDB:control_0\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_6:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_6:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_6:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_6:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_6:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_6:PWMUDB:reset\ : bit;
SIGNAL \PWM_6:PWMUDB:status_6\ : bit;
SIGNAL \PWM_6:PWMUDB:status_5\ : bit;
SIGNAL \PWM_6:PWMUDB:status_4\ : bit;
SIGNAL \PWM_6:PWMUDB:status_3\ : bit;
SIGNAL \PWM_6:PWMUDB:status_2\ : bit;
SIGNAL \PWM_6:PWMUDB:status_1\ : bit;
SIGNAL \PWM_6:PWMUDB:status_0\ : bit;
SIGNAL \PWM_6:Net_55\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_6:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_6:PWMUDB:nc2\ : bit;
SIGNAL \PWM_6:PWMUDB:nc3\ : bit;
SIGNAL \PWM_6:PWMUDB:nc1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:nc4\ : bit;
SIGNAL \PWM_6:PWMUDB:nc5\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:nc6\ : bit;
SIGNAL \PWM_6:PWMUDB:nc7\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:compare1\ : bit;
SIGNAL \PWM_6:PWMUDB:compare2\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_6:Net_101\ : bit;
SIGNAL \PWM_6:Net_96\ : bit;
SIGNAL Net_997 : bit;
SIGNAL Net_998 : bit;
SIGNAL \PWM_6:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODIN8_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODIN8_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1005 : bit;
SIGNAL Net_999 : bit;
SIGNAL Net_996 : bit;
SIGNAL \PWM_6:Net_113\ : bit;
SIGNAL \PWM_6:Net_107\ : bit;
SIGNAL \PWM_6:Net_114\ : bit;
SIGNAL \PWM_7:PWMUDB:km_run\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1690 : bit;
SIGNAL \PWM_7:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_7:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_7:PWMUDB:control_7\ : bit;
SIGNAL \PWM_7:PWMUDB:control_6\ : bit;
SIGNAL \PWM_7:PWMUDB:control_5\ : bit;
SIGNAL \PWM_7:PWMUDB:control_4\ : bit;
SIGNAL \PWM_7:PWMUDB:control_3\ : bit;
SIGNAL \PWM_7:PWMUDB:control_2\ : bit;
SIGNAL \PWM_7:PWMUDB:control_1\ : bit;
SIGNAL \PWM_7:PWMUDB:control_0\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_7:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_7:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_7:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_7:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_7:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_7:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_7:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_7:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_7:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_7:PWMUDB:reset\ : bit;
SIGNAL \PWM_7:PWMUDB:status_6\ : bit;
SIGNAL \PWM_7:PWMUDB:status_5\ : bit;
SIGNAL \PWM_7:PWMUDB:status_4\ : bit;
SIGNAL \PWM_7:PWMUDB:status_3\ : bit;
SIGNAL \PWM_7:PWMUDB:status_2\ : bit;
SIGNAL \PWM_7:PWMUDB:status_1\ : bit;
SIGNAL \PWM_7:PWMUDB:status_0\ : bit;
SIGNAL \PWM_7:Net_55\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_7:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_7:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_7:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_7:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_7:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_7:PWMUDB:nc2\ : bit;
SIGNAL \PWM_7:PWMUDB:nc3\ : bit;
SIGNAL \PWM_7:PWMUDB:nc1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:nc4\ : bit;
SIGNAL \PWM_7:PWMUDB:nc5\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:nc6\ : bit;
SIGNAL \PWM_7:PWMUDB:nc7\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_7:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_7:PWMUDB:compare1\ : bit;
SIGNAL \PWM_7:PWMUDB:compare2\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_7:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_7:Net_101\ : bit;
SIGNAL \PWM_7:Net_96\ : bit;
SIGNAL Net_1011 : bit;
SIGNAL Net_1012 : bit;
SIGNAL \PWM_7:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_7:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1019 : bit;
SIGNAL Net_1013 : bit;
SIGNAL Net_1010 : bit;
SIGNAL \PWM_7:Net_113\ : bit;
SIGNAL \PWM_7:Net_107\ : bit;
SIGNAL \PWM_7:Net_114\ : bit;
SIGNAL \PWM_8:PWMUDB:km_run\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_8:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_8:PWMUDB:control_7\ : bit;
SIGNAL \PWM_8:PWMUDB:control_6\ : bit;
SIGNAL \PWM_8:PWMUDB:control_5\ : bit;
SIGNAL \PWM_8:PWMUDB:control_4\ : bit;
SIGNAL \PWM_8:PWMUDB:control_3\ : bit;
SIGNAL \PWM_8:PWMUDB:control_2\ : bit;
SIGNAL \PWM_8:PWMUDB:control_1\ : bit;
SIGNAL \PWM_8:PWMUDB:control_0\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_8:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_8:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_8:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_8:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_8:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_8:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_8:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_8:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_8:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_8:PWMUDB:reset\ : bit;
SIGNAL \PWM_8:PWMUDB:status_6\ : bit;
SIGNAL \PWM_8:PWMUDB:status_5\ : bit;
SIGNAL \PWM_8:PWMUDB:status_4\ : bit;
SIGNAL \PWM_8:PWMUDB:status_3\ : bit;
SIGNAL \PWM_8:PWMUDB:status_2\ : bit;
SIGNAL \PWM_8:PWMUDB:status_1\ : bit;
SIGNAL \PWM_8:PWMUDB:status_0\ : bit;
SIGNAL \PWM_8:Net_55\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_8:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_8:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_8:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_8:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_8:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_8:PWMUDB:nc2\ : bit;
SIGNAL \PWM_8:PWMUDB:nc3\ : bit;
SIGNAL \PWM_8:PWMUDB:nc1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:nc4\ : bit;
SIGNAL \PWM_8:PWMUDB:nc5\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:nc6\ : bit;
SIGNAL \PWM_8:PWMUDB:nc7\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_8:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_8:PWMUDB:compare1\ : bit;
SIGNAL \PWM_8:PWMUDB:compare2\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_8:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_8:Net_101\ : bit;
SIGNAL \PWM_8:Net_96\ : bit;
SIGNAL Net_1025 : bit;
SIGNAL Net_1026 : bit;
SIGNAL \PWM_8:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODIN10_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODIN10_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \PWM_8:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1033 : bit;
SIGNAL Net_1027 : bit;
SIGNAL Net_1024 : bit;
SIGNAL \PWM_8:Net_113\ : bit;
SIGNAL \PWM_8:Net_107\ : bit;
SIGNAL \PWM_8:Net_114\ : bit;
SIGNAL tmpOE__PWM_out_3_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_3_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_3_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_3_net_0 : bit;
SIGNAL tmpOE__PWM_out_2_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_2_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_2_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_2_net_0 : bit;
SIGNAL tmpOE__PWM_out_4_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_4_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_4_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_4_net_0 : bit;
SIGNAL tmpOE__PWM_out_5_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_5_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_5_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_5_net_0 : bit;
SIGNAL tmpOE__PWM_out_6_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_6_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_6_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_6_net_0 : bit;
SIGNAL tmpOE__PWM_out_7_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_7_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_7_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_7_net_0 : bit;
SIGNAL tmpOE__PWM_out_8_net_0 : bit;
SIGNAL tmpFB_0__PWM_out_8_net_0 : bit;
SIGNAL tmpIO_0__PWM_out_8_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_out_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_out_8_net_0 : bit;
SIGNAL tmpOE__analog_in_9_net_0 : bit;
SIGNAL tmpFB_0__analog_in_9_net_0 : bit;
TERMINAL Net_3190 : bit;
SIGNAL tmpIO_0__analog_in_9_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_9_net_0 : bit;
SIGNAL tmpOE__analog_in_10_net_0 : bit;
SIGNAL tmpFB_0__analog_in_10_net_0 : bit;
TERMINAL Net_3191 : bit;
SIGNAL tmpIO_0__analog_in_10_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_10_net_0 : bit;
SIGNAL tmpOE__SAR_in_1_net_0 : bit;
SIGNAL tmpFB_0__SAR_in_1_net_0 : bit;
SIGNAL tmpIO_0__SAR_in_1_net_0 : bit;
TERMINAL tmpSIOVREF__SAR_in_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAR_in_1_net_0 : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq_1:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:clock\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_3271 : bit;
TERMINAL Net_3270 : bit;
TERMINAL Net_3269 : bit;
TERMINAL Net_3268 : bit;
TERMINAL Net_3267 : bit;
TERMINAL Net_3266 : bit;
TERMINAL Net_3265 : bit;
TERMINAL Net_3264 : bit;
TERMINAL Net_3263 : bit;
TERMINAL Net_3262 : bit;
TERMINAL Net_3261 : bit;
TERMINAL Net_3260 : bit;
TERMINAL Net_3259 : bit;
TERMINAL Net_3258 : bit;
TERMINAL Net_3257 : bit;
TERMINAL Net_3256 : bit;
TERMINAL Net_3255 : bit;
TERMINAL Net_3253 : bit;
TERMINAL Net_3251 : bit;
TERMINAL Net_3250 : bit;
TERMINAL Net_3248 : bit;
TERMINAL Net_3246 : bit;
TERMINAL Net_3245 : bit;
TERMINAL Net_3243 : bit;
TERMINAL Net_3241 : bit;
TERMINAL Net_3240 : bit;
TERMINAL Net_3238 : bit;
TERMINAL Net_3236 : bit;
TERMINAL Net_3235 : bit;
TERMINAL Net_3233 : bit;
TERMINAL Net_3231 : bit;
TERMINAL Net_3230 : bit;
TERMINAL Net_3228 : bit;
TERMINAL Net_3226 : bit;
TERMINAL Net_3225 : bit;
TERMINAL Net_3223 : bit;
TERMINAL Net_3221 : bit;
TERMINAL Net_3220 : bit;
TERMINAL Net_3218 : bit;
TERMINAL Net_3216 : bit;
TERMINAL Net_3215 : bit;
TERMINAL Net_3213 : bit;
TERMINAL Net_3211 : bit;
TERMINAL Net_3210 : bit;
TERMINAL Net_3208 : bit;
TERMINAL Net_3206 : bit;
TERMINAL Net_3205 : bit;
TERMINAL Net_3203 : bit;
TERMINAL Net_3201 : bit;
TERMINAL Net_3200 : bit;
TERMINAL Net_3198 : bit;
TERMINAL Net_3196 : bit;
TERMINAL Net_3195 : bit;
TERMINAL Net_3193 : bit;
TERMINAL Net_2604 : bit;
TERMINAL Net_2602 : bit;
TERMINAL Net_2601 : bit;
TERMINAL Net_2599 : bit;
TERMINAL Net_2597 : bit;
TERMINAL Net_2596 : bit;
TERMINAL Net_2594 : bit;
TERMINAL Net_2593 : bit;
TERMINAL \ADC_SAR_Seq_1:V_single\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq_1:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
SIGNAL Net_3183 : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_210\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:SAR:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq_1:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\ : bit;
SIGNAL Net_3184 : bit;
SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
SIGNAL \ADC_SAR_Seq_1:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
SIGNAL Net_2991 : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq_1:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq_1:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq_1:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \IDAC8_1:Net_125\ : bit;
SIGNAL \IDAC8_1:Net_158\ : bit;
SIGNAL \IDAC8_1:Net_123\ : bit;
TERMINAL \IDAC8_1:Net_124\ : bit;
TERMINAL Net_1175 : bit;
SIGNAL \IDAC8_1:Net_157\ : bit;
SIGNAL \IDAC8_1:Net_194\ : bit;
SIGNAL \IDAC8_1:Net_195\ : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL Net_1190 : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
SIGNAL tmpOE__IDAC_out_1_net_0 : bit;
SIGNAL tmpFB_0__IDAC_out_1_net_0 : bit;
SIGNAL tmpIO_0__IDAC_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__IDAC_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IDAC_out_1_net_0 : bit;
SIGNAL tmpOE__VDAC_out_1_net_0 : bit;
SIGNAL tmpFB_0__VDAC_out_1_net_0 : bit;
SIGNAL tmpIO_0__VDAC_out_1_net_0 : bit;
TERMINAL tmpSIOVREF__VDAC_out_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VDAC_out_1_net_0 : bit;
SIGNAL tmpOE__VDAC_out_2_net_0 : bit;
SIGNAL tmpFB_0__VDAC_out_2_net_0 : bit;
SIGNAL tmpIO_0__VDAC_out_2_net_0 : bit;
TERMINAL tmpSIOVREF__VDAC_out_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VDAC_out_2_net_0 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_1\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:Net_643_0\ : bit;
SIGNAL \I2C_1:Net_643_2\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL Net_1987 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL Net_1988 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_1858 : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_1857 : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_1993 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_1991 : bit;
SIGNAL Net_1992 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__GPIO_12_5_net_0 : bit;
SIGNAL Net_2131 : bit;
SIGNAL Net_2164 : bit;
SIGNAL tmpIO_0__GPIO_12_5_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_5_net_0 : bit;
SIGNAL tmpOE__GPIO_12_6_net_0 : bit;
SIGNAL Net_2157 : bit;
SIGNAL Net_2165 : bit;
SIGNAL tmpIO_0__GPIO_12_6_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_6_net_0 : bit;
SIGNAL tmpOE__GPIO_12_7_net_0 : bit;
SIGNAL Net_2127 : bit;
SIGNAL Net_2166 : bit;
SIGNAL tmpIO_0__GPIO_12_7_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_12_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_12_7_net_0 : bit;
SIGNAL \Port_12_Status:status_0\ : bit;
SIGNAL \Port_12_Status:status_1\ : bit;
SIGNAL \Port_12_Status:status_2\ : bit;
SIGNAL \Port_12_Status:status_3\ : bit;
SIGNAL \Port_12_Status:status_4\ : bit;
SIGNAL \Port_12_Status:status_5\ : bit;
SIGNAL \Port_12_Status:status_6\ : bit;
SIGNAL \Port_12_Status:status_7\ : bit;
SIGNAL GPIO_clk_net : bit;
SIGNAL \Port_12_Control:clk\ : bit;
SIGNAL \Port_12_Control:rst\ : bit;
SIGNAL \Port_12_Control:control_out_0\ : bit;
SIGNAL \Port_12_Control:control_out_1\ : bit;
SIGNAL \Port_12_Control:control_out_2\ : bit;
SIGNAL \Port_12_Control:control_out_3\ : bit;
SIGNAL \Port_12_Control:control_out_4\ : bit;
SIGNAL \Port_12_Control:control_out_5\ : bit;
SIGNAL \Port_12_Control:control_out_6\ : bit;
SIGNAL \Port_12_Control:control_out_7\ : bit;
SIGNAL \Port_12_Control:control_7\ : bit;
SIGNAL \Port_12_Control:control_6\ : bit;
SIGNAL \Port_12_Control:control_5\ : bit;
SIGNAL \Port_12_Control:control_4\ : bit;
SIGNAL \Port_12_Control:control_3\ : bit;
SIGNAL \Port_12_Control:control_2\ : bit;
SIGNAL \Port_12_Control:control_1\ : bit;
SIGNAL \Port_12_Control:control_0\ : bit;
SIGNAL tmpOE__GPIO_2_0_net_0 : bit;
SIGNAL Net_2062 : bit;
SIGNAL Net_2061 : bit;
SIGNAL tmpIO_0__GPIO_2_0_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_0_net_0 : bit;
SIGNAL tmpOE__GPIO_2_1_net_0 : bit;
SIGNAL Net_2064 : bit;
SIGNAL Net_2063 : bit;
SIGNAL tmpIO_0__GPIO_2_1_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_1_net_0 : bit;
SIGNAL tmpOE__GPIO_2_2_net_0 : bit;
SIGNAL Net_2066 : bit;
SIGNAL Net_2065 : bit;
SIGNAL tmpIO_0__GPIO_2_2_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_2_net_0 : bit;
SIGNAL tmpOE__GPIO_2_7_net_0 : bit;
SIGNAL Net_2076 : bit;
SIGNAL Net_2075 : bit;
SIGNAL tmpIO_0__GPIO_2_7_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_7_net_0 : bit;
SIGNAL tmpOE__GPIO_2_6_net_0 : bit;
SIGNAL Net_2074 : bit;
SIGNAL Net_2073 : bit;
SIGNAL tmpIO_0__GPIO_2_6_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_6_net_0 : bit;
SIGNAL tmpOE__GPIO_2_5_net_0 : bit;
SIGNAL Net_2072 : bit;
SIGNAL Net_2071 : bit;
SIGNAL tmpIO_0__GPIO_2_5_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_5_net_0 : bit;
SIGNAL tmpOE__GPIO_2_4_net_0 : bit;
SIGNAL Net_2070 : bit;
SIGNAL Net_2069 : bit;
SIGNAL tmpIO_0__GPIO_2_4_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_4_net_0 : bit;
SIGNAL tmpOE__GPIO_2_3_net_0 : bit;
SIGNAL Net_2068 : bit;
SIGNAL Net_2067 : bit;
SIGNAL tmpIO_0__GPIO_2_3_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_3_net_0 : bit;
SIGNAL \Port_2_Status:status_0\ : bit;
SIGNAL \Port_2_Status:status_1\ : bit;
SIGNAL \Port_2_Status:status_2\ : bit;
SIGNAL \Port_2_Status:status_3\ : bit;
SIGNAL \Port_2_Status:status_4\ : bit;
SIGNAL \Port_2_Status:status_5\ : bit;
SIGNAL \Port_2_Status:status_6\ : bit;
SIGNAL \Port_2_Status:status_7\ : bit;
SIGNAL \Port_2_Control:clk\ : bit;
SIGNAL \Port_2_Control:rst\ : bit;
SIGNAL \Port_2_Control:control_out_0\ : bit;
SIGNAL \Port_2_Control:control_out_1\ : bit;
SIGNAL \Port_2_Control:control_out_2\ : bit;
SIGNAL \Port_2_Control:control_out_3\ : bit;
SIGNAL \Port_2_Control:control_out_4\ : bit;
SIGNAL \Port_2_Control:control_out_5\ : bit;
SIGNAL \Port_2_Control:control_out_6\ : bit;
SIGNAL \Port_2_Control:control_out_7\ : bit;
SIGNAL \Port_2_Control:control_7\ : bit;
SIGNAL \Port_2_Control:control_6\ : bit;
SIGNAL \Port_2_Control:control_5\ : bit;
SIGNAL \Port_2_Control:control_4\ : bit;
SIGNAL \Port_2_Control:control_3\ : bit;
SIGNAL \Port_2_Control:control_2\ : bit;
SIGNAL \Port_2_Control:control_1\ : bit;
SIGNAL \Port_2_Control:control_0\ : bit;
SIGNAL tmpOE__GPIO_4_0_net_0 : bit;
SIGNAL Net_2099 : bit;
SIGNAL Net_2098 : bit;
SIGNAL tmpIO_0__GPIO_4_0_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_0_net_0 : bit;
SIGNAL tmpOE__GPIO_4_7_net_0 : bit;
SIGNAL Net_2114 : bit;
SIGNAL Net_2113 : bit;
SIGNAL tmpIO_0__GPIO_4_7_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_7_net_0 : bit;
SIGNAL tmpOE__GPIO_4_6_net_0 : bit;
SIGNAL Net_2112 : bit;
SIGNAL Net_2111 : bit;
SIGNAL tmpIO_0__GPIO_4_6_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_6_net_0 : bit;
SIGNAL tmpOE__GPIO_4_5_net_0 : bit;
SIGNAL Net_2109 : bit;
SIGNAL Net_2108 : bit;
SIGNAL tmpIO_0__GPIO_4_5_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_5_net_0 : bit;
SIGNAL tmpOE__GPIO_4_4_net_0 : bit;
SIGNAL Net_2107 : bit;
SIGNAL Net_2106 : bit;
SIGNAL tmpIO_0__GPIO_4_4_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_4_net_0 : bit;
SIGNAL tmpOE__GPIO_4_3_net_0 : bit;
SIGNAL Net_2105 : bit;
SIGNAL Net_2104 : bit;
SIGNAL tmpIO_0__GPIO_4_3_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_3_net_0 : bit;
SIGNAL tmpOE__GPIO_4_2_net_0 : bit;
SIGNAL Net_2103 : bit;
SIGNAL Net_2102 : bit;
SIGNAL tmpIO_0__GPIO_4_2_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_2_net_0 : bit;
SIGNAL tmpOE__GPIO_4_1_net_0 : bit;
SIGNAL Net_2101 : bit;
SIGNAL Net_2100 : bit;
SIGNAL tmpIO_0__GPIO_4_1_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_4_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_4_1_net_0 : bit;
SIGNAL \Port_4_Status:status_0\ : bit;
SIGNAL \Port_4_Status:status_1\ : bit;
SIGNAL \Port_4_Status:status_2\ : bit;
SIGNAL \Port_4_Status:status_3\ : bit;
SIGNAL \Port_4_Status:status_4\ : bit;
SIGNAL \Port_4_Status:status_5\ : bit;
SIGNAL \Port_4_Status:status_6\ : bit;
SIGNAL \Port_4_Status:status_7\ : bit;
SIGNAL \Port_4_Control:clk\ : bit;
SIGNAL \Port_4_Control:rst\ : bit;
SIGNAL \Port_4_Control:control_out_0\ : bit;
SIGNAL \Port_4_Control:control_out_1\ : bit;
SIGNAL \Port_4_Control:control_out_2\ : bit;
SIGNAL \Port_4_Control:control_out_3\ : bit;
SIGNAL \Port_4_Control:control_out_4\ : bit;
SIGNAL \Port_4_Control:control_out_5\ : bit;
SIGNAL \Port_4_Control:control_out_6\ : bit;
SIGNAL \Port_4_Control:control_out_7\ : bit;
SIGNAL \Port_4_Control:control_7\ : bit;
SIGNAL \Port_4_Control:control_6\ : bit;
SIGNAL \Port_4_Control:control_5\ : bit;
SIGNAL \Port_4_Control:control_4\ : bit;
SIGNAL \Port_4_Control:control_3\ : bit;
SIGNAL \Port_4_Control:control_2\ : bit;
SIGNAL \Port_4_Control:control_1\ : bit;
SIGNAL \Port_4_Control:control_0\ : bit;
SIGNAL tmpOE__GPIO_5_0_net_0 : bit;
SIGNAL Net_2120 : bit;
SIGNAL Net_2119 : bit;
SIGNAL tmpIO_0__GPIO_5_0_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_0_net_0 : bit;
SIGNAL tmpOE__GPIO_5_7_net_0 : bit;
SIGNAL Net_2139 : bit;
SIGNAL Net_2130 : bit;
SIGNAL tmpIO_0__GPIO_5_7_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_7_net_0 : bit;
SIGNAL tmpOE__GPIO_5_6_net_0 : bit;
SIGNAL Net_2138 : bit;
SIGNAL Net_2129 : bit;
SIGNAL tmpIO_0__GPIO_5_6_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_6_net_0 : bit;
SIGNAL \Port_5_Status:status_0\ : bit;
SIGNAL \Port_5_Status:status_1\ : bit;
SIGNAL Net_2121 : bit;
SIGNAL \Port_5_Status:status_2\ : bit;
SIGNAL Net_2123 : bit;
SIGNAL \Port_5_Status:status_3\ : bit;
SIGNAL Net_2125 : bit;
SIGNAL \Port_5_Status:status_4\ : bit;
SIGNAL Net_2126 : bit;
SIGNAL \Port_5_Status:status_5\ : bit;
SIGNAL Net_2128 : bit;
SIGNAL \Port_5_Status:status_6\ : bit;
SIGNAL \Port_5_Status:status_7\ : bit;
SIGNAL \Port_5_Control:clk\ : bit;
SIGNAL \Port_5_Control:rst\ : bit;
SIGNAL \Port_5_Control:control_out_0\ : bit;
SIGNAL Net_2122 : bit;
SIGNAL \Port_5_Control:control_out_1\ : bit;
SIGNAL Net_2124 : bit;
SIGNAL \Port_5_Control:control_out_2\ : bit;
SIGNAL Net_2135 : bit;
SIGNAL \Port_5_Control:control_out_3\ : bit;
SIGNAL Net_2136 : bit;
SIGNAL \Port_5_Control:control_out_4\ : bit;
SIGNAL Net_2137 : bit;
SIGNAL \Port_5_Control:control_out_5\ : bit;
SIGNAL \Port_5_Control:control_out_6\ : bit;
SIGNAL \Port_5_Control:control_out_7\ : bit;
SIGNAL \Port_5_Control:control_7\ : bit;
SIGNAL \Port_5_Control:control_6\ : bit;
SIGNAL \Port_5_Control:control_5\ : bit;
SIGNAL \Port_5_Control:control_4\ : bit;
SIGNAL \Port_5_Control:control_3\ : bit;
SIGNAL \Port_5_Control:control_2\ : bit;
SIGNAL \Port_5_Control:control_1\ : bit;
SIGNAL \Port_5_Control:control_0\ : bit;
SIGNAL tmpOE__GPIO_5_5_net_0 : bit;
SIGNAL tmpIO_0__GPIO_5_5_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_5_net_0 : bit;
SIGNAL tmpOE__GPIO_5_4_net_0 : bit;
SIGNAL tmpIO_0__GPIO_5_4_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_4_net_0 : bit;
SIGNAL tmpOE__GPIO_5_3_net_0 : bit;
SIGNAL tmpIO_0__GPIO_5_3_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_3_net_0 : bit;
SIGNAL tmpOE__GPIO_5_2_net_0 : bit;
SIGNAL tmpIO_0__GPIO_5_2_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_2_net_0 : bit;
SIGNAL tmpOE__GPIO_5_1_net_0 : bit;
SIGNAL tmpIO_0__GPIO_5_1_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_5_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_5_1_net_0 : bit;
SIGNAL tmpOE__DELSIG_IN_net_0 : bit;
SIGNAL tmpFB_0__DELSIG_IN_net_0 : bit;
SIGNAL tmpIO_0__DELSIG_IN_net_0 : bit;
TERMINAL tmpSIOVREF__DELSIG_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DELSIG_IN_net_0 : bit;
SIGNAL tmpOE__analog_in_8_net_0 : bit;
SIGNAL tmpFB_0__analog_in_8_net_0 : bit;
SIGNAL tmpIO_0__analog_in_8_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_8_net_0 : bit;
SIGNAL tmpOE__analog_in_7_net_0 : bit;
SIGNAL tmpFB_0__analog_in_7_net_0 : bit;
SIGNAL tmpIO_0__analog_in_7_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_7_net_0 : bit;
SIGNAL tmpOE__analog_in_6_net_0 : bit;
SIGNAL tmpFB_0__analog_in_6_net_0 : bit;
SIGNAL tmpIO_0__analog_in_6_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_6_net_0 : bit;
SIGNAL tmpOE__analog_in_5_net_0 : bit;
SIGNAL tmpFB_0__analog_in_5_net_0 : bit;
SIGNAL tmpIO_0__analog_in_5_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_5_net_0 : bit;
SIGNAL tmpOE__analog_in_4_net_0 : bit;
SIGNAL tmpFB_0__analog_in_4_net_0 : bit;
SIGNAL tmpIO_0__analog_in_4_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_4_net_0 : bit;
SIGNAL tmpOE__analog_in_3_net_0 : bit;
SIGNAL tmpFB_0__analog_in_3_net_0 : bit;
SIGNAL tmpIO_0__analog_in_3_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_3_net_0 : bit;
SIGNAL tmpOE__analog_in_2_net_0 : bit;
SIGNAL tmpFB_0__analog_in_2_net_0 : bit;
SIGNAL tmpIO_0__analog_in_2_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_2_net_0 : bit;
SIGNAL tmpOE__analog_in_1_net_0 : bit;
SIGNAL tmpFB_0__analog_in_1_net_0 : bit;
SIGNAL tmpIO_0__analog_in_1_net_0 : bit;
TERMINAL tmpSIOVREF__analog_in_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__analog_in_1_net_0 : bit;
SIGNAL \USBUART:dma_nrq_0\ : bit;
SIGNAL \USBUART:Net_1800\ : bit;
SIGNAL \USBUART:ept_int_0\ : bit;
SIGNAL \USBUART:dma_nrq_3\ : bit;
SIGNAL \USBUART:Net_1803\ : bit;
SIGNAL \USBUART:Net_1801\ : bit;
SIGNAL \USBUART:dma_nrq_1\ : bit;
SIGNAL \USBUART:dma_nrq_4\ : bit;
SIGNAL \USBUART:Net_1804\ : bit;
SIGNAL \USBUART:dma_nrq_5\ : bit;
SIGNAL \USBUART:Net_1805\ : bit;
SIGNAL \USBUART:dma_nrq_6\ : bit;
SIGNAL \USBUART:Net_1806\ : bit;
SIGNAL \USBUART:dma_nrq_7\ : bit;
SIGNAL \USBUART:Net_1807\ : bit;
SIGNAL \USBUART:Net_81\ : bit;
SIGNAL \USBUART:Net_79\ : bit;
SIGNAL \USBUART:ept_int_2\ : bit;
SIGNAL \USBUART:ept_int_1\ : bit;
SIGNAL \USBUART:Net_1784\ : bit;
SIGNAL \USBUART:dma_nrq_2\ : bit;
SIGNAL \USBUART:Net_1802\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_3290 : bit;
SIGNAL \USBUART:ept_int_8\ : bit;
SIGNAL \USBUART:ept_int_7\ : bit;
SIGNAL \USBUART:ept_int_6\ : bit;
SIGNAL \USBUART:ept_int_5\ : bit;
SIGNAL \USBUART:ept_int_4\ : bit;
SIGNAL \USBUART:ept_int_3\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_req_7\ : bit;
SIGNAL \USBUART:dma_req_6\ : bit;
SIGNAL \USBUART:dma_req_5\ : bit;
SIGNAL \USBUART:dma_req_4\ : bit;
SIGNAL \USBUART:dma_req_3\ : bit;
SIGNAL \USBUART:dma_req_2\ : bit;
SIGNAL \USBUART:dma_req_1\ : bit;
SIGNAL \USBUART:dma_req_0\ : bit;
SIGNAL \USBUART:Net_824\ : bit;
SIGNAL \DEBUG_UART:Net_9\ : bit;
SIGNAL \DEBUG_UART:Net_61\ : bit;
SIGNAL \DEBUG_UART:BUART:clock_op\ : bit;
SIGNAL \DEBUG_UART:BUART:reset_reg\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \DEBUG_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \DEBUG_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \DEBUG_UART:BUART:reset_reg_dp\ : bit;
SIGNAL \DEBUG_UART:BUART:reset_sr\ : bit;
SIGNAL \DEBUG_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_3293 : bit;
SIGNAL \DEBUG_UART:BUART:txn\ : bit;
SIGNAL Net_3395 : bit;
SIGNAL \DEBUG_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_3396 : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_1\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:tx_shift_out\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \DEBUG_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DEBUG_UART:BUART:counter_load\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_2\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk\ : bit;
SIGNAL \DEBUG_UART:BUART:counter_load_not\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_7\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_6\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_5\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_4\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_3\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_2\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_1\ : bit;
SIGNAL \DEBUG_UART:BUART:sc_out_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_6\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_5\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_4\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_0\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_1\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_2\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_3391 : bit;
SIGNAL \DEBUG_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_mark\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_parity_bit\ : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_3345 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \WaveDAC8_1:cydff_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_5:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_7:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_8:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:txn\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_3391D : bit;
SIGNAL \DEBUG_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \DEBUG_UART:BUART:tx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__GPIO_12_1_net_0 <=  ('1') ;

\SPIS_1:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

\SPIS_1:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\));

\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\));

\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\ <= (not Net_636);

\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ and \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\));

\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ <= (not \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\);

\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and Net_635 and \SPIS_1:BSPIS:es3:SPISlave:count_0\)
	OR (not \SPIS_1:BSPIS:es3:SPISlave:count_0\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_2\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_3\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:status_5\ <= (not \PWM_1:PWMUDB:final_kill_reg\);

\PWM_1:PWMUDB:tc_reg_i\\D\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:control_7\ and \PWM_1:PWMUDB:cmp1_less\));

\WaveDAC8_1:Net_183\ <= ((not \WaveDAC8_1:Net_134\ and \WaveDAC8_1:Net_279\));

\WaveDAC8_1:Net_107\ <= ((\WaveDAC8_1:Net_279\ and \WaveDAC8_1:Net_134\));

\PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_2:PWMUDB:tc_i\);

\PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\)
	OR (not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_1\));

\PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:tc_i\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\));

\PWM_2:PWMUDB:cmp1_status\ <= ((not \PWM_2:PWMUDB:prevCompare1\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:status_5\ <= (not \PWM_2:PWMUDB:final_kill_reg\);

\PWM_2:PWMUDB:tc_reg_i\\D\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:tc_i\));

\PWM_2:PWMUDB:pwm_i\ <= ((\PWM_2:PWMUDB:control_7\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_3:PWMUDB:tc_i\);

\PWM_3:PWMUDB:dith_count_1\\D\ <= ((not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\)
	OR (not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_1\));

\PWM_3:PWMUDB:dith_count_0\\D\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:tc_i\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\));

\PWM_3:PWMUDB:cmp1_status\ <= ((not \PWM_3:PWMUDB:prevCompare1\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:status_5\ <= (not \PWM_3:PWMUDB:final_kill_reg\);

\PWM_3:PWMUDB:tc_reg_i\\D\ <= ((\PWM_3:PWMUDB:runmode_enable\ and \PWM_3:PWMUDB:tc_i\));

\PWM_3:PWMUDB:pwm_i\ <= ((\PWM_3:PWMUDB:control_7\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_4:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_4:PWMUDB:tc_i\);

\PWM_4:PWMUDB:dith_count_1\\D\ <= ((not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_0\)
	OR (not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_1\));

\PWM_4:PWMUDB:dith_count_0\\D\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:tc_i\)
	OR (not \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_0\));

\PWM_4:PWMUDB:cmp1_status\ <= ((not \PWM_4:PWMUDB:prevCompare1\ and \PWM_4:PWMUDB:cmp1_less\));

\PWM_4:PWMUDB:status_5\ <= (not \PWM_4:PWMUDB:final_kill_reg\);

\PWM_4:PWMUDB:tc_reg_i\\D\ <= ((\PWM_4:PWMUDB:runmode_enable\ and \PWM_4:PWMUDB:tc_i\));

\PWM_4:PWMUDB:pwm_i\ <= ((\PWM_4:PWMUDB:control_7\ and \PWM_4:PWMUDB:cmp1_less\));

\PWM_5:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_5:PWMUDB:tc_i\);

\PWM_5:PWMUDB:dith_count_1\\D\ <= ((not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:tc_i\ and \PWM_5:PWMUDB:dith_count_0\)
	OR (not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:tc_i\ and \PWM_5:PWMUDB:dith_count_1\));

\PWM_5:PWMUDB:dith_count_0\\D\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:tc_i\)
	OR (not \PWM_5:PWMUDB:tc_i\ and \PWM_5:PWMUDB:dith_count_0\));

\PWM_5:PWMUDB:cmp1_status\ <= ((not \PWM_5:PWMUDB:prevCompare1\ and \PWM_5:PWMUDB:cmp1_less\));

\PWM_5:PWMUDB:status_5\ <= (not \PWM_5:PWMUDB:final_kill_reg\);

\PWM_5:PWMUDB:tc_reg_i\\D\ <= ((\PWM_5:PWMUDB:runmode_enable\ and \PWM_5:PWMUDB:tc_i\));

\PWM_5:PWMUDB:pwm_i\ <= ((\PWM_5:PWMUDB:control_7\ and \PWM_5:PWMUDB:cmp1_less\));

\PWM_6:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_6:PWMUDB:tc_i\);

\PWM_6:PWMUDB:dith_count_1\\D\ <= ((not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_0\)
	OR (not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_1\));

\PWM_6:PWMUDB:dith_count_0\\D\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:tc_i\)
	OR (not \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_0\));

\PWM_6:PWMUDB:cmp1_status\ <= ((not \PWM_6:PWMUDB:prevCompare1\ and \PWM_6:PWMUDB:cmp1_less\));

\PWM_6:PWMUDB:status_5\ <= (not \PWM_6:PWMUDB:final_kill_reg\);

\PWM_6:PWMUDB:tc_reg_i\\D\ <= ((\PWM_6:PWMUDB:runmode_enable\ and \PWM_6:PWMUDB:tc_i\));

\PWM_6:PWMUDB:pwm_i\ <= ((\PWM_6:PWMUDB:control_7\ and \PWM_6:PWMUDB:cmp1_less\));

\PWM_7:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_7:PWMUDB:tc_i\);

\PWM_7:PWMUDB:dith_count_1\\D\ <= ((not \PWM_7:PWMUDB:dith_count_1\ and \PWM_7:PWMUDB:tc_i\ and \PWM_7:PWMUDB:dith_count_0\)
	OR (not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:dith_count_1\)
	OR (not \PWM_7:PWMUDB:tc_i\ and \PWM_7:PWMUDB:dith_count_1\));

\PWM_7:PWMUDB:dith_count_0\\D\ <= ((not \PWM_7:PWMUDB:dith_count_0\ and \PWM_7:PWMUDB:tc_i\)
	OR (not \PWM_7:PWMUDB:tc_i\ and \PWM_7:PWMUDB:dith_count_0\));

\PWM_7:PWMUDB:cmp1_status\ <= ((not \PWM_7:PWMUDB:prevCompare1\ and \PWM_7:PWMUDB:cmp1_less\));

\PWM_7:PWMUDB:status_5\ <= (not \PWM_7:PWMUDB:final_kill_reg\);

\PWM_7:PWMUDB:tc_reg_i\\D\ <= ((\PWM_7:PWMUDB:runmode_enable\ and \PWM_7:PWMUDB:tc_i\));

\PWM_7:PWMUDB:pwm_i\ <= ((\PWM_7:PWMUDB:control_7\ and \PWM_7:PWMUDB:cmp1_less\));

\PWM_8:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_8:PWMUDB:tc_i\);

\PWM_8:PWMUDB:dith_count_1\\D\ <= ((not \PWM_8:PWMUDB:dith_count_1\ and \PWM_8:PWMUDB:tc_i\ and \PWM_8:PWMUDB:dith_count_0\)
	OR (not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:dith_count_1\)
	OR (not \PWM_8:PWMUDB:tc_i\ and \PWM_8:PWMUDB:dith_count_1\));

\PWM_8:PWMUDB:dith_count_0\\D\ <= ((not \PWM_8:PWMUDB:dith_count_0\ and \PWM_8:PWMUDB:tc_i\)
	OR (not \PWM_8:PWMUDB:tc_i\ and \PWM_8:PWMUDB:dith_count_0\));

\PWM_8:PWMUDB:cmp1_status\ <= ((not \PWM_8:PWMUDB:prevCompare1\ and \PWM_8:PWMUDB:cmp1_less\));

\PWM_8:PWMUDB:status_5\ <= (not \PWM_8:PWMUDB:final_kill_reg\);

\PWM_8:PWMUDB:tc_reg_i\\D\ <= ((\PWM_8:PWMUDB:runmode_enable\ and \PWM_8:PWMUDB:tc_i\));

\PWM_8:PWMUDB:pwm_i\ <= ((\PWM_8:PWMUDB:control_7\ and \PWM_8:PWMUDB:cmp1_less\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ <= ((Net_3183 and \ADC_SAR_Seq_1:bSAR_SEQ:enable\)
	OR \ADC_SAR_Seq_1:bSAR_SEQ:load_period\);

\ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\ <= ((not Net_3184 and \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\)
	OR \ADC_SAR_Seq_1:nrq\);

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_3\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_4\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq_1:ch_addr_3\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_5\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq_1:ch_addr_4\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq_1:ch_addr_5\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_0\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_1\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq_1:ch_addr_0\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_2\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq_1:ch_addr_1\)
	OR (not \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq_1:ch_addr_2\));

Net_3293 <= (not \DEBUG_UART:BUART:txn\);

\DEBUG_UART:BUART:counter_load_not\ <= ((not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_2\)
	OR \DEBUG_UART:BUART:tx_state_0\
	OR \DEBUG_UART:BUART:tx_state_1\);

\DEBUG_UART:BUART:tx_bitclk_enable_pre\ <= (not \DEBUG_UART:BUART:tx_bitclk_dp\);

\DEBUG_UART:BUART:tx_status_0\ <= ((not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_fifo_empty\ and \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_bitclk\));

\DEBUG_UART:BUART:tx_status_2\ <= (not \DEBUG_UART:BUART:tx_fifo_notfull\);

Net_3391D <= ((not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_state_1\));

\DEBUG_UART:BUART:tx_mark\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:tx_mark\));

\DEBUG_UART:BUART:tx_state_2\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_counter_dp\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:tx_state_1\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_counter_dp\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_1\));

\DEBUG_UART:BUART:tx_state_0\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_fifo_empty\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and not \DEBUG_UART:BUART:tx_fifo_empty\ and \DEBUG_UART:BUART:tx_bitclk\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_fifo_empty\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_state_2\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_0\));

\DEBUG_UART:BUART:txn\\D\ <= ((not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_0\ and not \DEBUG_UART:BUART:tx_shift_out\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_1\ and \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_counter_dp\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_2\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_shift_out\ and not \DEBUG_UART:BUART:tx_state_2\ and \DEBUG_UART:BUART:tx_state_0\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and not \DEBUG_UART:BUART:tx_bitclk\ and \DEBUG_UART:BUART:txn\ and \DEBUG_UART:BUART:tx_state_1\)
	OR (not \DEBUG_UART:BUART:reset_reg\ and \DEBUG_UART:BUART:txn\ and \DEBUG_UART:BUART:tx_state_2\));

\DEBUG_UART:BUART:tx_parity_bit\\D\ <= ((not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:txn\ and \DEBUG_UART:BUART:tx_parity_bit\)
	OR (not \DEBUG_UART:BUART:tx_state_1\ and not \DEBUG_UART:BUART:tx_state_0\ and \DEBUG_UART:BUART:tx_parity_bit\)
	OR \DEBUG_UART:BUART:tx_parity_bit\);

GPIO_12_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3b9c8f4a-7e6d-44a9-afe9-c15b1e795005",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2080,
		fb=>Net_2055,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_1_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_1_net_0);
miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_638,
		fb=>(tmpFB_0__miso_net_0),
		analog=>(open),
		io=>(tmpIO_0__miso_net_0),
		siovref=>(tmpSIOVREF__miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__miso_net_0);
sclk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae777f06-175a-424f-ba0a-9555bf4e2039",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>Net_636,
		analog=>(open),
		io=>(tmpIO_0__sclk_net_0),
		siovref=>(tmpSIOVREF__sclk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sclk_net_0);
GPIO_12_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3fe058a4-fb85-4ed2-9b6d-04d7808f2445",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2155,
		fb=>Net_2160,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_2_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_2_net_0);
mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8cacc13-d415-4527-a3ad-640a763e2f7a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>Net_635,
		analog=>(open),
		io=>(tmpIO_0__mosi_net_0),
		siovref=>(tmpSIOVREF__mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mosi_net_0);
GPIO_12_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44906eef-7414-4079-8114-eb0c25d01ec7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2083,
		fb=>Net_2158,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_0_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_0_net_0);
GPIO_12_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"186ebcf2-5e77-4255-8a7d-9f2cf8ac7b08",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2110,
		fb=>Net_2161,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_3_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_3_net_0);
GPIO_12_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"906e8181-e17e-4993-a4dc-7e72a6b992a9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2133,
		fb=>Net_2163,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_4_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_4_net_0);
\SPIS_1:BSPIS:es3:SPISlave:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIS_1:Net_81\,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\);
\SPIS_1:BSPIS:es3:SPISlave:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_636,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:prc_clk\);
\SPIS_1:BSPIS:es3:SPISlave:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\);
\SPIS_1:BSPIS:es3:SPISlave:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:tx_load\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\);
\SPIS_1:BSPIS:es3:SPISlave:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);
\SPIS_1:BSPIS:es3:SPISlave:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\);
\SPIS_1:BSPIS:es3:SPISlave:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\);
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\,
		reset=>zero,
		load=>zero,
		enable=>tmpOE__GPIO_12_1_net_0,
		count=>(\SPIS_1:BSPIS:es3:SPISlave:count_6\, \SPIS_1:BSPIS:es3:SPISlave:count_5\, \SPIS_1:BSPIS:es3:SPISlave:count_4\, \SPIS_1:BSPIS:es3:SPISlave:count_3\,
			\SPIS_1:BSPIS:es3:SPISlave:count_2\, \SPIS_1:BSPIS:es3:SPISlave:count_1\, \SPIS_1:BSPIS:es3:SPISlave:count_0\),
		tc=>open);
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, zero, zero, zero,
			\SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\, \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\, \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\),
		interrupt=>Net_2038);
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\, \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_2040);
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\,
		cs_addr=>(tmpOE__GPIO_12_1_net_0, zero, \SPIS_1:BSPIS:es3:SPISlave:tx_load\),
		route_si=>\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS_1:BSPIS:es3:SPISlave:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_638,
		f0_bus_stat=>\SPIS_1:BSPIS:es3:SPISlave:tx_status_1\,
		f0_blk_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4ca38206-0388-4b3d-a8f9-65f29989eec0/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIS_1:Net_81\,
		dig_domain_out=>open);
PWM_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"786257f5-1539-4a60-81fb-599fdea90443",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_1063,
		fb=>(tmpFB_0__PWM_out_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_1_net_0),
		siovref=>(tmpSIOVREF__PWM_out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_1_net_0);
PWM_1_2_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"06f838a1-2f6d-4444-9c67-6857ac3a4b74",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>8,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1114,
		dig_domain_out=>open);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_1:PWMUDB:Clk_Ctl_i\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_1:PWMUDB:status_5\, zero, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>\PWM_1:Net_55\);
\PWM_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:nc2\,
		cl0=>\PWM_1:PWMUDB:nc3\,
		z0=>\PWM_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:nc4\,
		cl1=>\PWM_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\VDAC8_2:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1553,
		iout=>\VDAC8_2:Net_77\);
\VDAC8_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_2:Net_77\);
WaveDAC_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c6412a0-b2ea-4b9d-8feb-24c851a1767d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WaveDAC_out_net_0),
		analog=>Net_822,
		io=>(tmpIO_0__WaveDAC_out_net_0),
		siovref=>(tmpSIOVREF__WaveDAC_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaveDAC_out_net_0);
WaveDAC_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5bb463ed-2b56-47f5-ac84-6002daad4804",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>12,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_1100,
		dig_domain_out=>open);
\WaveDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:Net_211\);
\WaveDAC8_1:DacClk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6ebe1955-7d0c-4723-9b62-f5a78e6b2fd8/77086516-855e-4b7b-abbe-47b22f8543de",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\WaveDAC8_1:Net_279\,
		dig_domain_out=>open);
\WaveDAC8_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:Net_189\,
		signal2=>\WaveDAC8_1:Net_256\);
\WaveDAC8_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:Net_190\,
		signal2=>\WaveDAC8_1:Net_211\);
\WaveDAC8_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:Net_254\);
\WaveDAC8_1:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8_1:Net_183\,
		trq=>zero,
		nrq=>Net_1185);
\WaveDAC8_1:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8_1:Net_107\,
		trq=>zero,
		nrq=>Net_1186);
\WaveDAC8_1:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>\WaveDAC8_1:Net_279\,
		strobe_udb=>\WaveDAC8_1:Net_279\,
		vout=>\WaveDAC8_1:Net_189\,
		iout=>\WaveDAC8_1:VDAC8:Net_77\);
\WaveDAC8_1:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:VDAC8:Net_77\);
\WaveDAC8_1:BuffAmp:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\WaveDAC8_1:Net_256\,
		vminus=>\WaveDAC8_1:BuffAmp:Net_29\,
		vout=>\WaveDAC8_1:Net_247\);
\WaveDAC8_1:BuffAmp:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:BuffAmp:Net_29\,
		signal2=>\WaveDAC8_1:Net_247\);
\WaveDAC8_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_822,
		signal2=>\WaveDAC8_1:Net_247\);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1381);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"accd973d-c60f-4aaa-84a2-5b1f101369af/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"87962955.6327167",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1378,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_221\,
		pump_clock=>\ADC_SAR_1:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_1384,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_1381);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_210\);
\ADC_SAR_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"accd973d-c60f-4aaa-84a2-5b1f101369af/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_1:Net_210\,
		io=>(\ADC_SAR_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_235\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
\ADC_DelSig_1:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_1:Net_244\);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_35\);
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_677\,
		signal2=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig_1:Net_690\, \ADC_DelSig_1:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_488\,
		vplus=>Net_1145,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_1:Net_93\,
		ext_pin_1=>\ADC_DelSig_1:Net_573\,
		ext_pin_2=>\ADC_DelSig_1:Net_41\,
		ext_vssa=>\ADC_DelSig_1:Net_109\,
		qtz_ref=>\ADC_DelSig_1:Net_677\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_245_7\, \ADC_DelSig_1:Net_245_6\, \ADC_DelSig_1:Net_245_5\, \ADC_DelSig_1:Net_245_4\,
			\ADC_DelSig_1:Net_245_3\, \ADC_DelSig_1:Net_245_2\, \ADC_DelSig_1:Net_245_1\, \ADC_DelSig_1:Net_245_0\));
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_109\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9bb79025-7b68-43b3-a9b9-6db317e40c33/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_41\,
		signal2=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1148);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9bb79025-7b68-43b3-a9b9-6db317e40c33/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"386100386.100386",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>tmpOE__GPIO_12_1_net_0,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_1148);
\PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_2:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1114,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_2:PWMUDB:Clk_Ctl_i\);
\PWM_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_2:PWMUDB:control_7\, \PWM_2:PWMUDB:control_6\, \PWM_2:PWMUDB:control_5\, \PWM_2:PWMUDB:control_4\,
			\PWM_2:PWMUDB:control_3\, \PWM_2:PWMUDB:control_2\, \PWM_2:PWMUDB:control_1\, \PWM_2:PWMUDB:control_0\));
\PWM_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_2:PWMUDB:status_5\, zero, \PWM_2:PWMUDB:status_3\,
			\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:status_1\, \PWM_2:PWMUDB:status_0\),
		interrupt=>\PWM_2:Net_55\);
\PWM_2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:nc2\,
		cl0=>\PWM_2:PWMUDB:nc3\,
		z0=>\PWM_2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:nc4\,
		cl1=>\PWM_2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_2:PWMUDB:cmp1_less\,
		z0=>\PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1689,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_3:PWMUDB:ClockOutFromEnBlock\);
\PWM_3:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1689,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_3:PWMUDB:Clk_Ctl_i\);
\PWM_3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_3:PWMUDB:control_7\, \PWM_3:PWMUDB:control_6\, \PWM_3:PWMUDB:control_5\, \PWM_3:PWMUDB:control_4\,
			\PWM_3:PWMUDB:control_3\, \PWM_3:PWMUDB:control_2\, \PWM_3:PWMUDB:control_1\, \PWM_3:PWMUDB:control_0\));
\PWM_3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_3:PWMUDB:status_5\, zero, \PWM_3:PWMUDB:status_3\,
			\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:status_1\, \PWM_3:PWMUDB:status_0\),
		interrupt=>\PWM_3:Net_55\);
\PWM_3:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:nc2\,
		cl0=>\PWM_3:PWMUDB:nc3\,
		z0=>\PWM_3:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:nc4\,
		cl1=>\PWM_3:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_3:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:cmp1_eq\,
		cl0=>\PWM_3:PWMUDB:cmp1_less\,
		z0=>\PWM_3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:cmp2_eq\,
		cl1=>\PWM_3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_4:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1689,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_4:PWMUDB:ClockOutFromEnBlock\);
\PWM_4:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1689,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_4:PWMUDB:Clk_Ctl_i\);
\PWM_4:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_4:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_4:PWMUDB:control_7\, \PWM_4:PWMUDB:control_6\, \PWM_4:PWMUDB:control_5\, \PWM_4:PWMUDB:control_4\,
			\PWM_4:PWMUDB:control_3\, \PWM_4:PWMUDB:control_2\, \PWM_4:PWMUDB:control_1\, \PWM_4:PWMUDB:control_0\));
\PWM_4:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_4:PWMUDB:status_5\, zero, \PWM_4:PWMUDB:status_3\,
			\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:status_1\, \PWM_4:PWMUDB:status_0\),
		interrupt=>\PWM_4:Net_55\);
\PWM_4:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_4:PWMUDB:nc2\,
		cl0=>\PWM_4:PWMUDB:nc3\,
		z0=>\PWM_4:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_4:PWMUDB:nc4\,
		cl1=>\PWM_4:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_4:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_4:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_4:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_4:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_4:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_4:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_4:PWMUDB:sP16:pwmdp:cap_1\, \PWM_4:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_4:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_4:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_4:PWMUDB:cmp1_eq\,
		cl0=>\PWM_4:PWMUDB:cmp1_less\,
		z0=>\PWM_4:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_4:PWMUDB:cmp2_eq\,
		cl1=>\PWM_4:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_4:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_4:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_4:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_4:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_4:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_4:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_4:PWMUDB:sP16:pwmdp:cap_1\, \PWM_4:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_4:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_5:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1686,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_5:PWMUDB:ClockOutFromEnBlock\);
\PWM_5:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1686,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_5:PWMUDB:Clk_Ctl_i\);
\PWM_5:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_5:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_5:PWMUDB:control_7\, \PWM_5:PWMUDB:control_6\, \PWM_5:PWMUDB:control_5\, \PWM_5:PWMUDB:control_4\,
			\PWM_5:PWMUDB:control_3\, \PWM_5:PWMUDB:control_2\, \PWM_5:PWMUDB:control_1\, \PWM_5:PWMUDB:control_0\));
\PWM_5:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_5:PWMUDB:status_5\, zero, \PWM_5:PWMUDB:status_3\,
			\PWM_5:PWMUDB:tc_i\, \PWM_5:PWMUDB:status_1\, \PWM_5:PWMUDB:status_0\),
		interrupt=>\PWM_5:Net_55\);
\PWM_5:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_5:PWMUDB:tc_i\, \PWM_5:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_5:PWMUDB:nc2\,
		cl0=>\PWM_5:PWMUDB:nc3\,
		z0=>\PWM_5:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_5:PWMUDB:nc4\,
		cl1=>\PWM_5:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_5:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_5:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_5:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_5:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_5:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_5:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_5:PWMUDB:sP16:pwmdp:cap_1\, \PWM_5:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_5:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_5:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_5:PWMUDB:tc_i\, \PWM_5:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_5:PWMUDB:cmp1_eq\,
		cl0=>\PWM_5:PWMUDB:cmp1_less\,
		z0=>\PWM_5:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_5:PWMUDB:cmp2_eq\,
		cl1=>\PWM_5:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_5:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_5:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_5:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_5:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_5:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_5:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_5:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_5:PWMUDB:sP16:pwmdp:cap_1\, \PWM_5:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_5:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_6:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1686,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_6:PWMUDB:ClockOutFromEnBlock\);
\PWM_6:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1686,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_6:PWMUDB:Clk_Ctl_i\);
\PWM_6:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_6:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_6:PWMUDB:control_7\, \PWM_6:PWMUDB:control_6\, \PWM_6:PWMUDB:control_5\, \PWM_6:PWMUDB:control_4\,
			\PWM_6:PWMUDB:control_3\, \PWM_6:PWMUDB:control_2\, \PWM_6:PWMUDB:control_1\, \PWM_6:PWMUDB:control_0\));
\PWM_6:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_6:PWMUDB:status_5\, zero, \PWM_6:PWMUDB:status_3\,
			\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:status_1\, \PWM_6:PWMUDB:status_0\),
		interrupt=>\PWM_6:Net_55\);
\PWM_6:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_6:PWMUDB:nc2\,
		cl0=>\PWM_6:PWMUDB:nc3\,
		z0=>\PWM_6:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_6:PWMUDB:nc4\,
		cl1=>\PWM_6:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_6:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_6:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_6:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_6:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_6:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_6:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_6:PWMUDB:sP16:pwmdp:cap_1\, \PWM_6:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_6:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_6:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_6:PWMUDB:cmp1_eq\,
		cl0=>\PWM_6:PWMUDB:cmp1_less\,
		z0=>\PWM_6:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_6:PWMUDB:cmp2_eq\,
		cl1=>\PWM_6:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_6:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_6:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_6:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_6:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_6:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_6:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_6:PWMUDB:sP16:pwmdp:cap_1\, \PWM_6:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_6:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_7:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1690,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_7:PWMUDB:ClockOutFromEnBlock\);
\PWM_7:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1690,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_7:PWMUDB:Clk_Ctl_i\);
\PWM_7:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_7:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_7:PWMUDB:control_7\, \PWM_7:PWMUDB:control_6\, \PWM_7:PWMUDB:control_5\, \PWM_7:PWMUDB:control_4\,
			\PWM_7:PWMUDB:control_3\, \PWM_7:PWMUDB:control_2\, \PWM_7:PWMUDB:control_1\, \PWM_7:PWMUDB:control_0\));
\PWM_7:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_7:PWMUDB:status_5\, zero, \PWM_7:PWMUDB:status_3\,
			\PWM_7:PWMUDB:tc_i\, \PWM_7:PWMUDB:status_1\, \PWM_7:PWMUDB:status_0\),
		interrupt=>\PWM_7:Net_55\);
\PWM_7:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_7:PWMUDB:tc_i\, \PWM_7:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_7:PWMUDB:nc2\,
		cl0=>\PWM_7:PWMUDB:nc3\,
		z0=>\PWM_7:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_7:PWMUDB:nc4\,
		cl1=>\PWM_7:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_7:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_7:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_7:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_7:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_7:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_7:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_7:PWMUDB:sP16:pwmdp:cap_1\, \PWM_7:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_7:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_7:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_7:PWMUDB:tc_i\, \PWM_7:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_7:PWMUDB:cmp1_eq\,
		cl0=>\PWM_7:PWMUDB:cmp1_less\,
		z0=>\PWM_7:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_7:PWMUDB:cmp2_eq\,
		cl1=>\PWM_7:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_7:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_7:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_7:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_7:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_7:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_7:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_7:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_7:PWMUDB:sP16:pwmdp:cap_1\, \PWM_7:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_7:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_7:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_8:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1690,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_8:PWMUDB:ClockOutFromEnBlock\);
\PWM_8:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1690,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\PWM_8:PWMUDB:Clk_Ctl_i\);
\PWM_8:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_8:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_8:PWMUDB:control_7\, \PWM_8:PWMUDB:control_6\, \PWM_8:PWMUDB:control_5\, \PWM_8:PWMUDB:control_4\,
			\PWM_8:PWMUDB:control_3\, \PWM_8:PWMUDB:control_2\, \PWM_8:PWMUDB:control_1\, \PWM_8:PWMUDB:control_0\));
\PWM_8:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_8:PWMUDB:status_5\, zero, \PWM_8:PWMUDB:status_3\,
			\PWM_8:PWMUDB:tc_i\, \PWM_8:PWMUDB:status_1\, \PWM_8:PWMUDB:status_0\),
		interrupt=>\PWM_8:Net_55\);
\PWM_8:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_8:PWMUDB:tc_i\, \PWM_8:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_8:PWMUDB:nc2\,
		cl0=>\PWM_8:PWMUDB:nc3\,
		z0=>\PWM_8:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_8:PWMUDB:nc4\,
		cl1=>\PWM_8:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_8:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_8:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_8:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_8:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_8:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_8:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_8:PWMUDB:sP16:pwmdp:cap_1\, \PWM_8:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_8:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_8:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_8:PWMUDB:tc_i\, \PWM_8:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_8:PWMUDB:cmp1_eq\,
		cl0=>\PWM_8:PWMUDB:cmp1_less\,
		z0=>\PWM_8:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_8:PWMUDB:cmp2_eq\,
		cl1=>\PWM_8:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_8:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_8:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_8:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_8:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_8:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_8:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_8:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_8:PWMUDB:sP16:pwmdp:cap_1\, \PWM_8:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_8:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_8:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_out_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2c042ac-bffa-4936-b92d-17c1a13bd298",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_963,
		fb=>(tmpFB_0__PWM_out_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_3_net_0),
		siovref=>(tmpSIOVREF__PWM_out_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_3_net_0);
PWM_out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e086c59d-f941-4c26-992a-8fe66b3bc0f4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_949,
		fb=>(tmpFB_0__PWM_out_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_2_net_0),
		siovref=>(tmpSIOVREF__PWM_out_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_2_net_0);
PWM_out_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08fc33bf-82d3-4fe8-89e7-b6301b0fcf1d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_3274,
		fb=>(tmpFB_0__PWM_out_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_4_net_0),
		siovref=>(tmpSIOVREF__PWM_out_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_4_net_0);
PWM_out_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"31da1de4-8c27-429c-befa-7a83f5950b80",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_991,
		fb=>(tmpFB_0__PWM_out_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_5_net_0),
		siovref=>(tmpSIOVREF__PWM_out_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_5_net_0);
PWM_out_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4d834f7a-a5ef-4970-aace-50b338175fa2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_1005,
		fb=>(tmpFB_0__PWM_out_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_6_net_0),
		siovref=>(tmpSIOVREF__PWM_out_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_6_net_0);
PWM_out_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fce7acfe-3854-4f0f-8bbb-922ec321b863",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_1019,
		fb=>(tmpFB_0__PWM_out_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_7_net_0),
		siovref=>(tmpSIOVREF__PWM_out_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_7_net_0);
PWM_out_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ec48965-6b9f-448d-bfcc-b4510a110d07",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_1033,
		fb=>(tmpFB_0__PWM_out_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_out_8_net_0),
		siovref=>(tmpSIOVREF__PWM_out_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_out_8_net_0);
analog_in_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26d98dfa-7317-46c2-8069-a294117874c7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_9_net_0),
		analog=>Net_3190,
		io=>(tmpIO_0__analog_in_9_net_0),
		siovref=>(tmpSIOVREF__analog_in_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_9_net_0);
analog_in_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3ac3f137-e410-4288-95b2-a0b9b2497130",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_10_net_0),
		analog=>Net_3191,
		io=>(tmpIO_0__analog_in_10_net_0),
		siovref=>(tmpSIOVREF__analog_in_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_10_net_0);
SAR_in_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"72774d61-c3f2-4b0d-8180-a2bc6af0d1a0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SAR_in_1_net_0),
		analog=>Net_1378,
		io=>(tmpIO_0__SAR_in_1_net_0),
		siovref=>(tmpSIOVREF__SAR_in_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAR_in_1_net_0);
\ADC_SAR_Seq_1:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_3271, Net_3270, Net_3269, Net_3268,
			Net_3267, Net_3266, Net_3265, Net_3264,
			Net_3263, Net_3262, Net_3261, Net_3260,
			Net_3259, Net_3258, Net_3257, Net_3256,
			Net_3255, Net_3253, Net_3251, Net_3250,
			Net_3248, Net_3246, Net_3245, Net_3243,
			Net_3241, Net_3240, Net_3238, Net_3236,
			Net_3235, Net_3233, Net_3231, Net_3230,
			Net_3228, Net_3226, Net_3225, Net_3223,
			Net_3221, Net_3220, Net_3218, Net_3216,
			Net_3215, Net_3213, Net_3211, Net_3210,
			Net_3208, Net_3206, Net_3205, Net_3203,
			Net_3201, Net_3200, Net_3198, Net_3196,
			Net_3195, Net_3193, Net_3191, Net_3190,
			Net_2604, Net_2602, Net_2601, Net_2599,
			Net_2597, Net_2596, Net_2594, Net_2593),
		hw_ctrl_en=>(\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_235\);
\ADC_SAR_Seq_1:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq_1:Net_2803\,
		vminus=>\ADC_SAR_Seq_1:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq_1:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq_1:SAR:Net_257\,
		vref=>\ADC_SAR_Seq_1:SAR:Net_248\,
		clock=>Net_2991,
		pump_clock=>Net_2991,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq_1:SAR:Net_252\,
		next_out=>Net_3183,
		data_out=>(\ADC_SAR_Seq_1:SAR:Net_207_11\, \ADC_SAR_Seq_1:SAR:Net_207_10\, \ADC_SAR_Seq_1:SAR:Net_207_9\, \ADC_SAR_Seq_1:SAR:Net_207_8\,
			\ADC_SAR_Seq_1:SAR:Net_207_7\, \ADC_SAR_Seq_1:SAR:Net_207_6\, \ADC_SAR_Seq_1:SAR:Net_207_5\, \ADC_SAR_Seq_1:SAR:Net_207_4\,
			\ADC_SAR_Seq_1:SAR:Net_207_3\, \ADC_SAR_Seq_1:SAR:Net_207_2\, \ADC_SAR_Seq_1:SAR:Net_207_1\, \ADC_SAR_Seq_1:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq_1:Net_3830\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_210\);
\ADC_SAR_Seq_1:SAR:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89df8a48-7748-4d81-af60-450d023917b3/dea208d9-07b0-438b-a5e0-ac5d207f2658/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(\ADC_SAR_Seq_1:SAR:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_Seq_1:SAR:Net_210\,
		io=>(\ADC_SAR_Seq_1:SAR:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_Seq_1:SAR:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>\ADC_SAR_Seq_1:SAR:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_209\);
\ADC_SAR_Seq_1:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq_1:SAR:Net_149\);
\ADC_SAR_Seq_1:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_255\);
\ADC_SAR_Seq_1:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq_1:SAR:Net_235\);
\ADC_SAR_Seq_1:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq_1:SAR:Net_368\);
\ADC_SAR_Seq_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq_1:Net_2803\,
		signal2=>\ADC_SAR_Seq_1:V_single\);
\ADC_SAR_Seq_1:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2991,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		control=>(\ADC_SAR_Seq_1:bSAR_SEQ:control_7\, \ADC_SAR_Seq_1:bSAR_SEQ:control_6\, \ADC_SAR_Seq_1:bSAR_SEQ:control_5\, \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq_1:bSAR_SEQ:control_3\, \ADC_SAR_Seq_1:bSAR_SEQ:control_2\, \ADC_SAR_Seq_1:bSAR_SEQ:load_period\, \ADC_SAR_Seq_1:bSAR_SEQ:enable\));
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001001",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq_1:bSAR_SEQ:count_6\, \ADC_SAR_Seq_1:ch_addr_5\, \ADC_SAR_Seq_1:ch_addr_4\, \ADC_SAR_Seq_1:ch_addr_3\,
			\ADC_SAR_Seq_1:ch_addr_2\, \ADC_SAR_Seq_1:ch_addr_1\, \ADC_SAR_Seq_1:ch_addr_0\),
		tc=>open);
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_3184));
\ADC_SAR_Seq_1:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:Net_3698\);
\ADC_SAR_Seq_1:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq_1:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq_1:nrq\);
\ADC_SAR_Seq_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"89df8a48-7748-4d81-af60-450d023917b3/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq_1:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3184);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq_1:MODULE_1:g1:a0:gx:u0:gti_0\);
\IDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_1:Net_124\,
		iout=>Net_1175);
\IDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_1:Net_124\);
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1190,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
IDAC_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0c31ea8-4fc7-43f3-8329-56c8c0c7baf1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IDAC_out_1_net_0),
		analog=>Net_1175,
		io=>(tmpIO_0__IDAC_out_1_net_0),
		siovref=>(tmpSIOVREF__IDAC_out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IDAC_out_1_net_0);
VDAC_out_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d48881c0-8aa8-4a32-b263-c976a2c864bf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VDAC_out_1_net_0),
		analog=>Net_1190,
		io=>(tmpIO_0__VDAC_out_1_net_0),
		siovref=>(tmpSIOVREF__VDAC_out_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VDAC_out_1_net_0);
VDAC_out_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f186cc75-3162-41fb-b2eb-f5f717665931",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VDAC_out_2_net_0),
		analog=>Net_1553,
		io=>(tmpIO_0__VDAC_out_2_net_0),
		siovref=>(tmpSIOVREF__VDAC_out_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VDAC_out_2_net_0);
PWM_3_4_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e959d357-308f-4b54-897c-e72ae776a6ed",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>8,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1689,
		dig_domain_out=>open);
PWM_5_6_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"92a71496-8675-4a1b-b0cf-14eaa8a65d58",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>8,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1686,
		dig_domain_out=>open);
PWM_7_8_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8088094a-e868-46aa-9957-e8525481b158",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>8,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1690,
		dig_domain_out=>open);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_1:bus_clk\,
		scl_in=>\I2C_1:Net_1109_0\,
		sda_in=>\I2C_1:Net_1109_1\,
		scl_out=>\I2C_1:Net_643_0\,
		sda_out=>\I2C_1:sda_x_wire\,
		interrupt=>\I2C_1:Net_697\);
\I2C_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c821e721-680c-4376-b857-e4a6ce23cab9/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:bus_clk\,
		dig_domain_out=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_0\,
		oe=>tmpOE__GPIO_12_1_net_0,
		y=>Net_1858,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>tmpOE__GPIO_12_1_net_0,
		y=>Net_1857,
		yfb=>\I2C_1:Net_1109_1\);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_1858,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_1857,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
GPIO_12_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a560cc7d-82b8-48a7-a61e-2e334d7f4ddd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2131,
		fb=>Net_2164,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_5_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_5_net_0);
GPIO_12_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"853600db-7954-405d-96d0-87fdf5ace36f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2157,
		fb=>Net_2165,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_6_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_6_net_0);
GPIO_12_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eff33801-fb2e-4640-bf27-fd7e8bc9bd1d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2127,
		fb=>Net_2166,
		analog=>(open),
		io=>(tmpIO_0__GPIO_12_7_net_0),
		siovref=>(tmpSIOVREF__GPIO_12_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_12_7_net_0);
\Port_12_Status:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>GPIO_clk_net,
		status=>(Net_2166, Net_2165, Net_2164, Net_2163,
			Net_2161, Net_2160, Net_2055, Net_2158));
\Port_12_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_2127, Net_2157, Net_2131, Net_2133,
			Net_2110, Net_2155, Net_2080, Net_2083));
GPIO_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9047a15a-c5b6-4d25-9af5-99f675e25548",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>GPIO_clk_net,
		dig_domain_out=>open);
GPIO_2_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f5c0ed2a-7904-410d-9d11-c807b7da7a73",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2062,
		fb=>Net_2061,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_0_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_0_net_0);
GPIO_2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64305994-3242-44e2-9231-60f4f3387a4e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2064,
		fb=>Net_2063,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_1_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_1_net_0);
GPIO_2_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"757bfb87-0dad-4dac-b514-23c22fc80a6f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2066,
		fb=>Net_2065,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_2_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_2_net_0);
GPIO_2_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e967ee30-9b66-4d1f-b654-dd77aa4be0dc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2076,
		fb=>Net_2075,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_7_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_7_net_0);
GPIO_2_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"78b2d2ab-2027-4a8e-8fa9-c478ffd54e64",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2074,
		fb=>Net_2073,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_6_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_6_net_0);
GPIO_2_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a342e098-a7ef-4108-971c-741b8e235d29",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2072,
		fb=>Net_2071,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_5_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_5_net_0);
GPIO_2_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4514081f-5fb2-4b97-b1e1-ea45179518f1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2070,
		fb=>Net_2069,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_4_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_4_net_0);
GPIO_2_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63aba168-c756-4039-bc77-e6f85f7d1f57",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2068,
		fb=>Net_2067,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_3_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_3_net_0);
\Port_2_Status:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>GPIO_clk_net,
		status=>(Net_2075, Net_2073, Net_2071, Net_2069,
			Net_2067, Net_2065, Net_2063, Net_2061));
\Port_2_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_2076, Net_2074, Net_2072, Net_2070,
			Net_2068, Net_2066, Net_2064, Net_2062));
GPIO_4_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5e7d3bff-241d-47aa-9b2c-dc110e8ae358",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2099,
		fb=>Net_2098,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_0_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_0_net_0);
GPIO_4_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9935db6f-b007-4188-8eb4-3bc257d22f5f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2114,
		fb=>Net_2113,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_7_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_7_net_0);
GPIO_4_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d3807f6-387b-4e5a-b804-bb6d047144fa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2112,
		fb=>Net_2111,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_6_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_6_net_0);
GPIO_4_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"905110b4-adcc-44b3-88ff-b0813749d59a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2109,
		fb=>Net_2108,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_5_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_5_net_0);
GPIO_4_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ca39c63-82e7-4436-a3ae-1874349a77d0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2107,
		fb=>Net_2106,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_4_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_4_net_0);
GPIO_4_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"109ad78f-38d8-4ca2-aaf0-94692ef83a4f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2105,
		fb=>Net_2104,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_3_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_3_net_0);
GPIO_4_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a893520-a2bc-4fbc-b246-fc4059b0a386",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2103,
		fb=>Net_2102,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_2_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_2_net_0);
GPIO_4_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46b97360-05f9-475c-9139-1ab56a4386ad",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2101,
		fb=>Net_2100,
		analog=>(open),
		io=>(tmpIO_0__GPIO_4_1_net_0),
		siovref=>(tmpSIOVREF__GPIO_4_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_4_1_net_0);
\Port_4_Status:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>GPIO_clk_net,
		status=>(Net_2113, Net_2111, Net_2108, Net_2106,
			Net_2104, Net_2102, Net_2100, Net_2098));
\Port_4_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_2114, Net_2112, Net_2109, Net_2107,
			Net_2105, Net_2103, Net_2101, Net_2099));
GPIO_5_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b35cd8ce-6fac-452f-9889-65aec846c003",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2120,
		fb=>Net_2119,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_0_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_0_net_0);
GPIO_5_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"432b282d-d853-4976-b36a-23447d6fc912",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2139,
		fb=>Net_2130,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_7_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_7_net_0);
GPIO_5_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c89f5e09-aba4-4b0f-93f4-dbebcc7b13f2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2138,
		fb=>Net_2129,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_6_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_6_net_0);
\Port_5_Status:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>GPIO_clk_net,
		status=>(Net_2130, Net_2129, Net_2128, Net_2126,
			Net_2125, Net_2123, Net_2121, Net_2119));
\Port_5_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_2139, Net_2138, Net_2137, Net_2136,
			Net_2135, Net_2124, Net_2122, Net_2120));
GPIO_5_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ccdfd47b-cdeb-450f-9343-54754d725451",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2137,
		fb=>Net_2128,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_5_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_5_net_0);
GPIO_5_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b4bea69f-f4e1-4624-a5d7-7ade5516b251",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2136,
		fb=>Net_2126,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_4_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_4_net_0);
GPIO_5_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c19e7f01-fb74-4926-a658-42a3d3036aca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2135,
		fb=>Net_2125,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_3_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_3_net_0);
GPIO_5_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0ae3740-9f21-4d6c-ad12-94db8dda3a2f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2124,
		fb=>Net_2123,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_2_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_2_net_0);
GPIO_5_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2f63b0a-1167-4757-a683-017a518f9703",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_2122,
		fb=>Net_2121,
		analog=>(open),
		io=>(tmpIO_0__GPIO_5_1_net_0),
		siovref=>(tmpSIOVREF__GPIO_5_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_5_1_net_0);
DELSIG_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94d13af1-d21a-4bdf-b1ea-6c5bb0193c97",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DELSIG_IN_net_0),
		analog=>Net_1145,
		io=>(tmpIO_0__DELSIG_IN_net_0),
		siovref=>(tmpSIOVREF__DELSIG_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DELSIG_IN_net_0);
analog_in_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c122d6d3-73d1-4678-b8b3-8bbd41ba3ead",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_8_net_0),
		analog=>Net_2604,
		io=>(tmpIO_0__analog_in_8_net_0),
		siovref=>(tmpSIOVREF__analog_in_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_8_net_0);
analog_in_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"99eec9dd-23e3-4b6f-b3c4-c5754bd257fb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_7_net_0),
		analog=>Net_2602,
		io=>(tmpIO_0__analog_in_7_net_0),
		siovref=>(tmpSIOVREF__analog_in_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_7_net_0);
analog_in_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80132f9a-0607-4aa9-9439-3efee456430c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_6_net_0),
		analog=>Net_2601,
		io=>(tmpIO_0__analog_in_6_net_0),
		siovref=>(tmpSIOVREF__analog_in_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_6_net_0);
analog_in_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e677bd03-de52-4f9d-b912-e088cb18a72d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_5_net_0),
		analog=>Net_2599,
		io=>(tmpIO_0__analog_in_5_net_0),
		siovref=>(tmpSIOVREF__analog_in_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_5_net_0);
analog_in_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0911ac1-38a5-4749-9710-0ea19a55dfb8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_4_net_0),
		analog=>Net_2597,
		io=>(tmpIO_0__analog_in_4_net_0),
		siovref=>(tmpSIOVREF__analog_in_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_4_net_0);
analog_in_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"00242f9a-fc1a-45fa-8802-3fad32ee9198",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_3_net_0),
		analog=>Net_2596,
		io=>(tmpIO_0__analog_in_3_net_0),
		siovref=>(tmpSIOVREF__analog_in_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_3_net_0);
analog_in_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33ab99f2-1c17-457b-bb65-2590b066f0a3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_2_net_0),
		analog=>Net_2594,
		io=>(tmpIO_0__analog_in_2_net_0),
		siovref=>(tmpSIOVREF__analog_in_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_2_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e1cb638d-06ec-4bbb-9a1d-ff298d63dd89",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2991,
		dig_domain_out=>open);
analog_in_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5042b269-3fce-4edd-b339-75e828372098",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__analog_in_1_net_0),
		analog=>Net_2593,
		io=>(tmpIO_0__analog_in_1_net_0),
		siovref=>(tmpSIOVREF__analog_in_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__analog_in_1_net_0);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_81\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_79\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_1\);
\USBUART:Clock_vbus\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/03f503a7-085a-4304-b786-de885b1c2f21",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USBUART:Net_1784\,
		dig_domain_out=>open);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_3290,
		arb_int=>\USBUART:Net_79\,
		usb_int=>\USBUART:Net_81\,
		ept_int=>(\USBUART:ept_int_8\, \USBUART:ept_int_7\, \USBUART:ept_int_6\, \USBUART:ept_int_5\,
			\USBUART:ept_int_4\, \USBUART:ept_int_3\, \USBUART:ept_int_2\, \USBUART:ept_int_1\,
			\USBUART:ept_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_req_7\, \USBUART:dma_req_6\, \USBUART:dma_req_5\, \USBUART:dma_req_4\,
			\USBUART:dma_req_3\, \USBUART:dma_req_2\, \USBUART:dma_req_1\, \USBUART:dma_req_0\),
		dma_termin=>\USBUART:Net_824\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_3\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3290);
\DEBUG_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DEBUG_UART:Net_9\,
		dig_domain_out=>open);
\DEBUG_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\DEBUG_UART:Net_9\,
		enable=>tmpOE__GPIO_12_1_net_0,
		clock_out=>\DEBUG_UART:BUART:clock_op\);
\DEBUG_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		cs_addr=>(\DEBUG_UART:BUART:tx_state_1\, \DEBUG_UART:BUART:tx_state_0\, \DEBUG_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\DEBUG_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\DEBUG_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\DEBUG_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \DEBUG_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\DEBUG_UART:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\DEBUG_UART:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\DEBUG_UART:BUART:sc_out_7\, \DEBUG_UART:BUART:sc_out_6\, \DEBUG_UART:BUART:sc_out_5\, \DEBUG_UART:BUART:sc_out_4\,
			\DEBUG_UART:BUART:sc_out_3\, \DEBUG_UART:BUART:sc_out_2\, \DEBUG_UART:BUART:sc_out_1\, \DEBUG_UART:BUART:sc_out_0\));
\DEBUG_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\DEBUG_UART:BUART:reset_reg\,
		clock=>\DEBUG_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \DEBUG_UART:BUART:tx_fifo_notfull\,
			\DEBUG_UART:BUART:tx_status_2\, \DEBUG_UART:BUART:tx_fifo_empty\, \DEBUG_UART:BUART:tx_status_0\),
		interrupt=>\DEBUG_UART:BUART:tx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>(zero),
		fb=>Net_3345,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__GPIO_12_1_net_0),
		y=>Net_3293,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GPIO_12_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GPIO_12_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\);
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\);
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_635,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:prc_clk\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:final_kill_reg\);
\PWM_1:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1063);
\PWM_1:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_reg_i\);
\PWM_1:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_reg_i\);
\PWM_1:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_reg_i\);
\WaveDAC8_1:cydff_1\:cy_dff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		clk=>\WaveDAC8_1:Net_279\,
		q=>\WaveDAC8_1:Net_134\);
\PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:min_kill_reg\);
\PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCapture\);
\PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:trig_last\);
\PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:runmode_enable\);
\PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:sc_kill_tmp\);
\PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:ltch_kill_reg\);
\PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_1\);
\PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_0\);
\PWM_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_less\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCompare1\);
\PWM_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_0\);
\PWM_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_1\);
\PWM_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:final_kill_reg\);
\PWM_2:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_949);
\PWM_2:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm1_reg_i\);
\PWM_2:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm2_reg_i\);
\PWM_2:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:tc_reg_i\);
\PWM_3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:min_kill_reg\);
\PWM_3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCapture\);
\PWM_3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:trig_last\);
\PWM_3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:runmode_enable\);
\PWM_3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:sc_kill_tmp\);
\PWM_3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:ltch_kill_reg\);
\PWM_3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_1\);
\PWM_3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_0\);
\PWM_3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_less\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCompare1\);
\PWM_3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_0\);
\PWM_3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_1\);
\PWM_3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:final_kill_reg\);
\PWM_3:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:pwm_i\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_963);
\PWM_3:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm1_reg_i\);
\PWM_3:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm2_reg_i\);
\PWM_3:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:tc_reg_i\);
\PWM_4:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:min_kill_reg\);
\PWM_4:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:prevCapture\);
\PWM_4:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:trig_last\);
\PWM_4:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:runmode_enable\);
\PWM_4:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:sc_kill_tmp\);
\PWM_4:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:ltch_kill_reg\);
\PWM_4:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:dith_count_1\);
\PWM_4:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:dith_count_0\);
\PWM_4:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:cmp1_less\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:prevCompare1\);
\PWM_4:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_0\);
\PWM_4:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_1\);
\PWM_4:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:final_kill_reg\);
\PWM_4:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:pwm_i\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3274);
\PWM_4:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:pwm1_reg_i\);
\PWM_4:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:pwm2_reg_i\);
\PWM_4:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:tc_reg_i\);
\PWM_5:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:min_kill_reg\);
\PWM_5:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:prevCapture\);
\PWM_5:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:trig_last\);
\PWM_5:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:runmode_enable\);
\PWM_5:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:sc_kill_tmp\);
\PWM_5:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:ltch_kill_reg\);
\PWM_5:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:dith_count_1\);
\PWM_5:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:dith_count_0\);
\PWM_5:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:cmp1_less\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:prevCompare1\);
\PWM_5:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_5:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:status_0\);
\PWM_5:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:status_1\);
\PWM_5:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:final_kill_reg\);
\PWM_5:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:pwm_i\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_991);
\PWM_5:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:pwm1_reg_i\);
\PWM_5:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:pwm2_reg_i\);
\PWM_5:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_5:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_5:PWMUDB:tc_reg_i\);
\PWM_6:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:min_kill_reg\);
\PWM_6:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:prevCapture\);
\PWM_6:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:trig_last\);
\PWM_6:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:runmode_enable\);
\PWM_6:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:sc_kill_tmp\);
\PWM_6:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:ltch_kill_reg\);
\PWM_6:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:dith_count_1\);
\PWM_6:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:dith_count_0\);
\PWM_6:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:cmp1_less\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:prevCompare1\);
\PWM_6:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_0\);
\PWM_6:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_1\);
\PWM_6:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:final_kill_reg\);
\PWM_6:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:pwm_i\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1005);
\PWM_6:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:pwm1_reg_i\);
\PWM_6:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:pwm2_reg_i\);
\PWM_6:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:tc_reg_i\);
\PWM_7:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:min_kill_reg\);
\PWM_7:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:prevCapture\);
\PWM_7:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:trig_last\);
\PWM_7:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:runmode_enable\);
\PWM_7:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:sc_kill_tmp\);
\PWM_7:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:ltch_kill_reg\);
\PWM_7:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:dith_count_1\);
\PWM_7:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:dith_count_0\);
\PWM_7:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:cmp1_less\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:prevCompare1\);
\PWM_7:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_7:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:status_0\);
\PWM_7:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:status_1\);
\PWM_7:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:final_kill_reg\);
\PWM_7:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:pwm_i\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1019);
\PWM_7:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:pwm1_reg_i\);
\PWM_7:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:pwm2_reg_i\);
\PWM_7:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_7:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_7:PWMUDB:tc_reg_i\);
\PWM_8:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:min_kill_reg\);
\PWM_8:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:prevCapture\);
\PWM_8:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:trig_last\);
\PWM_8:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:runmode_enable\);
\PWM_8:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:sc_kill_tmp\);
\PWM_8:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:ltch_kill_reg\);
\PWM_8:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:dith_count_1\);
\PWM_8:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:dith_count_0\);
\PWM_8:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:cmp1_less\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:prevCompare1\);
\PWM_8:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_8:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:status_0\);
\PWM_8:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:status_1\);
\PWM_8:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GPIO_12_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:final_kill_reg\);
\PWM_8:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:pwm_i\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1033);
\PWM_8:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:pwm1_reg_i\);
\PWM_8:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:pwm2_reg_i\);
\PWM_8:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_8:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_8:PWMUDB:tc_reg_i\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_5\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_4\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_3\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_2\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_1\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:ch_addr_0\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>Net_2991,
		q=>\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq_1:bSAR_SEQ:comp_clk_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\,
		clk=>\ADC_SAR_Seq_1:bSAR_SEQ:clk_fin\,
		q=>Net_3184);
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq_1:bSAR_SEQ:comb_logic\,
		clk=>\ADC_SAR_Seq_1:Net_3710\,
		q=>\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_reg\);
\DEBUG_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:reset_reg\);
\DEBUG_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:txn\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:txn\);
\DEBUG_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_state_1\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_state_1\);
\DEBUG_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_state_0\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_state_0\);
\DEBUG_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_state_2\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_state_2\);
\DEBUG_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_bitclk_enable_pre\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_bitclk\);
Net_3391:cy_dff
	PORT MAP(d=>Net_3391D,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>Net_3391);
\DEBUG_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_ctrl_mark_last\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_ctrl_mark_last\);
\DEBUG_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_mark\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_mark\);
\DEBUG_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\DEBUG_UART:BUART:tx_parity_bit\\D\,
		clk=>\DEBUG_UART:BUART:clock_op\,
		q=>\DEBUG_UART:BUART:tx_parity_bit\);

END R_T_L;
