NDContentPage.OnToolTipsLoaded({124:"<div class=\"NDToolTip TEnumeration LSystemVerilog\"><div class=\"TTSummary\">The set of possible states of a phase. This is an attribute of a schedule node in the graph, not of a phase, to maintain independent per-domain state</div></div>",1561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1561\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_component</div></div></div><div class=\"TTSummary\">The uvm_component class is the root base class for UVM components. In addition to the features inherited from uvm_object and uvm_report_object, uvm_component provides the following interfaces:</div></div>",1583:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype1583\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">extern virtual function void</span> phase_started (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uvm_phase&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">phase</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Invoked at the start of each phase. The ~phase~ argument specifies the phase being started. Any threads spawned in this callback are not affected when the phase ends.</div></div>",1585:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype1585\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">extern virtual function void</span> phase_ended (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uvm_phase&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">phase</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">Invoked at the end of each phase. The ~phase~ argument specifies the phase that is ending.&nbsp; Any threads spawned in this callback are not affected when the phase ends.</div></div>",1751:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1751\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_run_phase</div></div></div><div class=\"TTSummary\">Stimulate the DUT.</div></div>",1752:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1752\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_extract_phase</div></div></div><div class=\"TTSummary\">Extract data from different points of the verficiation environment.</div></div>",1756:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1756\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_phase</div></div></div><div class=\"TTSummary\">This base class defines everything about a phase: behavior, state, and context.</div></div>",1770:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype1770\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">virtual task</span> exec_task(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uvm_component&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">comp,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">uvm_phase&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">phase</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">)</div></div></div></div><div class=\"TTSummary\">Implements the functor/delegate functionality for a task phase type comp&nbsp; - the component to execute the functionality upon phase - the phase schedule that originated this phase call</div></div>",1876:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1876\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_shutdown_phase</div></div></div><div class=\"TTSummary\">After things have settled down.</div></div>",1884:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype1884\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">protected virtual function void</span> execute(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uvm_component&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">comp,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">uvm_phase&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">phase</div><div class=\"PAfterParameters\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">)</div></div></div></div><div class=\"TTSummary\">Fork the task-based phase ~phase~ for the component ~comp~.</div></div>",1751:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1751\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_run_phase</div></div></div><div class=\"TTSummary\">Stimulate the DUT.</div></div>",1865:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1865\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_reset_phase</div></div></div><div class=\"TTSummary\">Before reset is asserted.</div></div>",1866:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1866\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reset_phase</div></div></div><div class=\"TTSummary\">Reset is asserted.</div></div>",1867:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1867\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_reset_phase</div></div></div><div class=\"TTSummary\">After reset is de-asserted.</div></div>",1868:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1868\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_configure_phase</div></div></div><div class=\"TTSummary\">Before the DUT is configured by the SW.</div></div>",1869:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1869\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_configure_phase</div></div></div><div class=\"TTSummary\">The SW configures the DUT.</div></div>",1870:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1870\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_configure_phase</div></div></div><div class=\"TTSummary\">After the SW has configured the DUT.</div></div>",1871:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1871\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_main_phase</div></div></div><div class=\"TTSummary\">Before the primary test stimulus starts.</div></div>",1872:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1872\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_main_phase</div></div></div><div class=\"TTSummary\">Primary test stimulus.</div></div>",1873:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1873\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_main_phase</div></div></div><div class=\"TTSummary\">After enough of the primary test stimulus.</div></div>",1874:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1874\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_pre_shutdown_phase</div></div></div><div class=\"TTSummary\">Before things settle down.</div></div>",1875:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1875\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_shutdown_phase</div></div></div><div class=\"TTSummary\">Letting things settle down.</div></div>",1876:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1876\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_post_shutdown_phase</div></div></div><div class=\"TTSummary\">After things have settled down.</div></div>"});