PPA Report for pl_reg_rotate.v (Module: pl_reg_rotate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 39
IO Count: 22
Cell Count: 105

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 610.50 MHz
Reg-to-Reg Critical Path Delay: 1.496 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
