
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,750}                      Premise(F2)
	S3= ICache[addr]={31,rT,rA,rB,750}                          Premise(F3)
	S4= GPRegs[rA]=a                                            Premise(F4)
	S5= GPRegs[rB]=b                                            Premise(F5)
	S6= DMem[{pid,a+b}]={B1,B2,B3,B4}                           Premise(F6)
	S7= DCache[a+b]={B1,B2,B3,B4}                               Premise(F7)
	S8= DCache[DCacheRLineEA(a+b)]=data                         Premise(F8)

IF	S9= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S10= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S0)
	S11= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S0)
	S12= PC.Out=addr                                            PC-Out(S1)
	S13= PIDReg.Out=>IMMU.PID                                   Premise(F9)
	S14= IMMU.PID=pid                                           Path(S9,S13)
	S15= PC.Out=>IMMU.IEA                                       Premise(F10)
	S16= IMMU.IEA=addr                                          Path(S12,S15)
	S17= IMMU.Addr={pid,addr}                                   IMMU-Search(S14,S16)
	S18= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S14,S16)
	S19= IMMU.Addr=>IAddrReg.In                                 Premise(F11)
	S20= IAddrReg.In={pid,addr}                                 Path(S17,S19)
	S21= IMMU.Hit=>IMMUHitReg.In                                Premise(F12)
	S22= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S18,S21)
	S23= PC.Out=>ICache.IEA                                     Premise(F13)
	S24= ICache.IEA=addr                                        Path(S12,S23)
	S25= ICache.Hit=ICacheHit(addr)                             ICache-Search(S24)
	S26= ICache.Out={31,rT,rA,rB,750}                           ICache-Search(S24,S3)
	S27= ICache.Out=>ICacheReg.In                               Premise(F14)
	S28= ICacheReg.In={31,rT,rA,rB,750}                         Path(S26,S27)
	S29= ICache.Hit=>ICacheHitReg.In                            Premise(F15)
	S30= ICacheHitReg.In=ICacheHit(addr)                        Path(S25,S29)
	S31= IMMUHitReg.Out=>CU.IMemHit                             Premise(F16)
	S32= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F17)
	S33= IAddrReg.Out=>IMem.RAddr                               Premise(F18)
	S34= IMem.Out=>IRMux.MemData                                Premise(F19)
	S35= ICacheReg.Out=>IRMux.CacheData                         Premise(F20)
	S36= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F21)
	S37= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F22)
	S38= IRMux.Out=>IR.In                                       Premise(F23)
	S39= IMem.MEM8WordOut=>ICache.WData                         Premise(F24)
	S40= PC.Out=>ICache.IEA                                     Premise(F25)
	S41= IR.Out0_5=>CU.Op                                       Premise(F26)
	S42= IR.Out21_31=>CU.IRFunc                                 Premise(F27)
	S43= IR.Out11_15=>GPRegs.RReg1                              Premise(F28)
	S44= GPRegs.Rdata1=>A.In                                    Premise(F29)
	S45= IR.Out16_20=>GPRegs.RReg2                              Premise(F30)
	S46= GPRegs.Rdata2=>B.In                                    Premise(F31)
	S47= A.Out=>ALU.A                                           Premise(F32)
	S48= B.Out=>ALU.B                                           Premise(F33)
	S49= CU.Func=>ALU.Func                                      Premise(F34)
	S50= ALU.Out=>ALUOut.In                                     Premise(F35)
	S51= PIDReg.Out=>DMMU.PID                                   Premise(F36)
	S52= DMMU.PID=pid                                           Path(S9,S51)
	S53= ALUOut.Out=>DMMU.IEA                                   Premise(F37)
	S54= DMMU.Addr=>DAddrReg.In                                 Premise(F38)
	S55= DMMU.Hit=>DMMUHitReg.In                                Premise(F39)
	S56= ALUOut.Out=>DCache.IEA                                 Premise(F40)
	S57= DCache.Out=>DCacheReg.In                               Premise(F41)
	S58= DCache.Hit=>DCacheHitReg.In                            Premise(F42)
	S59= DMMUHitReg.Out=>CU.DMemHit                             Premise(F43)
	S60= DCacheHitReg.Out=>CU.DCacheHit                         Premise(F44)
	S61= DCacheReg.Out=>DR.In                                   Premise(F45)
	S62= DCache.RLineDirty=>CU.DCacheWriteBack                  Premise(F46)
	S63= PIDReg.Out=>DMMU.PID                                   Premise(F47)
	S64= DCache.RLineEA=>DMMU.IEAR                              Premise(F48)
	S65= DMMU.AddrR=>DMem.MEM8WordWAddr                         Premise(F49)
	S66= DCache.RLineData=>DMem.MEM8WordWData                   Premise(F50)
	S67= DR.Out=>MemDataSel.Data                                Premise(F51)
	S68= ALUOut.Out30_31=>MemDataSel.Addr                       Premise(F52)
	S69= CU.MemDataSelFunc=>MemDataSel.Func                     Premise(F53)
	S70= MemDataSel.Out=>GPRegs.WData                           Premise(F54)
	S71= IR.Out6_10=>GPRegs.WReg                                Premise(F55)
	S72= ALUOut.Out=>GPRegs.WBData                              Premise(F56)
	S73= IR.Out11_15=>GPRegs.WBReg                              Premise(F57)
	S74= CtrlPIDReg=0                                           Premise(F58)
	S75= [PIDReg]=pid                                           PIDReg-Hold(S0,S74)
	S76= CtrlIMMU=0                                             Premise(F59)
	S77= CtrlPC=0                                               Premise(F60)
	S78= CtrlPCInc=0                                            Premise(F61)
	S79= PC[Out]=addr                                           PC-Hold(S1,S77,S78)
	S80= CtrlIAddrReg=1                                         Premise(F62)
	S81= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S20,S80)
	S82= CtrlIMMUHitReg=1                                       Premise(F63)
	S83= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S22,S82)
	S84= CtrlICache=0                                           Premise(F64)
	S85= ICache[addr]={31,rT,rA,rB,750}                         ICache-Hold(S3,S84)
	S86= CtrlICacheReg=1                                        Premise(F65)
	S87= [ICacheReg]={31,rT,rA,rB,750}                          ICacheReg-Write(S28,S86)
	S88= CtrlICacheHitReg=1                                     Premise(F66)
	S89= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S30,S88)
	S90= CtrlIMem=0                                             Premise(F67)
	S91= IMem[{pid,addr}]={31,rT,rA,rB,750}                     IMem-Hold(S2,S90)
	S92= CtrlIRMux=0                                            Premise(F68)
	S93= CtrlIR=0                                               Premise(F69)
	S94= CtrlGPRegs=0                                           Premise(F70)
	S95= GPRegs[rA]=a                                           GPRegs-Hold(S4,S94)
	S96= GPRegs[rB]=b                                           GPRegs-Hold(S5,S94)
	S97= CtrlA=0                                                Premise(F71)
	S98= CtrlB=0                                                Premise(F72)
	S99= CtrlALUOut=0                                           Premise(F73)
	S100= CtrlDMMU=0                                            Premise(F74)
	S101= CtrlDAddrReg=0                                        Premise(F75)
	S102= CtrlDMMUHitReg=0                                      Premise(F76)
	S103= CtrlDCache=0                                          Premise(F77)
	S104= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S7,S103)
	S105= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S8,S103)
	S106= CtrlDCacheReg=0                                       Premise(F78)
	S107= CtrlDCacheHitReg=0                                    Premise(F79)
	S108= CtrlDR=0                                              Premise(F80)
	S109= CtrlDMem=0                                            Premise(F81)
	S110= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S6,S109)
	S111= CtrlDMem8Word=0                                       Premise(F82)

IMMU	S112= PIDReg.Out=pid                                        PIDReg-Out(S75)
	S113= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S75)
	S114= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S75)
	S115= PC.Out=addr                                           PC-Out(S79)
	S116= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S81)
	S117= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S81)
	S118= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S81)
	S119= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S83)
	S120= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S83)
	S121= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S83)
	S122= ICacheReg.Out={31,rT,rA,rB,750}                       ICacheReg-Out(S87)
	S123= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]           ICacheReg-Out(S87)
	S124= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]           ICacheReg-Out(S87)
	S125= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S89)
	S126= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S89)
	S127= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S89)
	S128= PIDReg.Out=>IMMU.PID                                  Premise(F83)
	S129= IMMU.PID=pid                                          Path(S112,S128)
	S130= PC.Out=>IMMU.IEA                                      Premise(F84)
	S131= IMMU.IEA=addr                                         Path(S115,S130)
	S132= IMMU.Addr={pid,addr}                                  IMMU-Search(S129,S131)
	S133= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S129,S131)
	S134= IMMU.Addr=>IAddrReg.In                                Premise(F85)
	S135= IAddrReg.In={pid,addr}                                Path(S132,S134)
	S136= IMMU.Hit=>IMMUHitReg.In                               Premise(F86)
	S137= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S133,S136)
	S138= PC.Out=>ICache.IEA                                    Premise(F87)
	S139= ICache.IEA=addr                                       Path(S115,S138)
	S140= ICache.Hit=ICacheHit(addr)                            ICache-Search(S139)
	S141= ICache.Out={31,rT,rA,rB,750}                          ICache-Search(S139,S85)
	S142= ICache.Out=>ICacheReg.In                              Premise(F88)
	S143= ICacheReg.In={31,rT,rA,rB,750}                        Path(S141,S142)
	S144= ICache.Hit=>ICacheHitReg.In                           Premise(F89)
	S145= ICacheHitReg.In=ICacheHit(addr)                       Path(S140,S144)
	S146= IMMUHitReg.Out=>CU.IMemHit                            Premise(F90)
	S147= CU.IMemHit=IMMUHit(pid,addr)                          Path(S119,S146)
	S148= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F91)
	S149= CU.ICacheHit=ICacheHit(addr)                          Path(S125,S148)
	S150= IAddrReg.Out=>IMem.RAddr                              Premise(F92)
	S151= IMem.RAddr={pid,addr}                                 Path(S116,S150)
	S152= IMem.Out={31,rT,rA,rB,750}                            IMem-Read(S151,S91)
	S153= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S151,S91)
	S154= IMem.Out=>IRMux.MemData                               Premise(F93)
	S155= IRMux.MemData={31,rT,rA,rB,750}                       Path(S152,S154)
	S156= ICacheReg.Out=>IRMux.CacheData                        Premise(F94)
	S157= IRMux.CacheData={31,rT,rA,rB,750}                     Path(S122,S156)
	S158= IRMux.Out={31,rT,rA,rB,750}                           IRMux-Select(S155,S157)
	S159= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F95)
	S160= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S119,S159)
	S161= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F96)
	S162= IRMux.CacheSel=ICacheHit(addr)                        Path(S125,S161)
	S163= IRMux.Out=>IR.In                                      Premise(F97)
	S164= IR.In={31,rT,rA,rB,750}                               Path(S158,S163)
	S165= IMem.MEM8WordOut=>ICache.WData                        Premise(F98)
	S166= ICache.WData=IMemGet8Word({pid,addr})                 Path(S153,S165)
	S167= PC.Out=>ICache.IEA                                    Premise(F99)
	S168= IR.Out0_5=>CU.Op                                      Premise(F100)
	S169= IR.Out21_31=>CU.IRFunc                                Premise(F101)
	S170= IR.Out11_15=>GPRegs.RReg1                             Premise(F102)
	S171= GPRegs.Rdata1=>A.In                                   Premise(F103)
	S172= IR.Out16_20=>GPRegs.RReg2                             Premise(F104)
	S173= GPRegs.Rdata2=>B.In                                   Premise(F105)
	S174= A.Out=>ALU.A                                          Premise(F106)
	S175= B.Out=>ALU.B                                          Premise(F107)
	S176= CU.Func=>ALU.Func                                     Premise(F108)
	S177= ALU.Out=>ALUOut.In                                    Premise(F109)
	S178= PIDReg.Out=>DMMU.PID                                  Premise(F110)
	S179= DMMU.PID=pid                                          Path(S112,S178)
	S180= ALUOut.Out=>DMMU.IEA                                  Premise(F111)
	S181= DMMU.Addr=>DAddrReg.In                                Premise(F112)
	S182= DMMU.Hit=>DMMUHitReg.In                               Premise(F113)
	S183= ALUOut.Out=>DCache.IEA                                Premise(F114)
	S184= DCache.Out=>DCacheReg.In                              Premise(F115)
	S185= DCache.Hit=>DCacheHitReg.In                           Premise(F116)
	S186= DMMUHitReg.Out=>CU.DMemHit                            Premise(F117)
	S187= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F118)
	S188= DCacheReg.Out=>DR.In                                  Premise(F119)
	S189= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F120)
	S190= PIDReg.Out=>DMMU.PID                                  Premise(F121)
	S191= DCache.RLineEA=>DMMU.IEAR                             Premise(F122)
	S192= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F123)
	S193= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F124)
	S194= DR.Out=>MemDataSel.Data                               Premise(F125)
	S195= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F126)
	S196= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F127)
	S197= MemDataSel.Out=>GPRegs.WData                          Premise(F128)
	S198= IR.Out6_10=>GPRegs.WReg                               Premise(F129)
	S199= ALUOut.Out=>GPRegs.WBData                             Premise(F130)
	S200= IR.Out11_15=>GPRegs.WBReg                             Premise(F131)
	S201= CtrlPIDReg=0                                          Premise(F132)
	S202= [PIDReg]=pid                                          PIDReg-Hold(S75,S201)
	S203= CtrlIMMU=0                                            Premise(F133)
	S204= CtrlPC=0                                              Premise(F134)
	S205= CtrlPCInc=1                                           Premise(F135)
	S206= PC[Out]=addr+4                                        PC-Inc(S79,S204,S205)
	S207= PC[CIA]=addr                                          PC-Inc(S79,S204,S205)
	S208= CtrlIAddrReg=0                                        Premise(F136)
	S209= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S81,S208)
	S210= CtrlIMMUHitReg=0                                      Premise(F137)
	S211= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S83,S210)
	S212= CtrlICache=0                                          Premise(F138)
	S213= ICache[addr]={31,rT,rA,rB,750}                        ICache-Hold(S85,S212)
	S214= CtrlICacheReg=0                                       Premise(F139)
	S215= [ICacheReg]={31,rT,rA,rB,750}                         ICacheReg-Hold(S87,S214)
	S216= CtrlICacheHitReg=0                                    Premise(F140)
	S217= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S89,S216)
	S218= CtrlIMem=0                                            Premise(F141)
	S219= IMem[{pid,addr}]={31,rT,rA,rB,750}                    IMem-Hold(S91,S218)
	S220= CtrlIRMux=0                                           Premise(F142)
	S221= CtrlIR=1                                              Premise(F143)
	S222= [IR]={31,rT,rA,rB,750}                                IR-Write(S164,S221)
	S223= CtrlGPRegs=0                                          Premise(F144)
	S224= GPRegs[rA]=a                                          GPRegs-Hold(S95,S223)
	S225= GPRegs[rB]=b                                          GPRegs-Hold(S96,S223)
	S226= CtrlA=0                                               Premise(F145)
	S227= CtrlB=0                                               Premise(F146)
	S228= CtrlALUOut=0                                          Premise(F147)
	S229= CtrlDMMU=0                                            Premise(F148)
	S230= CtrlDAddrReg=0                                        Premise(F149)
	S231= CtrlDMMUHitReg=0                                      Premise(F150)
	S232= CtrlDCache=0                                          Premise(F151)
	S233= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S104,S232)
	S234= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S105,S232)
	S235= CtrlDCacheReg=0                                       Premise(F152)
	S236= CtrlDCacheHitReg=0                                    Premise(F153)
	S237= CtrlDR=0                                              Premise(F154)
	S238= CtrlDMem=0                                            Premise(F155)
	S239= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S110,S238)
	S240= CtrlDMem8Word=0                                       Premise(F156)

ID	S241= PIDReg.Out=pid                                        PIDReg-Out(S202)
	S242= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S202)
	S243= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S202)
	S244= PC.Out=addr+4                                         PC-Out(S206)
	S245= PC.CIA=addr                                           PC-Out(S207)
	S246= PC.CIA31_28=addr[31:28]                               PC-Out(S207)
	S247= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S209)
	S248= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S209)
	S249= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S209)
	S250= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S211)
	S251= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S211)
	S252= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S211)
	S253= ICacheReg.Out={31,rT,rA,rB,750}                       ICacheReg-Out(S215)
	S254= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]           ICacheReg-Out(S215)
	S255= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]           ICacheReg-Out(S215)
	S256= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S217)
	S257= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S217)
	S258= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S217)
	S259= IR.Out0_5=31                                          IR-Out(S222)
	S260= IR.Out6_10=rT                                         IR-Out(S222)
	S261= IR.Out11_15=rA                                        IR-Out(S222)
	S262= IR.Out16_20=rB                                        IR-Out(S222)
	S263= IR.Out21_31=750                                       IR-Out(S222)
	S264= PIDReg.Out=>IMMU.PID                                  Premise(F157)
	S265= IMMU.PID=pid                                          Path(S241,S264)
	S266= PC.Out=>IMMU.IEA                                      Premise(F158)
	S267= IMMU.IEA=addr+4                                       Path(S244,S266)
	S268= IMMU.Addr={pid,addr+4}                                IMMU-Search(S265,S267)
	S269= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S265,S267)
	S270= IMMU.Addr=>IAddrReg.In                                Premise(F159)
	S271= IAddrReg.In={pid,addr+4}                              Path(S268,S270)
	S272= IMMU.Hit=>IMMUHitReg.In                               Premise(F160)
	S273= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S269,S272)
	S274= PC.Out=>ICache.IEA                                    Premise(F161)
	S275= ICache.IEA=addr+4                                     Path(S244,S274)
	S276= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S275)
	S277= ICache.Out=>ICacheReg.In                              Premise(F162)
	S278= ICache.Hit=>ICacheHitReg.In                           Premise(F163)
	S279= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S276,S278)
	S280= IMMUHitReg.Out=>CU.IMemHit                            Premise(F164)
	S281= CU.IMemHit=IMMUHit(pid,addr)                          Path(S250,S280)
	S282= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F165)
	S283= CU.ICacheHit=ICacheHit(addr)                          Path(S256,S282)
	S284= IAddrReg.Out=>IMem.RAddr                              Premise(F166)
	S285= IMem.RAddr={pid,addr}                                 Path(S247,S284)
	S286= IMem.Out={31,rT,rA,rB,750}                            IMem-Read(S285,S219)
	S287= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S285,S219)
	S288= IMem.Out=>IRMux.MemData                               Premise(F167)
	S289= IRMux.MemData={31,rT,rA,rB,750}                       Path(S286,S288)
	S290= ICacheReg.Out=>IRMux.CacheData                        Premise(F168)
	S291= IRMux.CacheData={31,rT,rA,rB,750}                     Path(S253,S290)
	S292= IRMux.Out={31,rT,rA,rB,750}                           IRMux-Select(S289,S291)
	S293= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F169)
	S294= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S250,S293)
	S295= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F170)
	S296= IRMux.CacheSel=ICacheHit(addr)                        Path(S256,S295)
	S297= IRMux.Out=>IR.In                                      Premise(F171)
	S298= IR.In={31,rT,rA,rB,750}                               Path(S292,S297)
	S299= IMem.MEM8WordOut=>ICache.WData                        Premise(F172)
	S300= ICache.WData=IMemGet8Word({pid,addr})                 Path(S287,S299)
	S301= PC.Out=>ICache.IEA                                    Premise(F173)
	S302= IR.Out0_5=>CU.Op                                      Premise(F174)
	S303= CU.Op=31                                              Path(S259,S302)
	S304= IR.Out21_31=>CU.IRFunc                                Premise(F175)
	S305= CU.IRFunc=750                                         Path(S263,S304)
	S306= CU.Func=alu_add                                       CU(S303,S305)
	S307= CU.MemDataSelFunc=mds_lha                             CU(S303,S305)
	S308= IR.Out11_15=>GPRegs.RReg1                             Premise(F176)
	S309= GPRegs.RReg1=rA                                       Path(S261,S308)
	S310= GPRegs.Rdata1=a                                       GPRegs-Read(S309,S224)
	S311= GPRegs.Rdata1=>A.In                                   Premise(F177)
	S312= A.In=a                                                Path(S310,S311)
	S313= IR.Out16_20=>GPRegs.RReg2                             Premise(F178)
	S314= GPRegs.RReg2=rB                                       Path(S262,S313)
	S315= GPRegs.Rdata2=b                                       GPRegs-Read(S314,S225)
	S316= GPRegs.Rdata2=>B.In                                   Premise(F179)
	S317= B.In=b                                                Path(S315,S316)
	S318= A.Out=>ALU.A                                          Premise(F180)
	S319= B.Out=>ALU.B                                          Premise(F181)
	S320= CU.Func=>ALU.Func                                     Premise(F182)
	S321= ALU.Func=alu_add                                      Path(S306,S320)
	S322= ALU.Out=>ALUOut.In                                    Premise(F183)
	S323= PIDReg.Out=>DMMU.PID                                  Premise(F184)
	S324= DMMU.PID=pid                                          Path(S241,S323)
	S325= ALUOut.Out=>DMMU.IEA                                  Premise(F185)
	S326= DMMU.Addr=>DAddrReg.In                                Premise(F186)
	S327= DMMU.Hit=>DMMUHitReg.In                               Premise(F187)
	S328= ALUOut.Out=>DCache.IEA                                Premise(F188)
	S329= DCache.Out=>DCacheReg.In                              Premise(F189)
	S330= DCache.Hit=>DCacheHitReg.In                           Premise(F190)
	S331= DMMUHitReg.Out=>CU.DMemHit                            Premise(F191)
	S332= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F192)
	S333= DCacheReg.Out=>DR.In                                  Premise(F193)
	S334= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F194)
	S335= PIDReg.Out=>DMMU.PID                                  Premise(F195)
	S336= DCache.RLineEA=>DMMU.IEAR                             Premise(F196)
	S337= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F197)
	S338= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F198)
	S339= DR.Out=>MemDataSel.Data                               Premise(F199)
	S340= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F200)
	S341= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F201)
	S342= MemDataSel.Func=mds_lha                               Path(S307,S341)
	S343= MemDataSel.Out=>GPRegs.WData                          Premise(F202)
	S344= IR.Out6_10=>GPRegs.WReg                               Premise(F203)
	S345= GPRegs.WReg=rT                                        Path(S260,S344)
	S346= ALUOut.Out=>GPRegs.WBData                             Premise(F204)
	S347= IR.Out11_15=>GPRegs.WBReg                             Premise(F205)
	S348= GPRegs.WBReg=rA                                       Path(S261,S347)
	S349= CtrlPIDReg=0                                          Premise(F206)
	S350= [PIDReg]=pid                                          PIDReg-Hold(S202,S349)
	S351= CtrlIMMU=0                                            Premise(F207)
	S352= CtrlPC=0                                              Premise(F208)
	S353= CtrlPCInc=0                                           Premise(F209)
	S354= PC[CIA]=addr                                          PC-Hold(S207,S353)
	S355= PC[Out]=addr+4                                        PC-Hold(S206,S352,S353)
	S356= CtrlIAddrReg=0                                        Premise(F210)
	S357= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S209,S356)
	S358= CtrlIMMUHitReg=0                                      Premise(F211)
	S359= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S211,S358)
	S360= CtrlICache=0                                          Premise(F212)
	S361= ICache[addr]={31,rT,rA,rB,750}                        ICache-Hold(S213,S360)
	S362= CtrlICacheReg=0                                       Premise(F213)
	S363= [ICacheReg]={31,rT,rA,rB,750}                         ICacheReg-Hold(S215,S362)
	S364= CtrlICacheHitReg=0                                    Premise(F214)
	S365= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S217,S364)
	S366= CtrlIMem=0                                            Premise(F215)
	S367= IMem[{pid,addr}]={31,rT,rA,rB,750}                    IMem-Hold(S219,S366)
	S368= CtrlIRMux=0                                           Premise(F216)
	S369= CtrlIR=0                                              Premise(F217)
	S370= [IR]={31,rT,rA,rB,750}                                IR-Hold(S222,S369)
	S371= CtrlGPRegs=0                                          Premise(F218)
	S372= GPRegs[rA]=a                                          GPRegs-Hold(S224,S371)
	S373= GPRegs[rB]=b                                          GPRegs-Hold(S225,S371)
	S374= CtrlA=1                                               Premise(F219)
	S375= [A]=a                                                 A-Write(S312,S374)
	S376= CtrlB=1                                               Premise(F220)
	S377= [B]=b                                                 B-Write(S317,S376)
	S378= CtrlALUOut=0                                          Premise(F221)
	S379= CtrlDMMU=0                                            Premise(F222)
	S380= CtrlDAddrReg=0                                        Premise(F223)
	S381= CtrlDMMUHitReg=0                                      Premise(F224)
	S382= CtrlDCache=0                                          Premise(F225)
	S383= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S233,S382)
	S384= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S234,S382)
	S385= CtrlDCacheReg=0                                       Premise(F226)
	S386= CtrlDCacheHitReg=0                                    Premise(F227)
	S387= CtrlDR=0                                              Premise(F228)
	S388= CtrlDMem=0                                            Premise(F229)
	S389= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S239,S388)
	S390= CtrlDMem8Word=0                                       Premise(F230)

EX	S391= PIDReg.Out=pid                                        PIDReg-Out(S350)
	S392= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S350)
	S393= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S350)
	S394= PC.CIA=addr                                           PC-Out(S354)
	S395= PC.CIA31_28=addr[31:28]                               PC-Out(S354)
	S396= PC.Out=addr+4                                         PC-Out(S355)
	S397= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S357)
	S398= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S357)
	S399= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S357)
	S400= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S359)
	S401= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S359)
	S402= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S359)
	S403= ICacheReg.Out={31,rT,rA,rB,750}                       ICacheReg-Out(S363)
	S404= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]           ICacheReg-Out(S363)
	S405= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]           ICacheReg-Out(S363)
	S406= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S365)
	S407= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S365)
	S408= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S365)
	S409= IR.Out0_5=31                                          IR-Out(S370)
	S410= IR.Out6_10=rT                                         IR-Out(S370)
	S411= IR.Out11_15=rA                                        IR-Out(S370)
	S412= IR.Out16_20=rB                                        IR-Out(S370)
	S413= IR.Out21_31=750                                       IR-Out(S370)
	S414= A.Out=a                                               A-Out(S375)
	S415= A.Out26_31=a[26:31]                                   A-Out(S375)
	S416= A.Out30_31=a[30:31]                                   A-Out(S375)
	S417= B.Out=b                                               B-Out(S377)
	S418= B.Out26_31=b[26:31]                                   B-Out(S377)
	S419= B.Out30_31=b[30:31]                                   B-Out(S377)
	S420= PIDReg.Out=>IMMU.PID                                  Premise(F231)
	S421= IMMU.PID=pid                                          Path(S391,S420)
	S422= PC.Out=>IMMU.IEA                                      Premise(F232)
	S423= IMMU.IEA=addr+4                                       Path(S396,S422)
	S424= IMMU.Addr={pid,addr+4}                                IMMU-Search(S421,S423)
	S425= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S421,S423)
	S426= IMMU.Addr=>IAddrReg.In                                Premise(F233)
	S427= IAddrReg.In={pid,addr+4}                              Path(S424,S426)
	S428= IMMU.Hit=>IMMUHitReg.In                               Premise(F234)
	S429= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S425,S428)
	S430= PC.Out=>ICache.IEA                                    Premise(F235)
	S431= ICache.IEA=addr+4                                     Path(S396,S430)
	S432= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S431)
	S433= ICache.Out=>ICacheReg.In                              Premise(F236)
	S434= ICache.Hit=>ICacheHitReg.In                           Premise(F237)
	S435= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S432,S434)
	S436= IMMUHitReg.Out=>CU.IMemHit                            Premise(F238)
	S437= CU.IMemHit=IMMUHit(pid,addr)                          Path(S400,S436)
	S438= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F239)
	S439= CU.ICacheHit=ICacheHit(addr)                          Path(S406,S438)
	S440= IAddrReg.Out=>IMem.RAddr                              Premise(F240)
	S441= IMem.RAddr={pid,addr}                                 Path(S397,S440)
	S442= IMem.Out={31,rT,rA,rB,750}                            IMem-Read(S441,S367)
	S443= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S441,S367)
	S444= IMem.Out=>IRMux.MemData                               Premise(F241)
	S445= IRMux.MemData={31,rT,rA,rB,750}                       Path(S442,S444)
	S446= ICacheReg.Out=>IRMux.CacheData                        Premise(F242)
	S447= IRMux.CacheData={31,rT,rA,rB,750}                     Path(S403,S446)
	S448= IRMux.Out={31,rT,rA,rB,750}                           IRMux-Select(S445,S447)
	S449= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F243)
	S450= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S400,S449)
	S451= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F244)
	S452= IRMux.CacheSel=ICacheHit(addr)                        Path(S406,S451)
	S453= IRMux.Out=>IR.In                                      Premise(F245)
	S454= IR.In={31,rT,rA,rB,750}                               Path(S448,S453)
	S455= IMem.MEM8WordOut=>ICache.WData                        Premise(F246)
	S456= ICache.WData=IMemGet8Word({pid,addr})                 Path(S443,S455)
	S457= PC.Out=>ICache.IEA                                    Premise(F247)
	S458= IR.Out0_5=>CU.Op                                      Premise(F248)
	S459= CU.Op=31                                              Path(S409,S458)
	S460= IR.Out21_31=>CU.IRFunc                                Premise(F249)
	S461= CU.IRFunc=750                                         Path(S413,S460)
	S462= CU.Func=alu_add                                       CU(S459,S461)
	S463= CU.MemDataSelFunc=mds_lha                             CU(S459,S461)
	S464= IR.Out11_15=>GPRegs.RReg1                             Premise(F250)
	S465= GPRegs.RReg1=rA                                       Path(S411,S464)
	S466= GPRegs.Rdata1=a                                       GPRegs-Read(S465,S372)
	S467= GPRegs.Rdata1=>A.In                                   Premise(F251)
	S468= A.In=a                                                Path(S466,S467)
	S469= IR.Out16_20=>GPRegs.RReg2                             Premise(F252)
	S470= GPRegs.RReg2=rB                                       Path(S412,S469)
	S471= GPRegs.Rdata2=b                                       GPRegs-Read(S470,S373)
	S472= GPRegs.Rdata2=>B.In                                   Premise(F253)
	S473= B.In=b                                                Path(S471,S472)
	S474= A.Out=>ALU.A                                          Premise(F254)
	S475= ALU.A=a                                               Path(S414,S474)
	S476= B.Out=>ALU.B                                          Premise(F255)
	S477= ALU.B=b                                               Path(S417,S476)
	S478= CU.Func=>ALU.Func                                     Premise(F256)
	S479= ALU.Func=alu_add                                      Path(S462,S478)
	S480= ALU.Out=a+b                                           ALU(S475,S477)
	S481= ALU.CMP=Compare0(a+b)                                 ALU(S475,S477)
	S482= ALU.OV=OverFlow(a+b)                                  ALU(S475,S477)
	S483= ALU.CA=Carry(a+b)                                     ALU(S475,S477)
	S484= ALU.Out=>ALUOut.In                                    Premise(F257)
	S485= ALUOut.In=a+b                                         Path(S480,S484)
	S486= PIDReg.Out=>DMMU.PID                                  Premise(F258)
	S487= DMMU.PID=pid                                          Path(S391,S486)
	S488= ALUOut.Out=>DMMU.IEA                                  Premise(F259)
	S489= DMMU.Addr=>DAddrReg.In                                Premise(F260)
	S490= DMMU.Hit=>DMMUHitReg.In                               Premise(F261)
	S491= ALUOut.Out=>DCache.IEA                                Premise(F262)
	S492= DCache.Out=>DCacheReg.In                              Premise(F263)
	S493= DCache.Hit=>DCacheHitReg.In                           Premise(F264)
	S494= DMMUHitReg.Out=>CU.DMemHit                            Premise(F265)
	S495= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F266)
	S496= DCacheReg.Out=>DR.In                                  Premise(F267)
	S497= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F268)
	S498= PIDReg.Out=>DMMU.PID                                  Premise(F269)
	S499= DCache.RLineEA=>DMMU.IEAR                             Premise(F270)
	S500= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F271)
	S501= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F272)
	S502= DR.Out=>MemDataSel.Data                               Premise(F273)
	S503= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F274)
	S504= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F275)
	S505= MemDataSel.Func=mds_lha                               Path(S463,S504)
	S506= MemDataSel.Out=>GPRegs.WData                          Premise(F276)
	S507= IR.Out6_10=>GPRegs.WReg                               Premise(F277)
	S508= GPRegs.WReg=rT                                        Path(S410,S507)
	S509= ALUOut.Out=>GPRegs.WBData                             Premise(F278)
	S510= IR.Out11_15=>GPRegs.WBReg                             Premise(F279)
	S511= GPRegs.WBReg=rA                                       Path(S411,S510)
	S512= CtrlPIDReg=0                                          Premise(F280)
	S513= [PIDReg]=pid                                          PIDReg-Hold(S350,S512)
	S514= CtrlIMMU=0                                            Premise(F281)
	S515= CtrlPC=0                                              Premise(F282)
	S516= CtrlPCInc=0                                           Premise(F283)
	S517= PC[CIA]=addr                                          PC-Hold(S354,S516)
	S518= PC[Out]=addr+4                                        PC-Hold(S355,S515,S516)
	S519= CtrlIAddrReg=0                                        Premise(F284)
	S520= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S357,S519)
	S521= CtrlIMMUHitReg=0                                      Premise(F285)
	S522= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S359,S521)
	S523= CtrlICache=0                                          Premise(F286)
	S524= ICache[addr]={31,rT,rA,rB,750}                        ICache-Hold(S361,S523)
	S525= CtrlICacheReg=0                                       Premise(F287)
	S526= [ICacheReg]={31,rT,rA,rB,750}                         ICacheReg-Hold(S363,S525)
	S527= CtrlICacheHitReg=0                                    Premise(F288)
	S528= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S365,S527)
	S529= CtrlIMem=0                                            Premise(F289)
	S530= IMem[{pid,addr}]={31,rT,rA,rB,750}                    IMem-Hold(S367,S529)
	S531= CtrlIRMux=0                                           Premise(F290)
	S532= CtrlIR=0                                              Premise(F291)
	S533= [IR]={31,rT,rA,rB,750}                                IR-Hold(S370,S532)
	S534= CtrlGPRegs=0                                          Premise(F292)
	S535= GPRegs[rA]=a                                          GPRegs-Hold(S372,S534)
	S536= GPRegs[rB]=b                                          GPRegs-Hold(S373,S534)
	S537= CtrlA=0                                               Premise(F293)
	S538= [A]=a                                                 A-Hold(S375,S537)
	S539= CtrlB=0                                               Premise(F294)
	S540= [B]=b                                                 B-Hold(S377,S539)
	S541= CtrlALUOut=1                                          Premise(F295)
	S542= [ALUOut]=a+b                                          ALUOut-Write(S485,S541)
	S543= CtrlDMMU=0                                            Premise(F296)
	S544= CtrlDAddrReg=0                                        Premise(F297)
	S545= CtrlDMMUHitReg=0                                      Premise(F298)
	S546= CtrlDCache=0                                          Premise(F299)
	S547= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S383,S546)
	S548= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S384,S546)
	S549= CtrlDCacheReg=0                                       Premise(F300)
	S550= CtrlDCacheHitReg=0                                    Premise(F301)
	S551= CtrlDR=0                                              Premise(F302)
	S552= CtrlDMem=0                                            Premise(F303)
	S553= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S389,S552)
	S554= CtrlDMem8Word=0                                       Premise(F304)

MEM	S555= PIDReg.Out=pid                                        PIDReg-Out(S513)
	S556= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S513)
	S557= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S513)
	S558= PC.CIA=addr                                           PC-Out(S517)
	S559= PC.CIA31_28=addr[31:28]                               PC-Out(S517)
	S560= PC.Out=addr+4                                         PC-Out(S518)
	S561= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S520)
	S562= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S520)
	S563= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S520)
	S564= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S522)
	S565= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S522)
	S566= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S522)
	S567= ICacheReg.Out={31,rT,rA,rB,750}                       ICacheReg-Out(S526)
	S568= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]           ICacheReg-Out(S526)
	S569= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]           ICacheReg-Out(S526)
	S570= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S528)
	S571= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S528)
	S572= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S528)
	S573= IR.Out0_5=31                                          IR-Out(S533)
	S574= IR.Out6_10=rT                                         IR-Out(S533)
	S575= IR.Out11_15=rA                                        IR-Out(S533)
	S576= IR.Out16_20=rB                                        IR-Out(S533)
	S577= IR.Out21_31=750                                       IR-Out(S533)
	S578= A.Out=a                                               A-Out(S538)
	S579= A.Out26_31=a[26:31]                                   A-Out(S538)
	S580= A.Out30_31=a[30:31]                                   A-Out(S538)
	S581= B.Out=b                                               B-Out(S540)
	S582= B.Out26_31=b[26:31]                                   B-Out(S540)
	S583= B.Out30_31=b[30:31]                                   B-Out(S540)
	S584= ALUOut.Out=a+b                                        ALUOut-Out(S542)
	S585= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S542)
	S586= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S542)
	S587= PIDReg.Out=>IMMU.PID                                  Premise(F305)
	S588= IMMU.PID=pid                                          Path(S555,S587)
	S589= PC.Out=>IMMU.IEA                                      Premise(F306)
	S590= IMMU.IEA=addr+4                                       Path(S560,S589)
	S591= IMMU.Addr={pid,addr+4}                                IMMU-Search(S588,S590)
	S592= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S588,S590)
	S593= IMMU.Addr=>IAddrReg.In                                Premise(F307)
	S594= IAddrReg.In={pid,addr+4}                              Path(S591,S593)
	S595= IMMU.Hit=>IMMUHitReg.In                               Premise(F308)
	S596= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S592,S595)
	S597= PC.Out=>ICache.IEA                                    Premise(F309)
	S598= ICache.IEA=addr+4                                     Path(S560,S597)
	S599= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S598)
	S600= ICache.Out=>ICacheReg.In                              Premise(F310)
	S601= ICache.Hit=>ICacheHitReg.In                           Premise(F311)
	S602= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S599,S601)
	S603= IMMUHitReg.Out=>CU.IMemHit                            Premise(F312)
	S604= CU.IMemHit=IMMUHit(pid,addr)                          Path(S564,S603)
	S605= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F313)
	S606= CU.ICacheHit=ICacheHit(addr)                          Path(S570,S605)
	S607= IAddrReg.Out=>IMem.RAddr                              Premise(F314)
	S608= IMem.RAddr={pid,addr}                                 Path(S561,S607)
	S609= IMem.Out={31,rT,rA,rB,750}                            IMem-Read(S608,S530)
	S610= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S608,S530)
	S611= IMem.Out=>IRMux.MemData                               Premise(F315)
	S612= IRMux.MemData={31,rT,rA,rB,750}                       Path(S609,S611)
	S613= ICacheReg.Out=>IRMux.CacheData                        Premise(F316)
	S614= IRMux.CacheData={31,rT,rA,rB,750}                     Path(S567,S613)
	S615= IRMux.Out={31,rT,rA,rB,750}                           IRMux-Select(S612,S614)
	S616= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F317)
	S617= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S564,S616)
	S618= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F318)
	S619= IRMux.CacheSel=ICacheHit(addr)                        Path(S570,S618)
	S620= IRMux.Out=>IR.In                                      Premise(F319)
	S621= IR.In={31,rT,rA,rB,750}                               Path(S615,S620)
	S622= IMem.MEM8WordOut=>ICache.WData                        Premise(F320)
	S623= ICache.WData=IMemGet8Word({pid,addr})                 Path(S610,S622)
	S624= PC.Out=>ICache.IEA                                    Premise(F321)
	S625= IR.Out0_5=>CU.Op                                      Premise(F322)
	S626= CU.Op=31                                              Path(S573,S625)
	S627= IR.Out21_31=>CU.IRFunc                                Premise(F323)
	S628= CU.IRFunc=750                                         Path(S577,S627)
	S629= CU.Func=alu_add                                       CU(S626,S628)
	S630= CU.MemDataSelFunc=mds_lha                             CU(S626,S628)
	S631= IR.Out11_15=>GPRegs.RReg1                             Premise(F324)
	S632= GPRegs.RReg1=rA                                       Path(S575,S631)
	S633= GPRegs.Rdata1=a                                       GPRegs-Read(S632,S535)
	S634= GPRegs.Rdata1=>A.In                                   Premise(F325)
	S635= A.In=a                                                Path(S633,S634)
	S636= IR.Out16_20=>GPRegs.RReg2                             Premise(F326)
	S637= GPRegs.RReg2=rB                                       Path(S576,S636)
	S638= GPRegs.Rdata2=b                                       GPRegs-Read(S637,S536)
	S639= GPRegs.Rdata2=>B.In                                   Premise(F327)
	S640= B.In=b                                                Path(S638,S639)
	S641= A.Out=>ALU.A                                          Premise(F328)
	S642= ALU.A=a                                               Path(S578,S641)
	S643= B.Out=>ALU.B                                          Premise(F329)
	S644= ALU.B=b                                               Path(S581,S643)
	S645= CU.Func=>ALU.Func                                     Premise(F330)
	S646= ALU.Func=alu_add                                      Path(S629,S645)
	S647= ALU.Out=a+b                                           ALU(S642,S644)
	S648= ALU.CMP=Compare0(a+b)                                 ALU(S642,S644)
	S649= ALU.OV=OverFlow(a+b)                                  ALU(S642,S644)
	S650= ALU.CA=Carry(a+b)                                     ALU(S642,S644)
	S651= ALU.Out=>ALUOut.In                                    Premise(F331)
	S652= ALUOut.In=a+b                                         Path(S647,S651)
	S653= PIDReg.Out=>DMMU.PID                                  Premise(F332)
	S654= DMMU.PID=pid                                          Path(S555,S653)
	S655= ALUOut.Out=>DMMU.IEA                                  Premise(F333)
	S656= DMMU.IEA=a+b                                          Path(S584,S655)
	S657= DMMU.Addr={pid,a+b}                                   DMMU-Search(S654,S656)
	S658= DMMU.Hit=DMMUHit(pid,a+b)                             DMMU-Search(S654,S656)
	S659= DMMU.Addr=>DAddrReg.In                                Premise(F334)
	S660= DAddrReg.In={pid,a+b}                                 Path(S657,S659)
	S661= DMMU.Hit=>DMMUHitReg.In                               Premise(F335)
	S662= DMMUHitReg.In=DMMUHit(pid,a+b)                        Path(S658,S661)
	S663= ALUOut.Out=>DCache.IEA                                Premise(F336)
	S664= DCache.IEA=a+b                                        Path(S584,S663)
	S665= DCache.Hit=DCacheHit(a+b)                             DCache-Search(S664)
	S666= DCache.Out={B1,B2,B3,B4}                              DCache-Search(S664,S547)
	S667= DCache.Out=>DCacheReg.In                              Premise(F337)
	S668= DCacheReg.In={B1,B2,B3,B4}                            Path(S666,S667)
	S669= DCache.Hit=>DCacheHitReg.In                           Premise(F338)
	S670= DCacheHitReg.In=DCacheHit(a+b)                        Path(S665,S669)
	S671= DMMUHitReg.Out=>CU.DMemHit                            Premise(F339)
	S672= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F340)
	S673= DCacheReg.Out=>DR.In                                  Premise(F341)
	S674= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F342)
	S675= PIDReg.Out=>DMMU.PID                                  Premise(F343)
	S676= DCache.RLineEA=>DMMU.IEAR                             Premise(F344)
	S677= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F345)
	S678= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F346)
	S679= DR.Out=>MemDataSel.Data                               Premise(F347)
	S680= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F348)
	S681= MemDataSel.Addr=a+b[30:31]                            Path(S586,S680)
	S682= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F349)
	S683= MemDataSel.Func=mds_lha                               Path(S630,S682)
	S684= MemDataSel.Out=>GPRegs.WData                          Premise(F350)
	S685= IR.Out6_10=>GPRegs.WReg                               Premise(F351)
	S686= GPRegs.WReg=rT                                        Path(S574,S685)
	S687= ALUOut.Out=>GPRegs.WBData                             Premise(F352)
	S688= GPRegs.WBData=a+b                                     Path(S584,S687)
	S689= IR.Out11_15=>GPRegs.WBReg                             Premise(F353)
	S690= GPRegs.WBReg=rA                                       Path(S575,S689)
	S691= CtrlPIDReg=0                                          Premise(F354)
	S692= [PIDReg]=pid                                          PIDReg-Hold(S513,S691)
	S693= CtrlIMMU=0                                            Premise(F355)
	S694= CtrlPC=0                                              Premise(F356)
	S695= CtrlPCInc=0                                           Premise(F357)
	S696= PC[CIA]=addr                                          PC-Hold(S517,S695)
	S697= PC[Out]=addr+4                                        PC-Hold(S518,S694,S695)
	S698= CtrlIAddrReg=0                                        Premise(F358)
	S699= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S520,S698)
	S700= CtrlIMMUHitReg=0                                      Premise(F359)
	S701= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S522,S700)
	S702= CtrlICache=0                                          Premise(F360)
	S703= ICache[addr]={31,rT,rA,rB,750}                        ICache-Hold(S524,S702)
	S704= CtrlICacheReg=0                                       Premise(F361)
	S705= [ICacheReg]={31,rT,rA,rB,750}                         ICacheReg-Hold(S526,S704)
	S706= CtrlICacheHitReg=0                                    Premise(F362)
	S707= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S528,S706)
	S708= CtrlIMem=0                                            Premise(F363)
	S709= IMem[{pid,addr}]={31,rT,rA,rB,750}                    IMem-Hold(S530,S708)
	S710= CtrlIRMux=0                                           Premise(F364)
	S711= CtrlIR=0                                              Premise(F365)
	S712= [IR]={31,rT,rA,rB,750}                                IR-Hold(S533,S711)
	S713= CtrlGPRegs=0                                          Premise(F366)
	S714= GPRegs[rA]=a                                          GPRegs-Hold(S535,S713)
	S715= GPRegs[rB]=b                                          GPRegs-Hold(S536,S713)
	S716= CtrlA=0                                               Premise(F367)
	S717= [A]=a                                                 A-Hold(S538,S716)
	S718= CtrlB=0                                               Premise(F368)
	S719= [B]=b                                                 B-Hold(S540,S718)
	S720= CtrlALUOut=0                                          Premise(F369)
	S721= [ALUOut]=a+b                                          ALUOut-Hold(S542,S720)
	S722= CtrlDMMU=0                                            Premise(F370)
	S723= CtrlDAddrReg=1                                        Premise(F371)
	S724= [DAddrReg]={pid,a+b}                                  DAddrReg-Write(S660,S723)
	S725= CtrlDMMUHitReg=1                                      Premise(F372)
	S726= [DMMUHitReg]=DMMUHit(pid,a+b)                         DMMUHitReg-Write(S662,S725)
	S727= CtrlDCache=0                                          Premise(F373)
	S728= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S547,S727)
	S729= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S548,S727)
	S730= CtrlDCacheReg=1                                       Premise(F374)
	S731= [DCacheReg]={B1,B2,B3,B4}                             DCacheReg-Write(S668,S730)
	S732= CtrlDCacheHitReg=1                                    Premise(F375)
	S733= [DCacheHitReg]=DCacheHit(a+b)                         DCacheHitReg-Write(S670,S732)
	S734= CtrlDR=0                                              Premise(F376)
	S735= CtrlDMem=0                                            Premise(F377)
	S736= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S553,S735)
	S737= CtrlDMem8Word=0                                       Premise(F378)

DMMU1	S738= PIDReg.Out=pid                                        PIDReg-Out(S692)
	S739= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S692)
	S740= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S692)
	S741= PC.CIA=addr                                           PC-Out(S696)
	S742= PC.CIA31_28=addr[31:28]                               PC-Out(S696)
	S743= PC.Out=addr+4                                         PC-Out(S697)
	S744= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S699)
	S745= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S699)
	S746= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S699)
	S747= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S701)
	S748= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S701)
	S749= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S701)
	S750= ICacheReg.Out={31,rT,rA,rB,750}                       ICacheReg-Out(S705)
	S751= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]           ICacheReg-Out(S705)
	S752= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]           ICacheReg-Out(S705)
	S753= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S707)
	S754= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S707)
	S755= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S707)
	S756= IR.Out0_5=31                                          IR-Out(S712)
	S757= IR.Out6_10=rT                                         IR-Out(S712)
	S758= IR.Out11_15=rA                                        IR-Out(S712)
	S759= IR.Out16_20=rB                                        IR-Out(S712)
	S760= IR.Out21_31=750                                       IR-Out(S712)
	S761= A.Out=a                                               A-Out(S717)
	S762= A.Out26_31=a[26:31]                                   A-Out(S717)
	S763= A.Out30_31=a[30:31]                                   A-Out(S717)
	S764= B.Out=b                                               B-Out(S719)
	S765= B.Out26_31=b[26:31]                                   B-Out(S719)
	S766= B.Out30_31=b[30:31]                                   B-Out(S719)
	S767= ALUOut.Out=a+b                                        ALUOut-Out(S721)
	S768= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S721)
	S769= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S721)
	S770= DAddrReg.Out={pid,a+b}                                DAddrReg-Out(S724)
	S771= DAddrReg.Out26_31={pid,a+b}[26:31]                    DAddrReg-Out(S724)
	S772= DAddrReg.Out30_31={pid,a+b}[30:31]                    DAddrReg-Out(S724)
	S773= DMMUHitReg.Out=DMMUHit(pid,a+b)                       DMMUHitReg-Out(S726)
	S774= DMMUHitReg.Out26_31=DMMUHit(pid,a+b)[26:31]           DMMUHitReg-Out(S726)
	S775= DMMUHitReg.Out30_31=DMMUHit(pid,a+b)[30:31]           DMMUHitReg-Out(S726)
	S776= DCacheReg.Out={B1,B2,B3,B4}                           DCacheReg-Out(S731)
	S777= DCacheReg.Out26_31={B1,B2,B3,B4}[26:31]               DCacheReg-Out(S731)
	S778= DCacheReg.Out30_31={B1,B2,B3,B4}[30:31]               DCacheReg-Out(S731)
	S779= DCacheHitReg.Out=DCacheHit(a+b)                       DCacheHitReg-Out(S733)
	S780= DCacheHitReg.Out26_31=DCacheHit(a+b)[26:31]           DCacheHitReg-Out(S733)
	S781= DCacheHitReg.Out30_31=DCacheHit(a+b)[30:31]           DCacheHitReg-Out(S733)
	S782= PIDReg.Out=>IMMU.PID                                  Premise(F379)
	S783= IMMU.PID=pid                                          Path(S738,S782)
	S784= PC.Out=>IMMU.IEA                                      Premise(F380)
	S785= IMMU.IEA=addr+4                                       Path(S743,S784)
	S786= IMMU.Addr={pid,addr+4}                                IMMU-Search(S783,S785)
	S787= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S783,S785)
	S788= IMMU.Addr=>IAddrReg.In                                Premise(F381)
	S789= IAddrReg.In={pid,addr+4}                              Path(S786,S788)
	S790= IMMU.Hit=>IMMUHitReg.In                               Premise(F382)
	S791= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S787,S790)
	S792= PC.Out=>ICache.IEA                                    Premise(F383)
	S793= ICache.IEA=addr+4                                     Path(S743,S792)
	S794= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S793)
	S795= ICache.Out=>ICacheReg.In                              Premise(F384)
	S796= ICache.Hit=>ICacheHitReg.In                           Premise(F385)
	S797= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S794,S796)
	S798= IMMUHitReg.Out=>CU.IMemHit                            Premise(F386)
	S799= CU.IMemHit=IMMUHit(pid,addr)                          Path(S747,S798)
	S800= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F387)
	S801= CU.ICacheHit=ICacheHit(addr)                          Path(S753,S800)
	S802= IAddrReg.Out=>IMem.RAddr                              Premise(F388)
	S803= IMem.RAddr={pid,addr}                                 Path(S744,S802)
	S804= IMem.Out={31,rT,rA,rB,750}                            IMem-Read(S803,S709)
	S805= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S803,S709)
	S806= IMem.Out=>IRMux.MemData                               Premise(F389)
	S807= IRMux.MemData={31,rT,rA,rB,750}                       Path(S804,S806)
	S808= ICacheReg.Out=>IRMux.CacheData                        Premise(F390)
	S809= IRMux.CacheData={31,rT,rA,rB,750}                     Path(S750,S808)
	S810= IRMux.Out={31,rT,rA,rB,750}                           IRMux-Select(S807,S809)
	S811= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F391)
	S812= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S747,S811)
	S813= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F392)
	S814= IRMux.CacheSel=ICacheHit(addr)                        Path(S753,S813)
	S815= IRMux.Out=>IR.In                                      Premise(F393)
	S816= IR.In={31,rT,rA,rB,750}                               Path(S810,S815)
	S817= IMem.MEM8WordOut=>ICache.WData                        Premise(F394)
	S818= ICache.WData=IMemGet8Word({pid,addr})                 Path(S805,S817)
	S819= PC.Out=>ICache.IEA                                    Premise(F395)
	S820= IR.Out0_5=>CU.Op                                      Premise(F396)
	S821= CU.Op=31                                              Path(S756,S820)
	S822= IR.Out21_31=>CU.IRFunc                                Premise(F397)
	S823= CU.IRFunc=750                                         Path(S760,S822)
	S824= CU.Func=alu_add                                       CU(S821,S823)
	S825= CU.MemDataSelFunc=mds_lha                             CU(S821,S823)
	S826= IR.Out11_15=>GPRegs.RReg1                             Premise(F398)
	S827= GPRegs.RReg1=rA                                       Path(S758,S826)
	S828= GPRegs.Rdata1=a                                       GPRegs-Read(S827,S714)
	S829= GPRegs.Rdata1=>A.In                                   Premise(F399)
	S830= A.In=a                                                Path(S828,S829)
	S831= IR.Out16_20=>GPRegs.RReg2                             Premise(F400)
	S832= GPRegs.RReg2=rB                                       Path(S759,S831)
	S833= GPRegs.Rdata2=b                                       GPRegs-Read(S832,S715)
	S834= GPRegs.Rdata2=>B.In                                   Premise(F401)
	S835= B.In=b                                                Path(S833,S834)
	S836= A.Out=>ALU.A                                          Premise(F402)
	S837= ALU.A=a                                               Path(S761,S836)
	S838= B.Out=>ALU.B                                          Premise(F403)
	S839= ALU.B=b                                               Path(S764,S838)
	S840= CU.Func=>ALU.Func                                     Premise(F404)
	S841= ALU.Func=alu_add                                      Path(S824,S840)
	S842= ALU.Out=a+b                                           ALU(S837,S839)
	S843= ALU.CMP=Compare0(a+b)                                 ALU(S837,S839)
	S844= ALU.OV=OverFlow(a+b)                                  ALU(S837,S839)
	S845= ALU.CA=Carry(a+b)                                     ALU(S837,S839)
	S846= ALU.Out=>ALUOut.In                                    Premise(F405)
	S847= ALUOut.In=a+b                                         Path(S842,S846)
	S848= PIDReg.Out=>DMMU.PID                                  Premise(F406)
	S849= DMMU.PID=pid                                          Path(S738,S848)
	S850= ALUOut.Out=>DMMU.IEA                                  Premise(F407)
	S851= DMMU.IEA=a+b                                          Path(S767,S850)
	S852= DMMU.Addr={pid,a+b}                                   DMMU-Search(S849,S851)
	S853= DMMU.Hit=DMMUHit(pid,a+b)                             DMMU-Search(S849,S851)
	S854= DMMU.Addr=>DAddrReg.In                                Premise(F408)
	S855= DAddrReg.In={pid,a+b}                                 Path(S852,S854)
	S856= DMMU.Hit=>DMMUHitReg.In                               Premise(F409)
	S857= DMMUHitReg.In=DMMUHit(pid,a+b)                        Path(S853,S856)
	S858= ALUOut.Out=>DCache.IEA                                Premise(F410)
	S859= DCache.IEA=a+b                                        Path(S767,S858)
	S860= DCache.Hit=DCacheHit(a+b)                             DCache-Search(S859)
	S861= DCache.Out={B1,B2,B3,B4}                              DCache-Search(S859,S728)
	S862= DCache.Out=>DCacheReg.In                              Premise(F411)
	S863= DCacheReg.In={B1,B2,B3,B4}                            Path(S861,S862)
	S864= DCache.Hit=>DCacheHitReg.In                           Premise(F412)
	S865= DCacheHitReg.In=DCacheHit(a+b)                        Path(S860,S864)
	S866= DMMUHitReg.Out=>CU.DMemHit                            Premise(F413)
	S867= CU.DMemHit=DMMUHit(pid,a+b)                           Path(S773,S866)
	S868= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F414)
	S869= CU.DCacheHit=DCacheHit(a+b)                           Path(S779,S868)
	S870= DCacheReg.Out=>DR.In                                  Premise(F415)
	S871= DR.In={B1,B2,B3,B4}                                   Path(S776,S870)
	S872= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F416)
	S873= PIDReg.Out=>DMMU.PID                                  Premise(F417)
	S874= DCache.RLineEA=>DMMU.IEAR                             Premise(F418)
	S875= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F419)
	S876= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F420)
	S877= DR.Out=>MemDataSel.Data                               Premise(F421)
	S878= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F422)
	S879= MemDataSel.Addr=a+b[30:31]                            Path(S769,S878)
	S880= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F423)
	S881= MemDataSel.Func=mds_lha                               Path(S825,S880)
	S882= MemDataSel.Out=>GPRegs.WData                          Premise(F424)
	S883= IR.Out6_10=>GPRegs.WReg                               Premise(F425)
	S884= GPRegs.WReg=rT                                        Path(S757,S883)
	S885= ALUOut.Out=>GPRegs.WBData                             Premise(F426)
	S886= GPRegs.WBData=a+b                                     Path(S767,S885)
	S887= IR.Out11_15=>GPRegs.WBReg                             Premise(F427)
	S888= GPRegs.WBReg=rA                                       Path(S758,S887)
	S889= CtrlPIDReg=0                                          Premise(F428)
	S890= [PIDReg]=pid                                          PIDReg-Hold(S692,S889)
	S891= CtrlIMMU=0                                            Premise(F429)
	S892= CtrlPC=0                                              Premise(F430)
	S893= CtrlPCInc=0                                           Premise(F431)
	S894= PC[CIA]=addr                                          PC-Hold(S696,S893)
	S895= PC[Out]=addr+4                                        PC-Hold(S697,S892,S893)
	S896= CtrlIAddrReg=0                                        Premise(F432)
	S897= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S699,S896)
	S898= CtrlIMMUHitReg=0                                      Premise(F433)
	S899= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S701,S898)
	S900= CtrlICache=0                                          Premise(F434)
	S901= ICache[addr]={31,rT,rA,rB,750}                        ICache-Hold(S703,S900)
	S902= CtrlICacheReg=0                                       Premise(F435)
	S903= [ICacheReg]={31,rT,rA,rB,750}                         ICacheReg-Hold(S705,S902)
	S904= CtrlICacheHitReg=0                                    Premise(F436)
	S905= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S707,S904)
	S906= CtrlIMem=0                                            Premise(F437)
	S907= IMem[{pid,addr}]={31,rT,rA,rB,750}                    IMem-Hold(S709,S906)
	S908= CtrlIRMux=0                                           Premise(F438)
	S909= CtrlIR=0                                              Premise(F439)
	S910= [IR]={31,rT,rA,rB,750}                                IR-Hold(S712,S909)
	S911= CtrlGPRegs=0                                          Premise(F440)
	S912= GPRegs[rA]=a                                          GPRegs-Hold(S714,S911)
	S913= GPRegs[rB]=b                                          GPRegs-Hold(S715,S911)
	S914= CtrlA=0                                               Premise(F441)
	S915= [A]=a                                                 A-Hold(S717,S914)
	S916= CtrlB=0                                               Premise(F442)
	S917= [B]=b                                                 B-Hold(S719,S916)
	S918= CtrlALUOut=0                                          Premise(F443)
	S919= [ALUOut]=a+b                                          ALUOut-Hold(S721,S918)
	S920= CtrlDMMU=0                                            Premise(F444)
	S921= CtrlDAddrReg=0                                        Premise(F445)
	S922= [DAddrReg]={pid,a+b}                                  DAddrReg-Hold(S724,S921)
	S923= CtrlDMMUHitReg=0                                      Premise(F446)
	S924= [DMMUHitReg]=DMMUHit(pid,a+b)                         DMMUHitReg-Hold(S726,S923)
	S925= CtrlDCache=0                                          Premise(F447)
	S926= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S728,S925)
	S927= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S729,S925)
	S928= CtrlDCacheReg=0                                       Premise(F448)
	S929= [DCacheReg]={B1,B2,B3,B4}                             DCacheReg-Hold(S731,S928)
	S930= CtrlDCacheHitReg=0                                    Premise(F449)
	S931= [DCacheHitReg]=DCacheHit(a+b)                         DCacheHitReg-Hold(S733,S930)
	S932= CtrlDR=0                                              Premise(F450)
	S933= CtrlDMem=0                                            Premise(F451)
	S934= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S736,S933)
	S935= CtrlDMem8Word=0                                       Premise(F452)

DMMU2	S936= PIDReg.Out=pid                                        PIDReg-Out(S890)
	S937= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S890)
	S938= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S890)
	S939= PC.CIA=addr                                           PC-Out(S894)
	S940= PC.CIA31_28=addr[31:28]                               PC-Out(S894)
	S941= PC.Out=addr+4                                         PC-Out(S895)
	S942= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S897)
	S943= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S897)
	S944= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S897)
	S945= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S899)
	S946= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S899)
	S947= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S899)
	S948= ICacheReg.Out={31,rT,rA,rB,750}                       ICacheReg-Out(S903)
	S949= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]           ICacheReg-Out(S903)
	S950= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]           ICacheReg-Out(S903)
	S951= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S905)
	S952= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S905)
	S953= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S905)
	S954= IR.Out0_5=31                                          IR-Out(S910)
	S955= IR.Out6_10=rT                                         IR-Out(S910)
	S956= IR.Out11_15=rA                                        IR-Out(S910)
	S957= IR.Out16_20=rB                                        IR-Out(S910)
	S958= IR.Out21_31=750                                       IR-Out(S910)
	S959= A.Out=a                                               A-Out(S915)
	S960= A.Out26_31=a[26:31]                                   A-Out(S915)
	S961= A.Out30_31=a[30:31]                                   A-Out(S915)
	S962= B.Out=b                                               B-Out(S917)
	S963= B.Out26_31=b[26:31]                                   B-Out(S917)
	S964= B.Out30_31=b[30:31]                                   B-Out(S917)
	S965= ALUOut.Out=a+b                                        ALUOut-Out(S919)
	S966= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S919)
	S967= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S919)
	S968= DAddrReg.Out={pid,a+b}                                DAddrReg-Out(S922)
	S969= DAddrReg.Out26_31={pid,a+b}[26:31]                    DAddrReg-Out(S922)
	S970= DAddrReg.Out30_31={pid,a+b}[30:31]                    DAddrReg-Out(S922)
	S971= DMMUHitReg.Out=DMMUHit(pid,a+b)                       DMMUHitReg-Out(S924)
	S972= DMMUHitReg.Out26_31=DMMUHit(pid,a+b)[26:31]           DMMUHitReg-Out(S924)
	S973= DMMUHitReg.Out30_31=DMMUHit(pid,a+b)[30:31]           DMMUHitReg-Out(S924)
	S974= DCacheReg.Out={B1,B2,B3,B4}                           DCacheReg-Out(S929)
	S975= DCacheReg.Out26_31={B1,B2,B3,B4}[26:31]               DCacheReg-Out(S929)
	S976= DCacheReg.Out30_31={B1,B2,B3,B4}[30:31]               DCacheReg-Out(S929)
	S977= DCacheHitReg.Out=DCacheHit(a+b)                       DCacheHitReg-Out(S931)
	S978= DCacheHitReg.Out26_31=DCacheHit(a+b)[26:31]           DCacheHitReg-Out(S931)
	S979= DCacheHitReg.Out30_31=DCacheHit(a+b)[30:31]           DCacheHitReg-Out(S931)
	S980= PIDReg.Out=>IMMU.PID                                  Premise(F453)
	S981= IMMU.PID=pid                                          Path(S936,S980)
	S982= PC.Out=>IMMU.IEA                                      Premise(F454)
	S983= IMMU.IEA=addr+4                                       Path(S941,S982)
	S984= IMMU.Addr={pid,addr+4}                                IMMU-Search(S981,S983)
	S985= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S981,S983)
	S986= IMMU.Addr=>IAddrReg.In                                Premise(F455)
	S987= IAddrReg.In={pid,addr+4}                              Path(S984,S986)
	S988= IMMU.Hit=>IMMUHitReg.In                               Premise(F456)
	S989= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S985,S988)
	S990= PC.Out=>ICache.IEA                                    Premise(F457)
	S991= ICache.IEA=addr+4                                     Path(S941,S990)
	S992= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S991)
	S993= ICache.Out=>ICacheReg.In                              Premise(F458)
	S994= ICache.Hit=>ICacheHitReg.In                           Premise(F459)
	S995= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S992,S994)
	S996= IMMUHitReg.Out=>CU.IMemHit                            Premise(F460)
	S997= CU.IMemHit=IMMUHit(pid,addr)                          Path(S945,S996)
	S998= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F461)
	S999= CU.ICacheHit=ICacheHit(addr)                          Path(S951,S998)
	S1000= IAddrReg.Out=>IMem.RAddr                             Premise(F462)
	S1001= IMem.RAddr={pid,addr}                                Path(S942,S1000)
	S1002= IMem.Out={31,rT,rA,rB,750}                           IMem-Read(S1001,S907)
	S1003= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1001,S907)
	S1004= IMem.Out=>IRMux.MemData                              Premise(F463)
	S1005= IRMux.MemData={31,rT,rA,rB,750}                      Path(S1002,S1004)
	S1006= ICacheReg.Out=>IRMux.CacheData                       Premise(F464)
	S1007= IRMux.CacheData={31,rT,rA,rB,750}                    Path(S948,S1006)
	S1008= IRMux.Out={31,rT,rA,rB,750}                          IRMux-Select(S1005,S1007)
	S1009= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F465)
	S1010= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S945,S1009)
	S1011= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F466)
	S1012= IRMux.CacheSel=ICacheHit(addr)                       Path(S951,S1011)
	S1013= IRMux.Out=>IR.In                                     Premise(F467)
	S1014= IR.In={31,rT,rA,rB,750}                              Path(S1008,S1013)
	S1015= IMem.MEM8WordOut=>ICache.WData                       Premise(F468)
	S1016= ICache.WData=IMemGet8Word({pid,addr})                Path(S1003,S1015)
	S1017= PC.Out=>ICache.IEA                                   Premise(F469)
	S1018= IR.Out0_5=>CU.Op                                     Premise(F470)
	S1019= CU.Op=31                                             Path(S954,S1018)
	S1020= IR.Out21_31=>CU.IRFunc                               Premise(F471)
	S1021= CU.IRFunc=750                                        Path(S958,S1020)
	S1022= CU.Func=alu_add                                      CU(S1019,S1021)
	S1023= CU.MemDataSelFunc=mds_lha                            CU(S1019,S1021)
	S1024= IR.Out11_15=>GPRegs.RReg1                            Premise(F472)
	S1025= GPRegs.RReg1=rA                                      Path(S956,S1024)
	S1026= GPRegs.Rdata1=a                                      GPRegs-Read(S1025,S912)
	S1027= GPRegs.Rdata1=>A.In                                  Premise(F473)
	S1028= A.In=a                                               Path(S1026,S1027)
	S1029= IR.Out16_20=>GPRegs.RReg2                            Premise(F474)
	S1030= GPRegs.RReg2=rB                                      Path(S957,S1029)
	S1031= GPRegs.Rdata2=b                                      GPRegs-Read(S1030,S913)
	S1032= GPRegs.Rdata2=>B.In                                  Premise(F475)
	S1033= B.In=b                                               Path(S1031,S1032)
	S1034= A.Out=>ALU.A                                         Premise(F476)
	S1035= ALU.A=a                                              Path(S959,S1034)
	S1036= B.Out=>ALU.B                                         Premise(F477)
	S1037= ALU.B=b                                              Path(S962,S1036)
	S1038= CU.Func=>ALU.Func                                    Premise(F478)
	S1039= ALU.Func=alu_add                                     Path(S1022,S1038)
	S1040= ALU.Out=a+b                                          ALU(S1035,S1037)
	S1041= ALU.CMP=Compare0(a+b)                                ALU(S1035,S1037)
	S1042= ALU.OV=OverFlow(a+b)                                 ALU(S1035,S1037)
	S1043= ALU.CA=Carry(a+b)                                    ALU(S1035,S1037)
	S1044= ALU.Out=>ALUOut.In                                   Premise(F479)
	S1045= ALUOut.In=a+b                                        Path(S1040,S1044)
	S1046= PIDReg.Out=>DMMU.PID                                 Premise(F480)
	S1047= DMMU.PID=pid                                         Path(S936,S1046)
	S1048= ALUOut.Out=>DMMU.IEA                                 Premise(F481)
	S1049= DMMU.IEA=a+b                                         Path(S965,S1048)
	S1050= DMMU.Addr={pid,a+b}                                  DMMU-Search(S1047,S1049)
	S1051= DMMU.Hit=DMMUHit(pid,a+b)                            DMMU-Search(S1047,S1049)
	S1052= DMMU.Addr=>DAddrReg.In                               Premise(F482)
	S1053= DAddrReg.In={pid,a+b}                                Path(S1050,S1052)
	S1054= DMMU.Hit=>DMMUHitReg.In                              Premise(F483)
	S1055= DMMUHitReg.In=DMMUHit(pid,a+b)                       Path(S1051,S1054)
	S1056= ALUOut.Out=>DCache.IEA                               Premise(F484)
	S1057= DCache.IEA=a+b                                       Path(S965,S1056)
	S1058= DCache.Hit=DCacheHit(a+b)                            DCache-Search(S1057)
	S1059= DCache.Out={B1,B2,B3,B4}                             DCache-Search(S1057,S926)
	S1060= DCache.Out=>DCacheReg.In                             Premise(F485)
	S1061= DCacheReg.In={B1,B2,B3,B4}                           Path(S1059,S1060)
	S1062= DCache.Hit=>DCacheHitReg.In                          Premise(F486)
	S1063= DCacheHitReg.In=DCacheHit(a+b)                       Path(S1058,S1062)
	S1064= DMMUHitReg.Out=>CU.DMemHit                           Premise(F487)
	S1065= CU.DMemHit=DMMUHit(pid,a+b)                          Path(S971,S1064)
	S1066= DCacheHitReg.Out=>CU.DCacheHit                       Premise(F488)
	S1067= CU.DCacheHit=DCacheHit(a+b)                          Path(S977,S1066)
	S1068= DCacheReg.Out=>DR.In                                 Premise(F489)
	S1069= DR.In={B1,B2,B3,B4}                                  Path(S974,S1068)
	S1070= DCache.RLineDirty=>CU.DCacheWriteBack                Premise(F490)
	S1071= PIDReg.Out=>DMMU.PID                                 Premise(F491)
	S1072= DCache.RLineEA=>DMMU.IEAR                            Premise(F492)
	S1073= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F493)
	S1074= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F494)
	S1075= DR.Out=>MemDataSel.Data                              Premise(F495)
	S1076= ALUOut.Out30_31=>MemDataSel.Addr                     Premise(F496)
	S1077= MemDataSel.Addr=a+b[30:31]                           Path(S967,S1076)
	S1078= CU.MemDataSelFunc=>MemDataSel.Func                   Premise(F497)
	S1079= MemDataSel.Func=mds_lha                              Path(S1023,S1078)
	S1080= MemDataSel.Out=>GPRegs.WData                         Premise(F498)
	S1081= IR.Out6_10=>GPRegs.WReg                              Premise(F499)
	S1082= GPRegs.WReg=rT                                       Path(S955,S1081)
	S1083= ALUOut.Out=>GPRegs.WBData                            Premise(F500)
	S1084= GPRegs.WBData=a+b                                    Path(S965,S1083)
	S1085= IR.Out11_15=>GPRegs.WBReg                            Premise(F501)
	S1086= GPRegs.WBReg=rA                                      Path(S956,S1085)
	S1087= CtrlPIDReg=0                                         Premise(F502)
	S1088= [PIDReg]=pid                                         PIDReg-Hold(S890,S1087)
	S1089= CtrlIMMU=0                                           Premise(F503)
	S1090= CtrlPC=0                                             Premise(F504)
	S1091= CtrlPCInc=0                                          Premise(F505)
	S1092= PC[CIA]=addr                                         PC-Hold(S894,S1091)
	S1093= PC[Out]=addr+4                                       PC-Hold(S895,S1090,S1091)
	S1094= CtrlIAddrReg=0                                       Premise(F506)
	S1095= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S897,S1094)
	S1096= CtrlIMMUHitReg=0                                     Premise(F507)
	S1097= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S899,S1096)
	S1098= CtrlICache=0                                         Premise(F508)
	S1099= ICache[addr]={31,rT,rA,rB,750}                       ICache-Hold(S901,S1098)
	S1100= CtrlICacheReg=0                                      Premise(F509)
	S1101= [ICacheReg]={31,rT,rA,rB,750}                        ICacheReg-Hold(S903,S1100)
	S1102= CtrlICacheHitReg=0                                   Premise(F510)
	S1103= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S905,S1102)
	S1104= CtrlIMem=0                                           Premise(F511)
	S1105= IMem[{pid,addr}]={31,rT,rA,rB,750}                   IMem-Hold(S907,S1104)
	S1106= CtrlIRMux=0                                          Premise(F512)
	S1107= CtrlIR=0                                             Premise(F513)
	S1108= [IR]={31,rT,rA,rB,750}                               IR-Hold(S910,S1107)
	S1109= CtrlGPRegs=0                                         Premise(F514)
	S1110= GPRegs[rA]=a                                         GPRegs-Hold(S912,S1109)
	S1111= GPRegs[rB]=b                                         GPRegs-Hold(S913,S1109)
	S1112= CtrlA=0                                              Premise(F515)
	S1113= [A]=a                                                A-Hold(S915,S1112)
	S1114= CtrlB=0                                              Premise(F516)
	S1115= [B]=b                                                B-Hold(S917,S1114)
	S1116= CtrlALUOut=0                                         Premise(F517)
	S1117= [ALUOut]=a+b                                         ALUOut-Hold(S919,S1116)
	S1118= CtrlDMMU=0                                           Premise(F518)
	S1119= CtrlDAddrReg=0                                       Premise(F519)
	S1120= [DAddrReg]={pid,a+b}                                 DAddrReg-Hold(S922,S1119)
	S1121= CtrlDMMUHitReg=0                                     Premise(F520)
	S1122= [DMMUHitReg]=DMMUHit(pid,a+b)                        DMMUHitReg-Hold(S924,S1121)
	S1123= CtrlDCache=0                                         Premise(F521)
	S1124= DCache[a+b]={B1,B2,B3,B4}                            DCache-Hold(S926,S1123)
	S1125= DCache[DCacheRLineEA(a+b)]=data                      DCache-Hold(S927,S1123)
	S1126= CtrlDCacheReg=0                                      Premise(F522)
	S1127= [DCacheReg]={B1,B2,B3,B4}                            DCacheReg-Hold(S929,S1126)
	S1128= CtrlDCacheHitReg=0                                   Premise(F523)
	S1129= [DCacheHitReg]=DCacheHit(a+b)                        DCacheHitReg-Hold(S931,S1128)
	S1130= CtrlDR=1                                             Premise(F524)
	S1131= [DR]={B1,B2,B3,B4}                                   DR-Write(S1069,S1130)
	S1132= CtrlDMem=0                                           Premise(F525)
	S1133= DMem[{pid,a+b}]={B1,B2,B3,B4}                        DMem-Hold(S934,S1132)
	S1134= CtrlDMem8Word=0                                      Premise(F526)

WB	S1135= PIDReg.Out=pid                                       PIDReg-Out(S1088)
	S1136= PIDReg.Out26_31=pid[26:31]                           PIDReg-Out(S1088)
	S1137= PIDReg.Out30_31=pid[30:31]                           PIDReg-Out(S1088)
	S1138= PC.CIA=addr                                          PC-Out(S1092)
	S1139= PC.CIA31_28=addr[31:28]                              PC-Out(S1092)
	S1140= PC.Out=addr+4                                        PC-Out(S1093)
	S1141= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1095)
	S1142= IAddrReg.Out26_31={pid,addr}[26:31]                  IAddrReg-Out(S1095)
	S1143= IAddrReg.Out30_31={pid,addr}[30:31]                  IAddrReg-Out(S1095)
	S1144= IMMUHitReg.Out=IMMUHit(pid,addr)                     IMMUHitReg-Out(S1097)
	S1145= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]         IMMUHitReg-Out(S1097)
	S1146= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]         IMMUHitReg-Out(S1097)
	S1147= ICacheReg.Out={31,rT,rA,rB,750}                      ICacheReg-Out(S1101)
	S1148= ICacheReg.Out26_31={31,rT,rA,rB,750}[26:31]          ICacheReg-Out(S1101)
	S1149= ICacheReg.Out30_31={31,rT,rA,rB,750}[30:31]          ICacheReg-Out(S1101)
	S1150= ICacheHitReg.Out=ICacheHit(addr)                     ICacheHitReg-Out(S1103)
	S1151= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]         ICacheHitReg-Out(S1103)
	S1152= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]         ICacheHitReg-Out(S1103)
	S1153= IR.Out0_5=31                                         IR-Out(S1108)
	S1154= IR.Out6_10=rT                                        IR-Out(S1108)
	S1155= IR.Out11_15=rA                                       IR-Out(S1108)
	S1156= IR.Out16_20=rB                                       IR-Out(S1108)
	S1157= IR.Out21_31=750                                      IR-Out(S1108)
	S1158= A.Out=a                                              A-Out(S1113)
	S1159= A.Out26_31=a[26:31]                                  A-Out(S1113)
	S1160= A.Out30_31=a[30:31]                                  A-Out(S1113)
	S1161= B.Out=b                                              B-Out(S1115)
	S1162= B.Out26_31=b[26:31]                                  B-Out(S1115)
	S1163= B.Out30_31=b[30:31]                                  B-Out(S1115)
	S1164= ALUOut.Out=a+b                                       ALUOut-Out(S1117)
	S1165= ALUOut.Out26_31=a+b[26:31]                           ALUOut-Out(S1117)
	S1166= ALUOut.Out30_31=a+b[30:31]                           ALUOut-Out(S1117)
	S1167= DAddrReg.Out={pid,a+b}                               DAddrReg-Out(S1120)
	S1168= DAddrReg.Out26_31={pid,a+b}[26:31]                   DAddrReg-Out(S1120)
	S1169= DAddrReg.Out30_31={pid,a+b}[30:31]                   DAddrReg-Out(S1120)
	S1170= DMMUHitReg.Out=DMMUHit(pid,a+b)                      DMMUHitReg-Out(S1122)
	S1171= DMMUHitReg.Out26_31=DMMUHit(pid,a+b)[26:31]          DMMUHitReg-Out(S1122)
	S1172= DMMUHitReg.Out30_31=DMMUHit(pid,a+b)[30:31]          DMMUHitReg-Out(S1122)
	S1173= DCacheReg.Out={B1,B2,B3,B4}                          DCacheReg-Out(S1127)
	S1174= DCacheReg.Out26_31={B1,B2,B3,B4}[26:31]              DCacheReg-Out(S1127)
	S1175= DCacheReg.Out30_31={B1,B2,B3,B4}[30:31]              DCacheReg-Out(S1127)
	S1176= DCacheHitReg.Out=DCacheHit(a+b)                      DCacheHitReg-Out(S1129)
	S1177= DCacheHitReg.Out26_31=DCacheHit(a+b)[26:31]          DCacheHitReg-Out(S1129)
	S1178= DCacheHitReg.Out30_31=DCacheHit(a+b)[30:31]          DCacheHitReg-Out(S1129)
	S1179= DR.Out={B1,B2,B3,B4}                                 DR-Out(S1131)
	S1180= DR.Out26_31={B1,B2,B3,B4}[26:31]                     DR-Out(S1131)
	S1181= DR.Out30_31={B1,B2,B3,B4}[30:31]                     DR-Out(S1131)
	S1182= PIDReg.Out=>IMMU.PID                                 Premise(F527)
	S1183= IMMU.PID=pid                                         Path(S1135,S1182)
	S1184= PC.Out=>IMMU.IEA                                     Premise(F528)
	S1185= IMMU.IEA=addr+4                                      Path(S1140,S1184)
	S1186= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1183,S1185)
	S1187= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1183,S1185)
	S1188= IMMU.Addr=>IAddrReg.In                               Premise(F529)
	S1189= IAddrReg.In={pid,addr+4}                             Path(S1186,S1188)
	S1190= IMMU.Hit=>IMMUHitReg.In                              Premise(F530)
	S1191= IMMUHitReg.In=IMMUHit(pid,addr+4)                    Path(S1187,S1190)
	S1192= PC.Out=>ICache.IEA                                   Premise(F531)
	S1193= ICache.IEA=addr+4                                    Path(S1140,S1192)
	S1194= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1193)
	S1195= ICache.Out=>ICacheReg.In                             Premise(F532)
	S1196= ICache.Hit=>ICacheHitReg.In                          Premise(F533)
	S1197= ICacheHitReg.In=ICacheHit(addr+4)                    Path(S1194,S1196)
	S1198= IMMUHitReg.Out=>CU.IMemHit                           Premise(F534)
	S1199= CU.IMemHit=IMMUHit(pid,addr)                         Path(S1144,S1198)
	S1200= ICacheHitReg.Out=>CU.ICacheHit                       Premise(F535)
	S1201= CU.ICacheHit=ICacheHit(addr)                         Path(S1150,S1200)
	S1202= IAddrReg.Out=>IMem.RAddr                             Premise(F536)
	S1203= IMem.RAddr={pid,addr}                                Path(S1141,S1202)
	S1204= IMem.Out={31,rT,rA,rB,750}                           IMem-Read(S1203,S1105)
	S1205= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1203,S1105)
	S1206= IMem.Out=>IRMux.MemData                              Premise(F537)
	S1207= IRMux.MemData={31,rT,rA,rB,750}                      Path(S1204,S1206)
	S1208= ICacheReg.Out=>IRMux.CacheData                       Premise(F538)
	S1209= IRMux.CacheData={31,rT,rA,rB,750}                    Path(S1147,S1208)
	S1210= IRMux.Out={31,rT,rA,rB,750}                          IRMux-Select(S1207,S1209)
	S1211= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F539)
	S1212= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S1144,S1211)
	S1213= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F540)
	S1214= IRMux.CacheSel=ICacheHit(addr)                       Path(S1150,S1213)
	S1215= IRMux.Out=>IR.In                                     Premise(F541)
	S1216= IR.In={31,rT,rA,rB,750}                              Path(S1210,S1215)
	S1217= IMem.MEM8WordOut=>ICache.WData                       Premise(F542)
	S1218= ICache.WData=IMemGet8Word({pid,addr})                Path(S1205,S1217)
	S1219= PC.Out=>ICache.IEA                                   Premise(F543)
	S1220= IR.Out0_5=>CU.Op                                     Premise(F544)
	S1221= CU.Op=31                                             Path(S1153,S1220)
	S1222= IR.Out21_31=>CU.IRFunc                               Premise(F545)
	S1223= CU.IRFunc=750                                        Path(S1157,S1222)
	S1224= CU.Func=alu_add                                      CU(S1221,S1223)
	S1225= CU.MemDataSelFunc=mds_lha                            CU(S1221,S1223)
	S1226= IR.Out11_15=>GPRegs.RReg1                            Premise(F546)
	S1227= GPRegs.RReg1=rA                                      Path(S1155,S1226)
	S1228= GPRegs.Rdata1=a                                      GPRegs-Read(S1227,S1110)
	S1229= GPRegs.Rdata1=>A.In                                  Premise(F547)
	S1230= A.In=a                                               Path(S1228,S1229)
	S1231= IR.Out16_20=>GPRegs.RReg2                            Premise(F548)
	S1232= GPRegs.RReg2=rB                                      Path(S1156,S1231)
	S1233= GPRegs.Rdata2=b                                      GPRegs-Read(S1232,S1111)
	S1234= GPRegs.Rdata2=>B.In                                  Premise(F549)
	S1235= B.In=b                                               Path(S1233,S1234)
	S1236= A.Out=>ALU.A                                         Premise(F550)
	S1237= ALU.A=a                                              Path(S1158,S1236)
	S1238= B.Out=>ALU.B                                         Premise(F551)
	S1239= ALU.B=b                                              Path(S1161,S1238)
	S1240= CU.Func=>ALU.Func                                    Premise(F552)
	S1241= ALU.Func=alu_add                                     Path(S1224,S1240)
	S1242= ALU.Out=a+b                                          ALU(S1237,S1239)
	S1243= ALU.CMP=Compare0(a+b)                                ALU(S1237,S1239)
	S1244= ALU.OV=OverFlow(a+b)                                 ALU(S1237,S1239)
	S1245= ALU.CA=Carry(a+b)                                    ALU(S1237,S1239)
	S1246= ALU.Out=>ALUOut.In                                   Premise(F553)
	S1247= ALUOut.In=a+b                                        Path(S1242,S1246)
	S1248= PIDReg.Out=>DMMU.PID                                 Premise(F554)
	S1249= DMMU.PID=pid                                         Path(S1135,S1248)
	S1250= ALUOut.Out=>DMMU.IEA                                 Premise(F555)
	S1251= DMMU.IEA=a+b                                         Path(S1164,S1250)
	S1252= DMMU.Addr={pid,a+b}                                  DMMU-Search(S1249,S1251)
	S1253= DMMU.Hit=DMMUHit(pid,a+b)                            DMMU-Search(S1249,S1251)
	S1254= DMMU.Addr=>DAddrReg.In                               Premise(F556)
	S1255= DAddrReg.In={pid,a+b}                                Path(S1252,S1254)
	S1256= DMMU.Hit=>DMMUHitReg.In                              Premise(F557)
	S1257= DMMUHitReg.In=DMMUHit(pid,a+b)                       Path(S1253,S1256)
	S1258= ALUOut.Out=>DCache.IEA                               Premise(F558)
	S1259= DCache.IEA=a+b                                       Path(S1164,S1258)
	S1260= DCache.Hit=DCacheHit(a+b)                            DCache-Search(S1259)
	S1261= DCache.Out={B1,B2,B3,B4}                             DCache-Search(S1259,S1124)
	S1262= DCache.Out=>DCacheReg.In                             Premise(F559)
	S1263= DCacheReg.In={B1,B2,B3,B4}                           Path(S1261,S1262)
	S1264= DCache.Hit=>DCacheHitReg.In                          Premise(F560)
	S1265= DCacheHitReg.In=DCacheHit(a+b)                       Path(S1260,S1264)
	S1266= DMMUHitReg.Out=>CU.DMemHit                           Premise(F561)
	S1267= CU.DMemHit=DMMUHit(pid,a+b)                          Path(S1170,S1266)
	S1268= DCacheHitReg.Out=>CU.DCacheHit                       Premise(F562)
	S1269= CU.DCacheHit=DCacheHit(a+b)                          Path(S1176,S1268)
	S1270= DCacheReg.Out=>DR.In                                 Premise(F563)
	S1271= DR.In={B1,B2,B3,B4}                                  Path(S1173,S1270)
	S1272= DCache.RLineDirty=>CU.DCacheWriteBack                Premise(F564)
	S1273= PIDReg.Out=>DMMU.PID                                 Premise(F565)
	S1274= DCache.RLineEA=>DMMU.IEAR                            Premise(F566)
	S1275= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F567)
	S1276= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F568)
	S1277= DR.Out=>MemDataSel.Data                              Premise(F569)
	S1278= MemDataSel.Data={B1,B2,B3,B4}                        Path(S1179,S1277)
	S1279= ALUOut.Out30_31=>MemDataSel.Addr                     Premise(F570)
	S1280= MemDataSel.Addr=a+b[30:31]                           Path(S1166,S1279)
	S1281= CU.MemDataSelFunc=>MemDataSel.Func                   Premise(F571)
	S1282= MemDataSel.Func=mds_lha                              Path(S1225,S1281)
	S1283= MemDataSel.Out={16{B3[0]},B3,B4}                     MemDataSel()
	S1284= MemDataSel.Out=>GPRegs.WData                         Premise(F572)
	S1285= GPRegs.WData={16{B3[0]},B3,B4}                       Path(S1283,S1284)
	S1286= IR.Out6_10=>GPRegs.WReg                              Premise(F573)
	S1287= GPRegs.WReg=rT                                       Path(S1154,S1286)
	S1288= ALUOut.Out=>GPRegs.WBData                            Premise(F574)
	S1289= GPRegs.WBData=a+b                                    Path(S1164,S1288)
	S1290= IR.Out11_15=>GPRegs.WBReg                            Premise(F575)
	S1291= GPRegs.WBReg=rA                                      Path(S1155,S1290)
	S1292= CtrlPIDReg=0                                         Premise(F576)
	S1293= [PIDReg]=pid                                         PIDReg-Hold(S1088,S1292)
	S1294= CtrlIMMU=0                                           Premise(F577)
	S1295= CtrlPC=0                                             Premise(F578)
	S1296= CtrlPCInc=0                                          Premise(F579)
	S1297= PC[CIA]=addr                                         PC-Hold(S1092,S1296)
	S1298= PC[Out]=addr+4                                       PC-Hold(S1093,S1295,S1296)
	S1299= CtrlIAddrReg=0                                       Premise(F580)
	S1300= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1095,S1299)
	S1301= CtrlIMMUHitReg=0                                     Premise(F581)
	S1302= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S1097,S1301)
	S1303= CtrlICache=0                                         Premise(F582)
	S1304= ICache[addr]={31,rT,rA,rB,750}                       ICache-Hold(S1099,S1303)
	S1305= CtrlICacheReg=0                                      Premise(F583)
	S1306= [ICacheReg]={31,rT,rA,rB,750}                        ICacheReg-Hold(S1101,S1305)
	S1307= CtrlICacheHitReg=0                                   Premise(F584)
	S1308= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S1103,S1307)
	S1309= CtrlIMem=0                                           Premise(F585)
	S1310= IMem[{pid,addr}]={31,rT,rA,rB,750}                   IMem-Hold(S1105,S1309)
	S1311= CtrlIRMux=0                                          Premise(F586)
	S1312= CtrlIR=0                                             Premise(F587)
	S1313= [IR]={31,rT,rA,rB,750}                               IR-Hold(S1108,S1312)
	S1314= CtrlGPRegs=1                                         Premise(F588)
	S1315= GPRegs[rT]={16{B3[0]},B3,B4}                         GPRegs-Write(S1287,S1285,S1314)
	S1316= GPRegs[rA]=a+b                                       GPRegs-Write(S1291,S1289,S1314)
	S1317= CtrlA=0                                              Premise(F589)
	S1318= [A]=a                                                A-Hold(S1113,S1317)
	S1319= CtrlB=0                                              Premise(F590)
	S1320= [B]=b                                                B-Hold(S1115,S1319)
	S1321= CtrlALUOut=0                                         Premise(F591)
	S1322= [ALUOut]=a+b                                         ALUOut-Hold(S1117,S1321)
	S1323= CtrlDMMU=0                                           Premise(F592)
	S1324= CtrlDAddrReg=0                                       Premise(F593)
	S1325= [DAddrReg]={pid,a+b}                                 DAddrReg-Hold(S1120,S1324)
	S1326= CtrlDMMUHitReg=0                                     Premise(F594)
	S1327= [DMMUHitReg]=DMMUHit(pid,a+b)                        DMMUHitReg-Hold(S1122,S1326)
	S1328= CtrlDCache=0                                         Premise(F595)
	S1329= DCache[a+b]={B1,B2,B3,B4}                            DCache-Hold(S1124,S1328)
	S1330= DCache[DCacheRLineEA(a+b)]=data                      DCache-Hold(S1125,S1328)
	S1331= CtrlDCacheReg=0                                      Premise(F596)
	S1332= [DCacheReg]={B1,B2,B3,B4}                            DCacheReg-Hold(S1127,S1331)
	S1333= CtrlDCacheHitReg=0                                   Premise(F597)
	S1334= [DCacheHitReg]=DCacheHit(a+b)                        DCacheHitReg-Hold(S1129,S1333)
	S1335= CtrlDR=0                                             Premise(F598)
	S1336= [DR]={B1,B2,B3,B4}                                   DR-Hold(S1131,S1335)
	S1337= CtrlDMem=0                                           Premise(F599)
	S1338= DMem[{pid,a+b}]={B1,B2,B3,B4}                        DMem-Hold(S1133,S1337)
	S1339= CtrlDMem8Word=0                                      Premise(F600)

POST	S1293= [PIDReg]=pid                                         PIDReg-Hold(S1088,S1292)
	S1297= PC[CIA]=addr                                         PC-Hold(S1092,S1296)
	S1298= PC[Out]=addr+4                                       PC-Hold(S1093,S1295,S1296)
	S1300= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1095,S1299)
	S1302= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S1097,S1301)
	S1304= ICache[addr]={31,rT,rA,rB,750}                       ICache-Hold(S1099,S1303)
	S1306= [ICacheReg]={31,rT,rA,rB,750}                        ICacheReg-Hold(S1101,S1305)
	S1308= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S1103,S1307)
	S1310= IMem[{pid,addr}]={31,rT,rA,rB,750}                   IMem-Hold(S1105,S1309)
	S1313= [IR]={31,rT,rA,rB,750}                               IR-Hold(S1108,S1312)
	S1315= GPRegs[rT]={16{B3[0]},B3,B4}                         GPRegs-Write(S1287,S1285,S1314)
	S1316= GPRegs[rA]=a+b                                       GPRegs-Write(S1291,S1289,S1314)
	S1318= [A]=a                                                A-Hold(S1113,S1317)
	S1320= [B]=b                                                B-Hold(S1115,S1319)
	S1322= [ALUOut]=a+b                                         ALUOut-Hold(S1117,S1321)
	S1325= [DAddrReg]={pid,a+b}                                 DAddrReg-Hold(S1120,S1324)
	S1327= [DMMUHitReg]=DMMUHit(pid,a+b)                        DMMUHitReg-Hold(S1122,S1326)
	S1329= DCache[a+b]={B1,B2,B3,B4}                            DCache-Hold(S1124,S1328)
	S1330= DCache[DCacheRLineEA(a+b)]=data                      DCache-Hold(S1125,S1328)
	S1332= [DCacheReg]={B1,B2,B3,B4}                            DCacheReg-Hold(S1127,S1331)
	S1334= [DCacheHitReg]=DCacheHit(a+b)                        DCacheHitReg-Hold(S1129,S1333)
	S1336= [DR]={B1,B2,B3,B4}                                   DR-Hold(S1131,S1335)
	S1338= DMem[{pid,a+b}]={B1,B2,B3,B4}                        DMem-Hold(S1133,S1337)

