

================================================================
== Vivado HLS Report for 'normalizer'
================================================================
* Date:           Wed Aug 22 11:37:39 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        normalizer
* Solution:       normalizer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      5.27|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  102|  102|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    8823|   6871|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     311|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    9134|   6983|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       8|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |normalizer_in_s_axi_U    |normalizer_in_s_axi   |        0|      0|   172|   264|
    |normalizer_sdiv_9bkb_U1  |normalizer_sdiv_9bkb  |        0|      0|  8651|  6607|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  8823|  6871|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_91_p2          |     -    |      0|  0|  39|          32|          32|
    |p_Val2_s_fu_87_p2          |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_77_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 112|          98|          99|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|   0|    1|          0|
    |last                       |  32|   0|   32|          0|
    |max_high_read_reg_129      |  32|   0|   32|          0|
    |min_high_read_reg_134      |  32|   0|   32|          0|
    |p_Val2_1_reg_156           |  32|   0|   32|          0|
    |p_Val2_s_reg_151           |  32|   0|   32|          0|
    |regs_in_read_reg_140       |  32|   0|   32|          0|
    |tmp_2_reg_171              |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 311|   0|  311|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|s_axi_in_AWVALID  |  in |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_AWREADY  | out |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_AWADDR   |  in |    6|    s_axi   |      in      |    pointer   |
|s_axi_in_WVALID   |  in |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_WREADY   | out |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_WDATA    |  in |   32|    s_axi   |      in      |    pointer   |
|s_axi_in_WSTRB    |  in |    4|    s_axi   |      in      |    pointer   |
|s_axi_in_ARVALID  |  in |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_ARREADY  | out |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_ARADDR   |  in |    6|    s_axi   |      in      |    pointer   |
|s_axi_in_RVALID   | out |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_RREADY   |  in |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_RDATA    | out |   32|    s_axi   |      in      |    pointer   |
|s_axi_in_RRESP    | out |    2|    s_axi   |      in      |    pointer   |
|s_axi_in_BVALID   | out |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_BREADY   |  in |    1|    s_axi   |      in      |    pointer   |
|s_axi_in_BRESP    | out |    2|    s_axi   |      in      |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs |  normalizer  | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |  normalizer  | return value |
|interrupt         | out |    1| ap_ctrl_hs |  normalizer  | return value |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 103


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 103
* Pipeline : 1
  Pipeline-0 : II = 1, D = 103, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%max_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%min_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%regs_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %regs_in)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 2> : 2.55ns
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%last_load = load i32* @last, align 4" [normalizer.cpp:82]
ST_2 : Operation 108 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %last_load, %regs_in_read" [normalizer.cpp:82]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %1" [normalizer.cpp:82]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "store i32 %regs_in_read, i32* @last, align 4" [normalizer.cpp:83]
ST_2 : Operation 111 [1/1] (2.55ns)   --->   "%p_Val2_s = sub i32 %regs_in_read, %min_high_read" [normalizer.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (2.55ns)   --->   "%p_Val2_1 = sub i32 %max_high_read, %min_high_read" [normalizer.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.27ns
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_Val2_1, i32 0)" [normalizer.cpp:87]
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_6 = call i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32 %p_Val2_s, i64 0)" [normalizer.cpp:87]
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_7 = sext i64 %tmp_4 to i96" [normalizer.cpp:87]
ST_3 : Operation 116 [100/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 5.27ns
ST_4 : Operation 117 [99/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 5.27ns
ST_5 : Operation 118 [98/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.27ns
ST_6 : Operation 119 [97/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.27ns
ST_7 : Operation 120 [96/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 5.27ns
ST_8 : Operation 121 [95/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.27ns
ST_9 : Operation 122 [94/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 5.27ns
ST_10 : Operation 123 [93/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.27ns
ST_11 : Operation 124 [92/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.27ns
ST_12 : Operation 125 [91/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 5.27ns
ST_13 : Operation 126 [90/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 5.27ns
ST_14 : Operation 127 [89/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.27ns
ST_15 : Operation 128 [88/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 5.27ns
ST_16 : Operation 129 [87/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.27ns
ST_17 : Operation 130 [86/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.27ns
ST_18 : Operation 131 [85/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 5.27ns
ST_19 : Operation 132 [84/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.27ns
ST_20 : Operation 133 [83/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.27ns
ST_21 : Operation 134 [82/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.27ns
ST_22 : Operation 135 [81/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.27ns
ST_23 : Operation 136 [80/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.27ns
ST_24 : Operation 137 [79/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 5.27ns
ST_25 : Operation 138 [78/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 5.27ns
ST_26 : Operation 139 [77/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 5.27ns
ST_27 : Operation 140 [76/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 5.27ns
ST_28 : Operation 141 [75/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 5.27ns
ST_29 : Operation 142 [74/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 5.27ns
ST_30 : Operation 143 [73/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 5.27ns
ST_31 : Operation 144 [72/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 5.27ns
ST_32 : Operation 145 [71/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 5.27ns
ST_33 : Operation 146 [70/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.27ns
ST_34 : Operation 147 [69/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 5.27ns
ST_35 : Operation 148 [68/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 5.27ns
ST_36 : Operation 149 [67/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 5.27ns
ST_37 : Operation 150 [66/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 5.27ns
ST_38 : Operation 151 [65/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 5.27ns
ST_39 : Operation 152 [64/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 5.27ns
ST_40 : Operation 153 [63/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.27ns
ST_41 : Operation 154 [62/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 5.27ns
ST_42 : Operation 155 [61/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 5.27ns
ST_43 : Operation 156 [60/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 5.27ns
ST_44 : Operation 157 [59/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 5.27ns
ST_45 : Operation 158 [58/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 5.27ns
ST_46 : Operation 159 [57/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 5.27ns
ST_47 : Operation 160 [56/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 5.27ns
ST_48 : Operation 161 [55/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 5.27ns
ST_49 : Operation 162 [54/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 5.27ns
ST_50 : Operation 163 [53/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 5.27ns
ST_51 : Operation 164 [52/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 5.27ns
ST_52 : Operation 165 [51/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 5.27ns
ST_53 : Operation 166 [50/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 5.27ns
ST_54 : Operation 167 [49/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 5.27ns
ST_55 : Operation 168 [48/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 5.27ns
ST_56 : Operation 169 [47/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 5.27ns
ST_57 : Operation 170 [46/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 5.27ns
ST_58 : Operation 171 [45/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 5.27ns
ST_59 : Operation 172 [44/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 5.27ns
ST_60 : Operation 173 [43/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 5.27ns
ST_61 : Operation 174 [42/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 5.27ns
ST_62 : Operation 175 [41/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 5.27ns
ST_63 : Operation 176 [40/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 5.27ns
ST_64 : Operation 177 [39/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 5.27ns
ST_65 : Operation 178 [38/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 5.27ns
ST_66 : Operation 179 [37/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 5.27ns
ST_67 : Operation 180 [36/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 5.27ns
ST_68 : Operation 181 [35/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 5.27ns
ST_69 : Operation 182 [34/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 5.27ns
ST_70 : Operation 183 [33/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 5.27ns
ST_71 : Operation 184 [32/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 5.27ns
ST_72 : Operation 185 [31/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 5.27ns
ST_73 : Operation 186 [30/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 5.27ns
ST_74 : Operation 187 [29/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 5.27ns
ST_75 : Operation 188 [28/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 5.27ns
ST_76 : Operation 189 [27/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 5.27ns
ST_77 : Operation 190 [26/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 5.27ns
ST_78 : Operation 191 [25/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 5.27ns
ST_79 : Operation 192 [24/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 5.27ns
ST_80 : Operation 193 [23/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 5.27ns
ST_81 : Operation 194 [22/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 5.27ns
ST_82 : Operation 195 [21/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 5.27ns
ST_83 : Operation 196 [20/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 5.27ns
ST_84 : Operation 197 [19/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 5.27ns
ST_85 : Operation 198 [18/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 5.27ns
ST_86 : Operation 199 [17/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 5.27ns
ST_87 : Operation 200 [16/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 5.27ns
ST_88 : Operation 201 [15/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 5.27ns
ST_89 : Operation 202 [14/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 5.27ns
ST_90 : Operation 203 [13/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 5.27ns
ST_91 : Operation 204 [12/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 5.27ns
ST_92 : Operation 205 [11/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 5.27ns
ST_93 : Operation 206 [10/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 5.27ns
ST_94 : Operation 207 [9/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 5.27ns
ST_95 : Operation 208 [8/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 5.27ns
ST_96 : Operation 209 [7/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 5.27ns
ST_97 : Operation 210 [6/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 5.27ns
ST_98 : Operation 211 [5/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 5.27ns
ST_99 : Operation 212 [4/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 5.27ns
ST_100 : Operation 213 [3/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 5.27ns
ST_101 : Operation 214 [2/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 5.27ns
ST_102 : Operation 215 [1/100] (5.27ns)   --->   "%tmp_8 = sdiv i96 %tmp_6, %tmp_7" [normalizer.cpp:87]   --->   Core 23 'DivnS' <Latency = 99> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i96.i32.i32(i96 %tmp_8, i32 17, i32 32)" [normalizer.cpp:87]

 <State 103> : 1.00ns
ST_103 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %regs_in), !map !41"
ST_103 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_high), !map !47"
ST_103 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_high), !map !51"
ST_103 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %m_V), !map !55"
ST_103 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @normalizer_str) nounwind"
ST_103 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:66]
ST_103 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %regs_in, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:67]
ST_103 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:68]
ST_103 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:69]
ST_103 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:73]
ST_103 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:75]
ST_103 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge" [normalizer.cpp:84]
ST_103 : Operation 229 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i16P(i16* %m_V, i16 %tmp_2)" [normalizer.cpp:87]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_103 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [normalizer.cpp:89]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regs_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ last]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_high_read (read          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
min_high_read (read          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_read  (read          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
last_load     (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp           (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_109  (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_110  (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s      (sub           ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_1      (sub           ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4         (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6         (bitconcatenate) [ 01001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_7         (sext          ) [ 01001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_8         (sdiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2         (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_217  (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218  (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_219  (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_220  (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_221  (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_223  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_225  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_226  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_227  (specpipeline  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228  (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_229  (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_230  (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regs_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="min_high">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_high"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_high">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_high"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalizer_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="max_high_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_high_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="min_high_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_high_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="regs_in_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_229_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_229/103 "/>
</bind>
</comp>

<comp id="73" class="1004" name="last_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="1" index="2" bw="1" slack="101"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_110_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_Val2_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_Val2_1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_4_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_6_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="96" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_7_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="96" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="96" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="0" index="3" bw="7" slack="0"/>
<pin id="124" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/102 "/>
</bind>
</comp>

<comp id="129" class="1005" name="max_high_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_high_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="min_high_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_high_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="regs_in_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_read "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="101"/>
<pin id="149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="151" class="1005" name="p_Val2_s_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_Val2_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_6_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="96" slack="1"/>
<pin id="163" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_7_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="96" slack="1"/>
<pin id="168" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="95" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="102" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="109" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="113" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="48" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="137"><net_src comp="54" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="143"><net_src comp="60" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="150"><net_src comp="77" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="87" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="159"><net_src comp="91" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="164"><net_src comp="102" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="169"><net_src comp="109" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="174"><net_src comp="119" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_V | {103 }
	Port: last | {2 }
 - Input state : 
	Port: normalizer : regs_in | {1 }
	Port: normalizer : min_high | {1 }
	Port: normalizer : max_high | {1 }
	Port: normalizer : last | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_109 : 2
	State 3
		tmp_7 : 1
		tmp_8 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
		tmp_2 : 1
	State 103


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   sdiv   |        grp_fu_113        |   8651  |   6607  |
|----------|--------------------------|---------|---------|
|    sub   |      p_Val2_s_fu_87      |    0    |    39   |
|          |      p_Val2_1_fu_91      |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |         tmp_fu_77        |    0    |    18   |
|----------|--------------------------|---------|---------|
|          | max_high_read_read_fu_48 |    0    |    0    |
|   read   | min_high_read_read_fu_54 |    0    |    0    |
|          |  regs_in_read_read_fu_60 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | StgValue_229_write_fu_66 |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        tmp_4_fu_95       |    0    |    0    |
|          |       tmp_6_fu_102       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |       tmp_7_fu_109       |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_2_fu_119       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   8651  |   6703  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|max_high_read_reg_129|   32   |
|min_high_read_reg_134|   32   |
|   p_Val2_1_reg_156  |   32   |
|   p_Val2_s_reg_151  |   32   |
| regs_in_read_reg_140|   32   |
|    tmp_2_reg_171    |   16   |
|    tmp_6_reg_161    |   96   |
|    tmp_7_reg_166    |   96   |
|     tmp_reg_147     |    1   |
+---------------------+--------+
|        Total        |   369  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_113 |  p0  |   2  |  96  |   192  ||    9    |
| grp_fu_113 |  p1  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  3.538  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  8651  |  6703  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   369  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  9020  |  6721  |
+-----------+--------+--------+--------+
