
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004520                       # Number of seconds simulated (Second)
simTicks                                   4519927000                       # Number of ticks simulated (Tick)
finalTick                                  4519927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.69                       # Real time elapsed on the host (Second)
hostTickRate                                208434131                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     661224                       # Number of bytes of host memory used (Byte)
simInsts                                      6475263                       # Number of instructions simulated (Count)
simOps                                        8915490                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   298602                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     411131                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4519928                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        12755378                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10980172                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2861                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3839885                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8563540                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4509656                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.434814                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.099933                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1199887     26.61%     26.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    591920     13.13%     39.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    633039     14.04%     53.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    641853     14.23%     68.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    671015     14.88%     82.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    324147      7.19%     90.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    289771      6.43%     96.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    110998      2.46%     98.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     47026      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4509656                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   24000     10.31%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     10.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 192340     82.59%     92.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 16514      7.09%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        27472      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6344338     57.78%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          150      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          216      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3620999     32.98%     91.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       986217      8.98%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           66      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          505      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10980172                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.429280                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              232873                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.021209                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 26703197                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16594247                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10655804                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2537                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1407                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1237                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11184295                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1278                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10834411                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3530459                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    145761                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4500108                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         654034                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       969649                       # Number of stores executed (Count)
system.cpu.numRate                           2.397032                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             309                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           10272                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     6475263                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8915490                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.698030                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.698030                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.432603                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.432603                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   13474132                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   8553103                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1486                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        697                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2387994                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2762784                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5992145                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        4096036                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1169191                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1921004                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       472162                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  972104                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            763112                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             74898                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               598289                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                45883                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  597534                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998738                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   33202                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             302                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              292                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         3839666                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             62537                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4003724                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.226799                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.582602                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1275035     31.85%     31.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1065504     26.61%     58.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          351721      8.78%     67.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          347175      8.67%     75.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          202908      5.07%     80.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           61861      1.55%     82.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          289519      7.23%     89.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           33040      0.83%     90.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          376961      9.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4003724                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              6475263                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8915490                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3721525                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2859754                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     594359                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1125                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8857409                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 24721                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        24761      0.28%      0.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5168688     57.97%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2859712     32.08%     90.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       861317      9.66%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           42      0.00%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          454      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8915490                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        376961                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3275680                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3275680                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3275680                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3275680                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         1020                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1020                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         1020                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1020                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     66638999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     66638999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     66638999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     66638999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3276700                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3276700                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3276700                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3276700                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000311                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000311                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000311                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000311                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65332.351961                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65332.351961                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65332.351961                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65332.351961                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          257                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      16.062500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          261                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               261                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          437                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           437                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          437                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          437                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          583                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          583                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          583                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher          877                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         1460                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     39587999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     39587999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     39587999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher     49388176                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     88976175                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000178                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000446                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67903.943396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67903.943396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67903.943396                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 56314.909920                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60942.585616                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    436                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher          877                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total          877                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher     49388176                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total     49388176                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 56314.909920                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 56314.909920                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      2414180                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2414180                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          748                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           748                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     47691000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     47691000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2414928                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2414928                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000310                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000310                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63758.021390                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63758.021390                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          431                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          431                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          317                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          317                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     21314000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     21314000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67236.593060                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67236.593060                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       861500                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         861500                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     18947999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     18947999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       861772                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       861772                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000316                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000316                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 69661.761029                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 69661.761029                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          266                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          266                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     18273999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     18273999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000309                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000309                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68699.244361                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68699.244361                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses          583                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued            1752                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              87                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful             749                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.427511                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.562312                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache          866                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR            9                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate               875                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified         2416                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit          533                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            8                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage           266                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           745.102623                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3277140                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1460                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            2244.616438                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   301.223560                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   443.879063                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.294164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.433476                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.727639                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          627                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          397                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3          517                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          309                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.612305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.387695                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6554860                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6554860                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   971086                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1419006                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1659892                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                396794                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  62878                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               571318                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 12562                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               13455157                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 21163                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1337420                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10496022                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      972104                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             630746                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3096366                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  150618                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           479                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   1288457                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 25096                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4509656                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.112751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.421469                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2066756     45.83%     45.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   150465      3.34%     49.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   273231      6.06%     55.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   120003      2.66%     57.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   405910      9.00%     66.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   126032      2.79%     69.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    92172      2.04%     71.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    27029      0.60%     72.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1248058     27.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4509656                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.215071                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.322166                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1287864                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1287864                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1287864                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1287864                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          593                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             593                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          593                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            593                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     33633000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     33633000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     33633000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     33633000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1288457                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1288457                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1288457                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1288457                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000460                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000460                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000460                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000460                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 56716.694772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 56716.694772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 56716.694772                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 56716.694772                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           49                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      24.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                25                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          108                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          108                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          485                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          485                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     28334000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     28334000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     28334000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     28334000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000376                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000376                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000376                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000376                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58420.618557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58420.618557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58420.618557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58420.618557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     25                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1287864                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1287864                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          593                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           593                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     33633000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     33633000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1288457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1288457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000460                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000460                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 56716.694772                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 56716.694772                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          108                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          108                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          485                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          485                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     28334000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     28334000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000376                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000376                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58420.618557                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58420.618557                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           419.690820                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1288349                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                485                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2656.389691                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   419.690820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.409854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.409854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          460                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          418                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.449219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2577399                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2577399                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     62878                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     448827                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     2749                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               12755381                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2984                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4096036                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1169191                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       239                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2473                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            422                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          28965                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        34310                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                63275                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10728324                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10657041                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8739941                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11204571                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.357790                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.780034                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1115399                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1236282                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 5862                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 422                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 307420                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2859754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.899635                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.270089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2859141     99.98%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   57      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  119      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   78      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  272      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2859754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3530404                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  969651                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        93                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        24                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1288546                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       135                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  62878                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1116815                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  457793                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1900089                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                971802                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               13177663                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  56566                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 863987                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  11549                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            20066138                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    43813380                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 17109554                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1507                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              13905615                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6160514                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      22                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1695656                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         16381763                       # The number of ROB reads (Count)
system.cpu.rob.writes                        26016357                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6475263                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8915490                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples       281.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       568.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples       857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004632630500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           15                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           15                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5215                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                248                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1945                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        286                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1945                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      286                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1945                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  286                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           15                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     127.200000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     52.294459                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    222.370733                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31              5     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63             6     40.00%     73.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            1      6.67%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      6.67%     86.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      6.67%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-799            1      6.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            15                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           15                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.533333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.495159                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.187234                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5     33.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                7     46.67%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3     20.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            15                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  124480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                18304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              27540267.79636043                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4049622.92532601                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4519916000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2025959.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        31040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        36352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher        54848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        16832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 6867367.548192703165                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 8042607.767780320719                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 12134709.255260096863                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3723953.948813775089                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          485                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          583                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher          877                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          286                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     12613261                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     20512940                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher     22295959                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 114281135283                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26006.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35185.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     25422.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 399584389.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        31040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        37312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher        56128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         124480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        31040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        16704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        16704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          583                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher          877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          261                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            261                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        6867368                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        8255001                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher     12417900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          27540268                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      6867368                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6867368                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3695635                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3695635                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3695635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       6867368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       8255001                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher     12417900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         31235903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1910                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 263                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                19609660                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               9550000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           55422160                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10266.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29016.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1422                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                223                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   261.581395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   193.086085                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   236.509724                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           94     18.22%     18.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          225     43.60%     61.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          106     20.54%     82.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           32      6.20%     88.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           14      2.71%     91.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      1.36%     92.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      1.55%     94.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      0.78%     94.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           26      5.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                122240                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              16832                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               27.044685                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                3.723954                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2556120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1335840                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        9053520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        762120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 356491200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    525915060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1292776320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2188890180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   484.275560                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3355511846                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    150800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1013615154                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1213800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          622380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        4583880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        610740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 356491200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    229227210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1542618720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2135367930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   472.434163                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4008147521                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    150800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    360979479                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1679                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           261                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean            25                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               175                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                266                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               266                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             485                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1194                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port          995                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total          995                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         3356                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total         3356                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4351                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        32640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        32640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       110144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total       110144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   142784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1945                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000514                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.022675                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1944     99.95%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        1      0.05%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1945                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4519927000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4164226                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2578489                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            7657040                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2406                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          462                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
