// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _Erode_32_32_480_640_s_HH_
#define _Erode_32_32_480_640_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "borderInterpolate.h"
#include "Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0.h"

namespace ap_rtl {

struct Erode_32_32_480_640_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<12> > p_src_rows_V_read;
    sc_in< sc_lv<12> > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_0_V_dout;
    sc_in< sc_logic > p_src_data_stream_0_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_0_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_1_V_dout;
    sc_in< sc_logic > p_src_data_stream_1_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_1_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_2_V_dout;
    sc_in< sc_logic > p_src_data_stream_2_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_2_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_0_V_din;
    sc_in< sc_logic > p_dst_data_stream_0_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_1_V_din;
    sc_in< sc_logic > p_dst_data_stream_1_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_1_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_2_V_din;
    sc_in< sc_logic > p_dst_data_stream_2_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_2_V_write;


    // Module declarations
    Erode_32_32_480_640_s(sc_module_name name);
    SC_HAS_PROCESS(Erode_32_32_480_640_s);

    ~Erode_32_32_480_640_s();

    sc_trace_file* mVcdFile;

    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_0_val_0_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_0_val_1_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_0_val_2_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_1_val_0_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_1_val_1_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_1_val_2_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_2_val_0_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_2_val_1_U;
    Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0* k_buf_2_val_2_U;
    borderInterpolate* x_borderInterpolate_fu_724;
    borderInterpolate* t_0_2_borderInterpolate_fu_732;
    borderInterpolate* x_1_borderInterpolate_fu_740;
    borderInterpolate* t_1_2_borderInterpolate_fu_748;
    borderInterpolate* x_2_borderInterpolate_fu_756;
    borderInterpolate* t_2_2_borderInterpolate_fu_764;
    borderInterpolate* t_borderInterpolate_fu_772;
    borderInterpolate* t_0_1_borderInterpolate_fu_780;
    borderInterpolate* t_1_borderInterpolate_fu_788;
    borderInterpolate* t_1_1_borderInterpolate_fu_796;
    borderInterpolate* t_2_borderInterpolate_fu_804;
    borderInterpolate* t_2_1_borderInterpolate_fu_812;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<12> > p_025_0_i_i_reg_547;
    sc_signal< bool > ap_sig_bdd_80;
    sc_signal< sc_lv<14> > cols_cast2_fu_914_p1;
    sc_signal< sc_lv<14> > cols_cast2_reg_2669;
    sc_signal< sc_lv<13> > heightloop_fu_922_p2;
    sc_signal< sc_lv<13> > heightloop_reg_2676;
    sc_signal< sc_lv<13> > widthloop_fu_928_p2;
    sc_signal< sc_lv<13> > widthloop_reg_2681;
    sc_signal< sc_lv<13> > tmp_s_fu_934_p2;
    sc_signal< sc_lv<13> > tmp_s_reg_2686;
    sc_signal< sc_lv<2> > p_neg218_i_i_cast_fu_944_p2;
    sc_signal< sc_lv<2> > p_neg218_i_i_cast_reg_2693;
    sc_signal< sc_lv<13> > ref_fu_950_p2;
    sc_signal< sc_lv<13> > ref_reg_2709;
    sc_signal< sc_lv<2> > tmp_57_fu_956_p1;
    sc_signal< sc_lv<2> > tmp_57_reg_2714;
    sc_signal< sc_lv<12> > i_V_fu_969_p2;
    sc_signal< sc_lv<12> > i_V_reg_2722;
    sc_signal< sc_lv<1> > tmp_29_fu_975_p2;
    sc_signal< sc_lv<1> > tmp_29_reg_2727;
    sc_signal< sc_lv<1> > tmp_25_fu_964_p2;
    sc_signal< sc_lv<13> > ImagLoc_y_fu_981_p2;
    sc_signal< sc_lv<13> > ImagLoc_y_reg_2732;
    sc_signal< sc_lv<1> > tmp_31_fu_987_p2;
    sc_signal< sc_lv<1> > tmp_31_reg_2739;
    sc_signal< sc_lv<1> > or_cond_2_fu_1014_p2;
    sc_signal< sc_lv<1> > or_cond_2_reg_2744;
    sc_signal< sc_lv<1> > tmp_59_reg_2749;
    sc_signal< sc_lv<2> > p_i_i_2_cast_cast_fu_1028_p3;
    sc_signal< sc_lv<2> > p_i_i_2_cast_cast_reg_2753;
    sc_signal< sc_lv<13> > y_2_2_fu_1035_p2;
    sc_signal< sc_lv<13> > y_2_2_reg_2772;
    sc_signal< sc_lv<13> > y_2_2_1_fu_1041_p2;
    sc_signal< sc_lv<13> > y_2_2_1_reg_2779;
    sc_signal< sc_lv<1> > tmp_32_fu_1051_p2;
    sc_signal< sc_lv<1> > tmp_32_reg_2786;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > brmerge_reg_2832;
    sc_signal< sc_lv<1> > or_cond4_reg_2844;
    sc_signal< sc_lv<1> > or_cond4_1_reg_2894;
    sc_signal< sc_lv<1> > or_cond4_2_reg_2944;
    sc_signal< bool > ap_sig_bdd_155;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_32_reg_2786_pp0_it2;
    sc_signal< sc_lv<1> > or_cond217_i_i_reg_2795;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2;
    sc_signal< bool > ap_sig_bdd_177;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_32_reg_2786_pp0_it1;
    sc_signal< sc_lv<12> > j_V_fu_1056_p2;
    sc_signal< sc_lv<1> > or_cond217_i_i_fu_1078_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1;
    sc_signal< sc_lv<2> > tmp_61_fu_1096_p1;
    sc_signal< sc_lv<2> > tmp_61_reg_2799;
    sc_signal< sc_lv<2> > tmp_62_fu_1104_p1;
    sc_signal< sc_lv<2> > tmp_62_reg_2809;
    sc_signal< sc_lv<10> > k_buf_0_val_0_addr_reg_2814;
    sc_signal< sc_lv<10> > k_buf_0_val_1_addr_reg_2820;
    sc_signal< sc_lv<10> > k_buf_0_val_2_addr_reg_2826;
    sc_signal< sc_lv<1> > brmerge_fu_1115_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_brmerge_reg_2832_pp0_it1;
    sc_signal< sc_lv<2> > locy_0_2_fu_1123_p2;
    sc_signal< sc_lv<2> > locy_0_2_reg_2836;
    sc_signal< sc_lv<2> > ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1;
    sc_signal< sc_lv<1> > tmp_35_fu_1142_p2;
    sc_signal< sc_lv<1> > tmp_35_reg_2840;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_35_reg_2840_pp0_it1;
    sc_signal< sc_lv<1> > or_cond4_fu_1147_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond4_reg_2844_pp0_it1;
    sc_signal< sc_lv<1> > tmp_64_reg_2848;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_64_reg_2848_pp0_it1;
    sc_signal< sc_lv<1> > tmp_36_fu_1161_p2;
    sc_signal< sc_lv<1> > tmp_36_reg_2852;
    sc_signal< sc_lv<2> > col_assign_fu_1166_p2;
    sc_signal< sc_lv<2> > col_assign_reg_2859;
    sc_signal< sc_lv<2> > tmp_69_fu_1175_p1;
    sc_signal< sc_lv<2> > tmp_69_reg_2863;
    sc_signal< sc_lv<10> > k_buf_1_val_0_addr_reg_2868;
    sc_signal< sc_lv<10> > k_buf_1_val_1_addr_reg_2874;
    sc_signal< sc_lv<10> > k_buf_1_val_2_addr_reg_2880;
    sc_signal< sc_lv<2> > locy_1_2_fu_1190_p2;
    sc_signal< sc_lv<2> > locy_1_2_reg_2886;
    sc_signal< sc_lv<2> > ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1;
    sc_signal< sc_lv<1> > tmp_153_1_fu_1209_p2;
    sc_signal< sc_lv<1> > tmp_153_1_reg_2890;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1;
    sc_signal< sc_lv<1> > or_cond4_1_fu_1214_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1;
    sc_signal< sc_lv<1> > tmp_71_reg_2898;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_71_reg_2898_pp0_it1;
    sc_signal< sc_lv<1> > tmp_156_1_fu_1228_p2;
    sc_signal< sc_lv<1> > tmp_156_1_reg_2902;
    sc_signal< sc_lv<2> > col_assign_1_fu_1233_p2;
    sc_signal< sc_lv<2> > col_assign_1_reg_2909;
    sc_signal< sc_lv<2> > tmp_76_fu_1242_p1;
    sc_signal< sc_lv<2> > tmp_76_reg_2913;
    sc_signal< sc_lv<10> > k_buf_2_val_0_addr_reg_2918;
    sc_signal< sc_lv<10> > k_buf_2_val_1_addr_reg_2924;
    sc_signal< sc_lv<10> > k_buf_2_val_2_addr_reg_2930;
    sc_signal< sc_lv<2> > locy_2_2_fu_1257_p2;
    sc_signal< sc_lv<2> > locy_2_2_reg_2936;
    sc_signal< sc_lv<2> > ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1;
    sc_signal< sc_lv<1> > tmp_153_2_fu_1276_p2;
    sc_signal< sc_lv<1> > tmp_153_2_reg_2940;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1;
    sc_signal< sc_lv<1> > or_cond4_2_fu_1281_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1;
    sc_signal< sc_lv<1> > tmp_78_reg_2948;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_78_reg_2948_pp0_it1;
    sc_signal< sc_lv<1> > tmp_156_2_fu_1295_p2;
    sc_signal< sc_lv<1> > tmp_156_2_reg_2952;
    sc_signal< sc_lv<2> > col_assign_2_fu_1300_p2;
    sc_signal< sc_lv<2> > col_assign_2_reg_2959;
    sc_signal< sc_lv<8> > k_buf_0_val_0_q0;
    sc_signal< sc_lv<8> > right_border_buf_0_val_2_0_reg_3053;
    sc_signal< sc_lv<8> > k_buf_0_val_1_q0;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_0_reg_3058;
    sc_signal< sc_lv<8> > k_buf_0_val_2_q0;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_0_reg_3066;
    sc_signal< sc_lv<2> > col_assign_8_fu_1364_p2;
    sc_signal< sc_lv<2> > col_assign_8_reg_3073;
    sc_signal< sc_lv<8> > k_buf_1_val_0_q0;
    sc_signal< sc_lv<8> > right_border_buf_1_val_2_0_reg_3083;
    sc_signal< sc_lv<8> > k_buf_1_val_1_q0;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_0_reg_3088;
    sc_signal< sc_lv<8> > k_buf_1_val_2_q0;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_0_reg_3096;
    sc_signal< sc_lv<2> > col_assign_8_1_fu_1426_p2;
    sc_signal< sc_lv<2> > col_assign_8_1_reg_3103;
    sc_signal< sc_lv<8> > k_buf_2_val_0_q0;
    sc_signal< sc_lv<8> > right_border_buf_2_val_2_0_reg_3113;
    sc_signal< sc_lv<8> > k_buf_2_val_1_q0;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_0_reg_3118;
    sc_signal< sc_lv<8> > k_buf_2_val_2_q0;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_0_reg_3126;
    sc_signal< sc_lv<2> > col_assign_8_2_fu_1488_p2;
    sc_signal< sc_lv<2> > col_assign_8_2_reg_3133;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_1_12_reg_3143;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_1_18_reg_3150;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_1_12_reg_3157;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_1_12_reg_3164;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_1_18_reg_3171;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_1_12_reg_3178;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_1_12_reg_3185;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_1_18_reg_3192;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_1_12_reg_3199;
    sc_signal< sc_lv<10> > k_buf_0_val_0_address0;
    sc_signal< sc_logic > k_buf_0_val_0_ce0;
    sc_signal< sc_lv<10> > k_buf_0_val_0_address1;
    sc_signal< sc_logic > k_buf_0_val_0_ce1;
    sc_signal< sc_logic > k_buf_0_val_0_we1;
    sc_signal< sc_lv<8> > k_buf_0_val_0_d1;
    sc_signal< sc_lv<10> > k_buf_0_val_1_address0;
    sc_signal< sc_logic > k_buf_0_val_1_ce0;
    sc_signal< sc_lv<10> > k_buf_0_val_1_address1;
    sc_signal< sc_logic > k_buf_0_val_1_ce1;
    sc_signal< sc_logic > k_buf_0_val_1_we1;
    sc_signal< sc_lv<8> > k_buf_0_val_1_d1;
    sc_signal< sc_lv<10> > k_buf_0_val_2_address0;
    sc_signal< sc_logic > k_buf_0_val_2_ce0;
    sc_signal< sc_lv<10> > k_buf_0_val_2_address1;
    sc_signal< sc_logic > k_buf_0_val_2_ce1;
    sc_signal< sc_logic > k_buf_0_val_2_we1;
    sc_signal< sc_lv<8> > k_buf_0_val_2_d1;
    sc_signal< sc_lv<10> > k_buf_1_val_0_address0;
    sc_signal< sc_logic > k_buf_1_val_0_ce0;
    sc_signal< sc_lv<10> > k_buf_1_val_0_address1;
    sc_signal< sc_logic > k_buf_1_val_0_ce1;
    sc_signal< sc_logic > k_buf_1_val_0_we1;
    sc_signal< sc_lv<8> > k_buf_1_val_0_d1;
    sc_signal< sc_lv<10> > k_buf_1_val_1_address0;
    sc_signal< sc_logic > k_buf_1_val_1_ce0;
    sc_signal< sc_lv<10> > k_buf_1_val_1_address1;
    sc_signal< sc_logic > k_buf_1_val_1_ce1;
    sc_signal< sc_logic > k_buf_1_val_1_we1;
    sc_signal< sc_lv<8> > k_buf_1_val_1_d1;
    sc_signal< sc_lv<10> > k_buf_1_val_2_address0;
    sc_signal< sc_logic > k_buf_1_val_2_ce0;
    sc_signal< sc_lv<10> > k_buf_1_val_2_address1;
    sc_signal< sc_logic > k_buf_1_val_2_ce1;
    sc_signal< sc_logic > k_buf_1_val_2_we1;
    sc_signal< sc_lv<8> > k_buf_1_val_2_d1;
    sc_signal< sc_lv<10> > k_buf_2_val_0_address0;
    sc_signal< sc_logic > k_buf_2_val_0_ce0;
    sc_signal< sc_lv<10> > k_buf_2_val_0_address1;
    sc_signal< sc_logic > k_buf_2_val_0_ce1;
    sc_signal< sc_logic > k_buf_2_val_0_we1;
    sc_signal< sc_lv<8> > k_buf_2_val_0_d1;
    sc_signal< sc_lv<10> > k_buf_2_val_1_address0;
    sc_signal< sc_logic > k_buf_2_val_1_ce0;
    sc_signal< sc_lv<10> > k_buf_2_val_1_address1;
    sc_signal< sc_logic > k_buf_2_val_1_ce1;
    sc_signal< sc_logic > k_buf_2_val_1_we1;
    sc_signal< sc_lv<8> > k_buf_2_val_1_d1;
    sc_signal< sc_lv<10> > k_buf_2_val_2_address0;
    sc_signal< sc_logic > k_buf_2_val_2_ce0;
    sc_signal< sc_lv<10> > k_buf_2_val_2_address1;
    sc_signal< sc_logic > k_buf_2_val_2_ce1;
    sc_signal< sc_logic > k_buf_2_val_2_we1;
    sc_signal< sc_lv<8> > k_buf_2_val_2_d1;
    sc_signal< sc_lv<13> > x_borderInterpolate_fu_724_p;
    sc_signal< sc_lv<12> > x_borderInterpolate_fu_724_len;
    sc_signal< sc_lv<5> > x_borderInterpolate_fu_724_borderType;
    sc_signal< sc_lv<15> > x_borderInterpolate_fu_724_ap_return;
    sc_signal< sc_lv<13> > t_0_2_borderInterpolate_fu_732_p;
    sc_signal< sc_lv<12> > t_0_2_borderInterpolate_fu_732_len;
    sc_signal< sc_lv<5> > t_0_2_borderInterpolate_fu_732_borderType;
    sc_signal< sc_lv<15> > t_0_2_borderInterpolate_fu_732_ap_return;
    sc_signal< sc_lv<13> > x_1_borderInterpolate_fu_740_p;
    sc_signal< sc_lv<12> > x_1_borderInterpolate_fu_740_len;
    sc_signal< sc_lv<5> > x_1_borderInterpolate_fu_740_borderType;
    sc_signal< sc_lv<15> > x_1_borderInterpolate_fu_740_ap_return;
    sc_signal< sc_lv<13> > t_1_2_borderInterpolate_fu_748_p;
    sc_signal< sc_lv<12> > t_1_2_borderInterpolate_fu_748_len;
    sc_signal< sc_lv<5> > t_1_2_borderInterpolate_fu_748_borderType;
    sc_signal< sc_lv<15> > t_1_2_borderInterpolate_fu_748_ap_return;
    sc_signal< sc_lv<13> > x_2_borderInterpolate_fu_756_p;
    sc_signal< sc_lv<12> > x_2_borderInterpolate_fu_756_len;
    sc_signal< sc_lv<5> > x_2_borderInterpolate_fu_756_borderType;
    sc_signal< sc_lv<15> > x_2_borderInterpolate_fu_756_ap_return;
    sc_signal< sc_lv<13> > t_2_2_borderInterpolate_fu_764_p;
    sc_signal< sc_lv<12> > t_2_2_borderInterpolate_fu_764_len;
    sc_signal< sc_lv<5> > t_2_2_borderInterpolate_fu_764_borderType;
    sc_signal< sc_lv<15> > t_2_2_borderInterpolate_fu_764_ap_return;
    sc_signal< sc_lv<13> > t_borderInterpolate_fu_772_p;
    sc_signal< sc_lv<12> > t_borderInterpolate_fu_772_len;
    sc_signal< sc_lv<5> > t_borderInterpolate_fu_772_borderType;
    sc_signal< sc_lv<15> > t_borderInterpolate_fu_772_ap_return;
    sc_signal< sc_lv<13> > t_0_1_borderInterpolate_fu_780_p;
    sc_signal< sc_lv<12> > t_0_1_borderInterpolate_fu_780_len;
    sc_signal< sc_lv<5> > t_0_1_borderInterpolate_fu_780_borderType;
    sc_signal< sc_lv<15> > t_0_1_borderInterpolate_fu_780_ap_return;
    sc_signal< sc_lv<13> > t_1_borderInterpolate_fu_788_p;
    sc_signal< sc_lv<12> > t_1_borderInterpolate_fu_788_len;
    sc_signal< sc_lv<5> > t_1_borderInterpolate_fu_788_borderType;
    sc_signal< sc_lv<15> > t_1_borderInterpolate_fu_788_ap_return;
    sc_signal< sc_lv<13> > t_1_1_borderInterpolate_fu_796_p;
    sc_signal< sc_lv<12> > t_1_1_borderInterpolate_fu_796_len;
    sc_signal< sc_lv<5> > t_1_1_borderInterpolate_fu_796_borderType;
    sc_signal< sc_lv<15> > t_1_1_borderInterpolate_fu_796_ap_return;
    sc_signal< sc_lv<13> > t_2_borderInterpolate_fu_804_p;
    sc_signal< sc_lv<12> > t_2_borderInterpolate_fu_804_len;
    sc_signal< sc_lv<5> > t_2_borderInterpolate_fu_804_borderType;
    sc_signal< sc_lv<15> > t_2_borderInterpolate_fu_804_ap_return;
    sc_signal< sc_lv<13> > t_2_1_borderInterpolate_fu_812_p;
    sc_signal< sc_lv<12> > t_2_1_borderInterpolate_fu_812_len;
    sc_signal< sc_lv<5> > t_2_1_borderInterpolate_fu_812_borderType;
    sc_signal< sc_lv<15> > t_2_1_borderInterpolate_fu_812_ap_return;
    sc_signal< sc_lv<12> > p_012_0_i_i_reg_536;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
    sc_signal< sc_lv<1> > tmp_156_0_pr1_phi_fu_563_p8;
    sc_signal< sc_lv<2> > col_assign_9_fu_1383_p2;
    sc_signal< sc_lv<1> > tmp_156_0_pr_phi_fu_580_p8;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1;
    sc_signal< sc_lv<1> > tmp_156_1_pr1_phi_fu_596_p8;
    sc_signal< sc_lv<2> > col_assign_9_1_fu_1445_p2;
    sc_signal< sc_lv<1> > tmp_156_1_pr_phi_fu_613_p8;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0;
    sc_signal< sc_lv<1> > ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1;
    sc_signal< sc_lv<1> > tmp_156_2_pr1_phi_fu_629_p8;
    sc_signal< sc_lv<2> > col_assign_9_2_fu_1507_p2;
    sc_signal< sc_lv<1> > tmp_156_2_pr_phi_fu_646_p8;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2;
    sc_signal< sc_lv<13> > ImagLoc_x_fu_1083_p2;
    sc_signal< sc_lv<64> > tmp_34_fu_1108_p1;
    sc_signal< sc_lv<64> > tmp_146_1_fu_1179_p1;
    sc_signal< sc_lv<64> > tmp_146_2_fu_1246_p1;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_1_fu_122;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_1_9_fu_1602_p3;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_0_2_fu_126;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_7_fu_130;
    sc_signal< sc_lv<2> > col_assign_9_2_1_fu_1526_p2;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_1_fu_134;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_1_fu_138;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_1_9_fu_1640_p3;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_1_2_fu_142;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_8_fu_146;
    sc_signal< sc_lv<8> > src_kernel_win_0_val_2_2_fu_150;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_9_fu_154;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_1_fu_158;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_1_9_fu_1714_p3;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_0_2_fu_162;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_2_fu_166;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_1_fu_170;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_1_fu_174;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_1_9_fu_1752_p3;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_1_2_fu_178;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_2_5_fu_182;
    sc_signal< sc_lv<8> > src_kernel_win_1_val_2_2_fu_186;
    sc_signal< sc_lv<8> > right_border_buf_2_val_1_2_6_fu_190;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_1_fu_194;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_1_9_fu_1826_p3;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_0_2_fu_198;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_7_fu_202;
    sc_signal< sc_lv<2> > col_assign_9_1_1_fu_1464_p2;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_1_fu_206;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_1_fu_210;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_1_9_fu_1864_p3;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_1_2_fu_214;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_8_fu_218;
    sc_signal< sc_lv<8> > src_kernel_win_2_val_2_2_fu_222;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_9_fu_226;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_2_fu_230;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_2_5_fu_234;
    sc_signal< sc_lv<8> > right_border_buf_0_val_1_2_6_fu_238;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_7_fu_242;
    sc_signal< sc_lv<2> > col_assign_9_0_1_fu_1402_p2;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_8_fu_246;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_9_fu_250;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_2_fu_254;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_2_5_fu_258;
    sc_signal< sc_lv<8> > right_border_buf_1_val_1_2_6_fu_262;
    sc_signal< sc_lv<8> > right_border_buf_0_val_0_0_fu_302;
    sc_signal< sc_lv<8> > right_border_buf_0_val_0_1_fu_306;
    sc_signal< sc_lv<8> > right_border_buf_0_val_0_2_fu_310;
    sc_signal< sc_lv<8> > right_border_buf_1_val_0_0_fu_314;
    sc_signal< sc_lv<8> > right_border_buf_1_val_0_1_fu_318;
    sc_signal< sc_lv<8> > right_border_buf_1_val_0_2_fu_322;
    sc_signal< sc_lv<8> > right_border_buf_2_val_0_0_fu_326;
    sc_signal< sc_lv<8> > right_border_buf_2_val_0_1_fu_330;
    sc_signal< sc_lv<8> > right_border_buf_2_val_0_2_fu_334;
    sc_signal< sc_lv<8> > col_buf_0_val_0_0_fu_338;
    sc_signal< sc_lv<8> > col_buf_1_val_0_0_fu_342;
    sc_signal< sc_lv<8> > col_buf_2_val_0_0_fu_346;
    sc_signal< sc_lv<13> > rows_cast_fu_910_p1;
    sc_signal< sc_lv<13> > cols_cast_fu_918_p1;
    sc_signal< sc_lv<2> > tmp_fu_940_p1;
    sc_signal< sc_lv<13> > tmp_31_cast_fu_960_p1;
    sc_signal< sc_lv<12> > tmp_58_fu_993_p4;
    sc_signal< sc_lv<1> > icmp_fu_1003_p2;
    sc_signal< sc_lv<1> > tmp_148_2_fu_1009_p2;
    sc_signal< sc_lv<13> > tmp_36_cast_fu_1047_p1;
    sc_signal< sc_lv<11> > tmp_60_fu_1062_p4;
    sc_signal< sc_lv<1> > icmp2_fu_1072_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_1108_p0;
    sc_signal< sc_lv<2> > tmp_67_fu_1119_p1;
    sc_signal< sc_lv<1> > tmp_63_fu_1128_p3;
    sc_signal< sc_lv<14> > tmp_35_fu_1142_p0;
    sc_signal< sc_lv<14> > ImagLoc_x_cast_fu_1092_p1;
    sc_signal< sc_lv<1> > rev_fu_1136_p2;
    sc_signal< sc_lv<32> > tmp_146_1_fu_1179_p0;
    sc_signal< sc_lv<2> > tmp_74_fu_1186_p1;
    sc_signal< sc_lv<1> > tmp_70_fu_1195_p3;
    sc_signal< sc_lv<14> > tmp_153_1_fu_1209_p0;
    sc_signal< sc_lv<1> > rev3_fu_1203_p2;
    sc_signal< sc_lv<32> > tmp_146_2_fu_1246_p0;
    sc_signal< sc_lv<2> > tmp_81_fu_1253_p1;
    sc_signal< sc_lv<1> > tmp_77_fu_1262_p3;
    sc_signal< sc_lv<14> > tmp_153_2_fu_1276_p0;
    sc_signal< sc_lv<1> > rev4_fu_1270_p2;
    sc_signal< sc_lv<2> > tmp_65_fu_1572_p1;
    sc_signal< sc_lv<1> > sel_tmp_fu_1584_p2;
    sc_signal< sc_lv<2> > locy_fu_1576_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1596_p2;
    sc_signal< sc_lv<8> > sel_tmp1_fu_1589_p3;
    sc_signal< sc_lv<2> > tmp_66_fu_1610_p1;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1622_p2;
    sc_signal< sc_lv<2> > locy_0_1_fu_1614_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1634_p2;
    sc_signal< sc_lv<8> > sel_tmp5_fu_1627_p3;
    sc_signal< sc_lv<2> > tmp_72_fu_1684_p1;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1696_p2;
    sc_signal< sc_lv<2> > locy_1_fu_1688_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_1708_p2;
    sc_signal< sc_lv<8> > sel_tmp9_fu_1701_p3;
    sc_signal< sc_lv<2> > tmp_73_fu_1722_p1;
    sc_signal< sc_lv<1> > sel_tmp12_fu_1734_p2;
    sc_signal< sc_lv<2> > locy_1_1_fu_1726_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1746_p2;
    sc_signal< sc_lv<8> > sel_tmp13_fu_1739_p3;
    sc_signal< sc_lv<2> > tmp_79_fu_1796_p1;
    sc_signal< sc_lv<1> > sel_tmp16_fu_1808_p2;
    sc_signal< sc_lv<2> > locy_2_fu_1800_p2;
    sc_signal< sc_lv<1> > sel_tmp18_fu_1820_p2;
    sc_signal< sc_lv<8> > sel_tmp17_fu_1813_p3;
    sc_signal< sc_lv<2> > tmp_80_fu_1834_p1;
    sc_signal< sc_lv<1> > sel_tmp19_fu_1846_p2;
    sc_signal< sc_lv<2> > locy_2_1_fu_1838_p2;
    sc_signal< sc_lv<1> > sel_tmp21_fu_1858_p2;
    sc_signal< sc_lv<8> > sel_tmp20_fu_1851_p3;
    sc_signal< sc_lv<1> > tmp_203_0_0_1_fu_1926_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3;
    sc_signal< sc_lv<1> > tmp_203_0_0_2_fu_1938_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3;
    sc_signal< sc_lv<1> > tmp_203_0_1_fu_1952_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3;
    sc_signal< sc_lv<1> > tmp_203_0_1_1_fu_1966_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3;
    sc_signal< sc_lv<1> > tmp_203_0_1_2_fu_1978_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3;
    sc_signal< sc_lv<1> > tmp_203_0_2_fu_1992_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3;
    sc_signal< sc_lv<1> > tmp_203_0_2_1_fu_2006_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3;
    sc_signal< sc_lv<1> > tmp_203_0_2_2_fu_2018_p2;
    sc_signal< sc_lv<1> > tmp_203_1_0_1_fu_2051_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3;
    sc_signal< sc_lv<1> > tmp_203_1_0_2_fu_2063_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3;
    sc_signal< sc_lv<1> > tmp_203_1_1_fu_2077_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3;
    sc_signal< sc_lv<1> > tmp_203_1_1_1_fu_2091_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3;
    sc_signal< sc_lv<1> > tmp_203_1_1_2_fu_2103_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3;
    sc_signal< sc_lv<1> > tmp_203_1_2_fu_2117_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3;
    sc_signal< sc_lv<1> > tmp_203_1_2_1_fu_2131_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3;
    sc_signal< sc_lv<1> > tmp_203_1_2_2_fu_2143_p2;
    sc_signal< sc_lv<1> > tmp_203_2_0_1_fu_2176_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3;
    sc_signal< sc_lv<1> > tmp_203_2_0_2_fu_2188_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3;
    sc_signal< sc_lv<1> > tmp_203_2_1_fu_2202_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3;
    sc_signal< sc_lv<1> > tmp_203_2_1_1_fu_2216_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3;
    sc_signal< sc_lv<1> > tmp_203_2_1_2_fu_2228_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3;
    sc_signal< sc_lv<1> > tmp_203_2_2_fu_2242_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3;
    sc_signal< sc_lv<1> > tmp_203_2_2_1_fu_2256_p2;
    sc_signal< sc_lv<8> > temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3;
    sc_signal< sc_lv<1> > tmp_203_2_2_2_fu_2268_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_368;
    sc_signal< bool > ap_sig_bdd_736;
    sc_signal< bool > ap_sig_bdd_743;
    sc_signal< bool > ap_sig_bdd_320;
    sc_signal< bool > ap_sig_bdd_382;
    sc_signal< bool > ap_sig_bdd_752;
    sc_signal< bool > ap_sig_bdd_759;
    sc_signal< bool > ap_sig_bdd_396;
    sc_signal< bool > ap_sig_bdd_768;
    sc_signal< bool > ap_sig_bdd_775;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_st2_fsm_1;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<2> ap_ST_st7_fsm_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<13> ap_const_lv13_5;
    static const sc_lv<13> ap_const_lv13_2;
    static const sc_lv<13> ap_const_lv13_1FFD;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_4;
    static const sc_lv<13> ap_const_lv13_1FFC;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<13> ap_const_lv13_1FFB;
    static const sc_lv<13> ap_const_lv13_1FFA;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ImagLoc_x_cast_fu_1092_p1();
    void thread_ImagLoc_x_fu_1083_p2();
    void thread_ImagLoc_y_fu_981_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1();
    void thread_ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1();
    void thread_ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1();
    void thread_ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1();
    void thread_ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1();
    void thread_ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1();
    void thread_ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0();
    void thread_ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0();
    void thread_ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0();
    void thread_ap_sig_bdd_155();
    void thread_ap_sig_bdd_177();
    void thread_ap_sig_bdd_320();
    void thread_ap_sig_bdd_368();
    void thread_ap_sig_bdd_382();
    void thread_ap_sig_bdd_396();
    void thread_ap_sig_bdd_736();
    void thread_ap_sig_bdd_743();
    void thread_ap_sig_bdd_752();
    void thread_ap_sig_bdd_759();
    void thread_ap_sig_bdd_768();
    void thread_ap_sig_bdd_775();
    void thread_ap_sig_bdd_80();
    void thread_brmerge_fu_1115_p2();
    void thread_col_assign_1_fu_1233_p2();
    void thread_col_assign_2_fu_1300_p2();
    void thread_col_assign_8_1_fu_1426_p2();
    void thread_col_assign_8_2_fu_1488_p2();
    void thread_col_assign_8_fu_1364_p2();
    void thread_col_assign_9_0_1_fu_1402_p2();
    void thread_col_assign_9_1_1_fu_1464_p2();
    void thread_col_assign_9_1_fu_1445_p2();
    void thread_col_assign_9_2_1_fu_1526_p2();
    void thread_col_assign_9_2_fu_1507_p2();
    void thread_col_assign_9_fu_1383_p2();
    void thread_col_assign_fu_1166_p2();
    void thread_cols_cast2_fu_914_p1();
    void thread_cols_cast_fu_918_p1();
    void thread_heightloop_fu_922_p2();
    void thread_i_V_fu_969_p2();
    void thread_icmp2_fu_1072_p2();
    void thread_icmp_fu_1003_p2();
    void thread_j_V_fu_1056_p2();
    void thread_k_buf_0_val_0_address0();
    void thread_k_buf_0_val_0_address1();
    void thread_k_buf_0_val_0_ce0();
    void thread_k_buf_0_val_0_ce1();
    void thread_k_buf_0_val_0_d1();
    void thread_k_buf_0_val_0_we1();
    void thread_k_buf_0_val_1_address0();
    void thread_k_buf_0_val_1_address1();
    void thread_k_buf_0_val_1_ce0();
    void thread_k_buf_0_val_1_ce1();
    void thread_k_buf_0_val_1_d1();
    void thread_k_buf_0_val_1_we1();
    void thread_k_buf_0_val_2_address0();
    void thread_k_buf_0_val_2_address1();
    void thread_k_buf_0_val_2_ce0();
    void thread_k_buf_0_val_2_ce1();
    void thread_k_buf_0_val_2_d1();
    void thread_k_buf_0_val_2_we1();
    void thread_k_buf_1_val_0_address0();
    void thread_k_buf_1_val_0_address1();
    void thread_k_buf_1_val_0_ce0();
    void thread_k_buf_1_val_0_ce1();
    void thread_k_buf_1_val_0_d1();
    void thread_k_buf_1_val_0_we1();
    void thread_k_buf_1_val_1_address0();
    void thread_k_buf_1_val_1_address1();
    void thread_k_buf_1_val_1_ce0();
    void thread_k_buf_1_val_1_ce1();
    void thread_k_buf_1_val_1_d1();
    void thread_k_buf_1_val_1_we1();
    void thread_k_buf_1_val_2_address0();
    void thread_k_buf_1_val_2_address1();
    void thread_k_buf_1_val_2_ce0();
    void thread_k_buf_1_val_2_ce1();
    void thread_k_buf_1_val_2_d1();
    void thread_k_buf_1_val_2_we1();
    void thread_k_buf_2_val_0_address0();
    void thread_k_buf_2_val_0_address1();
    void thread_k_buf_2_val_0_ce0();
    void thread_k_buf_2_val_0_ce1();
    void thread_k_buf_2_val_0_d1();
    void thread_k_buf_2_val_0_we1();
    void thread_k_buf_2_val_1_address0();
    void thread_k_buf_2_val_1_address1();
    void thread_k_buf_2_val_1_ce0();
    void thread_k_buf_2_val_1_ce1();
    void thread_k_buf_2_val_1_d1();
    void thread_k_buf_2_val_1_we1();
    void thread_k_buf_2_val_2_address0();
    void thread_k_buf_2_val_2_address1();
    void thread_k_buf_2_val_2_ce0();
    void thread_k_buf_2_val_2_ce1();
    void thread_k_buf_2_val_2_d1();
    void thread_k_buf_2_val_2_we1();
    void thread_locy_0_1_fu_1614_p2();
    void thread_locy_0_2_fu_1123_p2();
    void thread_locy_1_1_fu_1726_p2();
    void thread_locy_1_2_fu_1190_p2();
    void thread_locy_1_fu_1688_p2();
    void thread_locy_2_1_fu_1838_p2();
    void thread_locy_2_2_fu_1257_p2();
    void thread_locy_2_fu_1800_p2();
    void thread_locy_fu_1576_p2();
    void thread_or_cond217_i_i_fu_1078_p2();
    void thread_or_cond4_1_fu_1214_p2();
    void thread_or_cond4_2_fu_1281_p2();
    void thread_or_cond4_fu_1147_p2();
    void thread_or_cond_2_fu_1014_p2();
    void thread_p_dst_data_stream_0_V_din();
    void thread_p_dst_data_stream_0_V_write();
    void thread_p_dst_data_stream_1_V_din();
    void thread_p_dst_data_stream_1_V_write();
    void thread_p_dst_data_stream_2_V_din();
    void thread_p_dst_data_stream_2_V_write();
    void thread_p_i_i_2_cast_cast_fu_1028_p3();
    void thread_p_neg218_i_i_cast_fu_944_p2();
    void thread_p_src_data_stream_0_V_read();
    void thread_p_src_data_stream_1_V_read();
    void thread_p_src_data_stream_2_V_read();
    void thread_ref_fu_950_p2();
    void thread_rev3_fu_1203_p2();
    void thread_rev4_fu_1270_p2();
    void thread_rev_fu_1136_p2();
    void thread_rows_cast_fu_910_p1();
    void thread_sel_tmp10_fu_1708_p2();
    void thread_sel_tmp12_fu_1734_p2();
    void thread_sel_tmp13_fu_1739_p3();
    void thread_sel_tmp14_fu_1746_p2();
    void thread_sel_tmp16_fu_1808_p2();
    void thread_sel_tmp17_fu_1813_p3();
    void thread_sel_tmp18_fu_1820_p2();
    void thread_sel_tmp19_fu_1846_p2();
    void thread_sel_tmp1_fu_1589_p3();
    void thread_sel_tmp20_fu_1851_p3();
    void thread_sel_tmp21_fu_1858_p2();
    void thread_sel_tmp2_fu_1596_p2();
    void thread_sel_tmp4_fu_1622_p2();
    void thread_sel_tmp5_fu_1627_p3();
    void thread_sel_tmp6_fu_1634_p2();
    void thread_sel_tmp8_fu_1696_p2();
    void thread_sel_tmp9_fu_1701_p3();
    void thread_sel_tmp_fu_1584_p2();
    void thread_src_kernel_win_0_val_0_1_9_fu_1602_p3();
    void thread_src_kernel_win_0_val_1_1_9_fu_1640_p3();
    void thread_src_kernel_win_1_val_0_1_9_fu_1714_p3();
    void thread_src_kernel_win_1_val_1_1_9_fu_1752_p3();
    void thread_src_kernel_win_2_val_0_1_9_fu_1826_p3();
    void thread_src_kernel_win_2_val_1_1_9_fu_1864_p3();
    void thread_t_0_1_borderInterpolate_fu_780_borderType();
    void thread_t_0_1_borderInterpolate_fu_780_len();
    void thread_t_0_1_borderInterpolate_fu_780_p();
    void thread_t_0_2_borderInterpolate_fu_732_borderType();
    void thread_t_0_2_borderInterpolate_fu_732_len();
    void thread_t_0_2_borderInterpolate_fu_732_p();
    void thread_t_1_1_borderInterpolate_fu_796_borderType();
    void thread_t_1_1_borderInterpolate_fu_796_len();
    void thread_t_1_1_borderInterpolate_fu_796_p();
    void thread_t_1_2_borderInterpolate_fu_748_borderType();
    void thread_t_1_2_borderInterpolate_fu_748_len();
    void thread_t_1_2_borderInterpolate_fu_748_p();
    void thread_t_1_borderInterpolate_fu_788_borderType();
    void thread_t_1_borderInterpolate_fu_788_len();
    void thread_t_1_borderInterpolate_fu_788_p();
    void thread_t_2_1_borderInterpolate_fu_812_borderType();
    void thread_t_2_1_borderInterpolate_fu_812_len();
    void thread_t_2_1_borderInterpolate_fu_812_p();
    void thread_t_2_2_borderInterpolate_fu_764_borderType();
    void thread_t_2_2_borderInterpolate_fu_764_len();
    void thread_t_2_2_borderInterpolate_fu_764_p();
    void thread_t_2_borderInterpolate_fu_804_borderType();
    void thread_t_2_borderInterpolate_fu_804_len();
    void thread_t_2_borderInterpolate_fu_804_p();
    void thread_t_borderInterpolate_fu_772_borderType();
    void thread_t_borderInterpolate_fu_772_len();
    void thread_t_borderInterpolate_fu_772_p();
    void thread_temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3();
    void thread_temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3();
    void thread_temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3();
    void thread_temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3();
    void thread_tmp_146_1_fu_1179_p0();
    void thread_tmp_146_1_fu_1179_p1();
    void thread_tmp_146_2_fu_1246_p0();
    void thread_tmp_146_2_fu_1246_p1();
    void thread_tmp_148_2_fu_1009_p2();
    void thread_tmp_153_1_fu_1209_p0();
    void thread_tmp_153_1_fu_1209_p2();
    void thread_tmp_153_2_fu_1276_p0();
    void thread_tmp_153_2_fu_1276_p2();
    void thread_tmp_156_0_pr1_phi_fu_563_p8();
    void thread_tmp_156_0_pr_phi_fu_580_p8();
    void thread_tmp_156_1_fu_1228_p2();
    void thread_tmp_156_1_pr1_phi_fu_596_p8();
    void thread_tmp_156_1_pr_phi_fu_613_p8();
    void thread_tmp_156_2_fu_1295_p2();
    void thread_tmp_156_2_pr1_phi_fu_629_p8();
    void thread_tmp_156_2_pr_phi_fu_646_p8();
    void thread_tmp_203_0_0_1_fu_1926_p2();
    void thread_tmp_203_0_0_2_fu_1938_p2();
    void thread_tmp_203_0_1_1_fu_1966_p2();
    void thread_tmp_203_0_1_2_fu_1978_p2();
    void thread_tmp_203_0_1_fu_1952_p2();
    void thread_tmp_203_0_2_1_fu_2006_p2();
    void thread_tmp_203_0_2_2_fu_2018_p2();
    void thread_tmp_203_0_2_fu_1992_p2();
    void thread_tmp_203_1_0_1_fu_2051_p2();
    void thread_tmp_203_1_0_2_fu_2063_p2();
    void thread_tmp_203_1_1_1_fu_2091_p2();
    void thread_tmp_203_1_1_2_fu_2103_p2();
    void thread_tmp_203_1_1_fu_2077_p2();
    void thread_tmp_203_1_2_1_fu_2131_p2();
    void thread_tmp_203_1_2_2_fu_2143_p2();
    void thread_tmp_203_1_2_fu_2117_p2();
    void thread_tmp_203_2_0_1_fu_2176_p2();
    void thread_tmp_203_2_0_2_fu_2188_p2();
    void thread_tmp_203_2_1_1_fu_2216_p2();
    void thread_tmp_203_2_1_2_fu_2228_p2();
    void thread_tmp_203_2_1_fu_2202_p2();
    void thread_tmp_203_2_2_1_fu_2256_p2();
    void thread_tmp_203_2_2_2_fu_2268_p2();
    void thread_tmp_203_2_2_fu_2242_p2();
    void thread_tmp_25_fu_964_p2();
    void thread_tmp_29_fu_975_p2();
    void thread_tmp_31_cast_fu_960_p1();
    void thread_tmp_31_fu_987_p2();
    void thread_tmp_32_fu_1051_p2();
    void thread_tmp_34_fu_1108_p0();
    void thread_tmp_34_fu_1108_p1();
    void thread_tmp_35_fu_1142_p0();
    void thread_tmp_35_fu_1142_p2();
    void thread_tmp_36_cast_fu_1047_p1();
    void thread_tmp_36_fu_1161_p2();
    void thread_tmp_57_fu_956_p1();
    void thread_tmp_58_fu_993_p4();
    void thread_tmp_60_fu_1062_p4();
    void thread_tmp_61_fu_1096_p1();
    void thread_tmp_62_fu_1104_p1();
    void thread_tmp_63_fu_1128_p3();
    void thread_tmp_65_fu_1572_p1();
    void thread_tmp_66_fu_1610_p1();
    void thread_tmp_67_fu_1119_p1();
    void thread_tmp_69_fu_1175_p1();
    void thread_tmp_70_fu_1195_p3();
    void thread_tmp_72_fu_1684_p1();
    void thread_tmp_73_fu_1722_p1();
    void thread_tmp_74_fu_1186_p1();
    void thread_tmp_76_fu_1242_p1();
    void thread_tmp_77_fu_1262_p3();
    void thread_tmp_79_fu_1796_p1();
    void thread_tmp_80_fu_1834_p1();
    void thread_tmp_81_fu_1253_p1();
    void thread_tmp_fu_940_p1();
    void thread_tmp_s_fu_934_p2();
    void thread_widthloop_fu_928_p2();
    void thread_x_1_borderInterpolate_fu_740_borderType();
    void thread_x_1_borderInterpolate_fu_740_len();
    void thread_x_1_borderInterpolate_fu_740_p();
    void thread_x_2_borderInterpolate_fu_756_borderType();
    void thread_x_2_borderInterpolate_fu_756_len();
    void thread_x_2_borderInterpolate_fu_756_p();
    void thread_x_borderInterpolate_fu_724_borderType();
    void thread_x_borderInterpolate_fu_724_len();
    void thread_x_borderInterpolate_fu_724_p();
    void thread_y_2_2_1_fu_1041_p2();
    void thread_y_2_2_fu_1035_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
