<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SevenSegsLibrary.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Divider.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divider.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Divider.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Divider.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Divider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Divider_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Divider_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Scheme.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1765715073" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1765715073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765741511" xil_pn:in_ck="537285891195168461" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1765741511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divider.vhd"/>
      <outfile xil_pn:name="Divider_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1765740880" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3858803946823323135" xil_pn:start_ts="1765740880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765740881" xil_pn:in_ck="3995954802220001" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-355372739700750275" xil_pn:start_ts="1765740880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Scheme.vf"/>
    </transform>
    <transform xil_pn:end_ts="1765715075" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8985176549046212071" xil_pn:start_ts="1765715075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765741511" xil_pn:in_ck="-1557385754424267220" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1765741511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divider.vhd"/>
      <outfile xil_pn:name="Divider_test.vhd"/>
      <outfile xil_pn:name="Scheme.vf"/>
    </transform>
    <transform xil_pn:end_ts="1765741514" xil_pn:in_ck="-1557385754424267220" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3633093041402158587" xil_pn:start_ts="1765741511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divider_test_beh.prj"/>
      <outfile xil_pn:name="Divider_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1765741514" xil_pn:in_ck="537658207209608683" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1011268840242864286" xil_pn:start_ts="1765741514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divider_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1765697269" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1765697268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765697271" xil_pn:in_ck="3995954802220001" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="891224292063498179" xil_pn:start_ts="1765697269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Scheme.vf"/>
    </transform>
    <transform xil_pn:end_ts="1765697271" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8985176549046212071" xil_pn:start_ts="1765697271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765697271" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1765697271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1765697271" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7108337159491099963" xil_pn:start_ts="1765697271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
