
---------- Begin Simulation Statistics ----------
final_tick                                 1116609000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39119                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863624                       # Number of bytes of host memory used
host_op_rate                                    39390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.56                       # Real time elapsed on the host
host_tick_rate                               43679733                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1006945                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001117                       # Number of seconds simulated
sim_ticks                                  1116609000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.406601                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  166683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               167678                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            139331                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            181149                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          226077                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226075                       # Number of indirect misses.
system.cpu.branchPred.lookups                  691958                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118317                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    734703                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   736578                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            139130                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134687                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8813                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2575767                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000028                       # Number of instructions committed
system.cpu.commit.committedOps                1006971                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1776677                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.566772                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.470645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1460384     82.20%     82.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       103475      5.82%     88.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32719      1.84%     89.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5772      0.32%     90.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117832      6.63%     96.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27242      1.53%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          380      0.02%     98.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20060      1.13%     99.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8813      0.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1776677                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625682     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006971                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1006945                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.233215                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.233215                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                694164                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   228                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               162212                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                5638895                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   589618                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    663349                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 140655                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   746                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                113284                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      691958                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    600505                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1312258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1944                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4002271                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  281712                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.309848                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             747843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             285002                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.792153                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2201070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.640885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.516865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1284565     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   116376      5.29%     63.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    22647      1.03%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6009      0.27%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48779      2.22%     67.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33521      1.52%     68.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   116638      5.30%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9754      0.44%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   562781     25.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2201070                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           32149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               141465                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   202189                       # Number of branches executed
system.cpu.iew.exec_nop                            48                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.938274                       # Inst execution rate
system.cpu.iew.exec_refs                       847485                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     668876                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  284947                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                222210                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 52                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               844                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1888686                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3505148                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                178609                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            592305                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2095371                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28175                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 140655                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   782                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         90096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               24                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        60512                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1669818                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       141454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             11                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2848108                       # num instructions consuming a value
system.cpu.iew.wb_count                       2008064                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.381760                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1087295                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.899179                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2080855                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2482191                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1213177                       # number of integer regfile writes
system.cpu.ipc                               0.447785                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.447785                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1362111     50.68%     50.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  633      0.02%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  33      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               218378      8.13%     58.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1106427     41.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2687676                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      152448                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.056721                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20354     13.35%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22446     14.72%     28.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                109643     71.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1862454                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5886677                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1629860                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2708440                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3505048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2687676                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2498155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            436736                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5322791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2201070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.221077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.972906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1447429     65.76%     65.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               94695      4.30%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              163451      7.43%     77.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              143199      6.51%     83.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               77241      3.51%     87.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133241      6.05%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133461      6.06%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6277      0.29%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2076      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2201070                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.203499                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 977663                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            2278929                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       378204                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           3294825                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               922                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              895                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               222210                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1888686                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3432958                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          2233219                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  619661                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5553                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   725746                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    169                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5352                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11658093                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4675494                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3331670                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    638299                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  69239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 140655                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 72294                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2061598                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          5101213                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4415                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                120                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     83280                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             54                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          1721735                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5330894                       # The number of ROB reads
system.cpu.rob.rob_writes                     7589938                       # The number of ROB writes
system.cpu.timesIdled                             321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   435426                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     128                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       197272                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            248                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64875                       # Transaction distribution
system.membus.trans_dist::CleanEvict              282                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2716                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           551                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95935                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       167626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4361088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4361088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99202                       # Request fanout histogram
system.membus.reqLayer0.occupancy           439987750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              39.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17267750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       162554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2734                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95937                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       295401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6435264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6478656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65407                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4152128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           164681                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 164432     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    249      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             164681                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196528000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52277500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            694999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::total                       70                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::total                      70                       # number of overall hits
system.l2.demand_misses::.cpu.inst                427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2840                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3267                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               427                       # number of overall misses
system.l2.overall_misses::.cpu.data              2840                       # number of overall misses
system.l2.overall_misses::total                  3267                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    220890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        254450000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    220890500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       254450000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.922246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979023                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.922246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979023                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78593.676815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77778.345070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77884.909703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78593.676815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77778.345070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77884.909703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64877                       # number of writebacks
system.l2.writebacks::total                     64877                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3267                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3267                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    192490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    221780000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    192490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    221780000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.922246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979023                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.922246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979023                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68593.676815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67778.345070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67884.909703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68593.676815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67778.345070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67884.909703                       # average overall mshr miss latency
system.l2.replacements                          65407                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97677                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97677                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    210311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     210311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77434.278351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77434.278351                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    183151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    183151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67434.278351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67434.278351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.922246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78593.676815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78593.676815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.922246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68593.676815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68593.676815                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10579000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10579000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85314.516129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85314.516129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9339000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75314.516129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75314.516129                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        95936                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95936                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95937                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95937                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95936                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95936                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1829181750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1829181750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19066.687688                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19066.687688                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 21423.718154                       # Cycle average of tags in use
system.l2.tags.total_refs                      101335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20127.480605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       187.468092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1108.769457                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.614242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.653800                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        21325                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1676344                       # Number of tag accesses
system.l2.tags.data_accesses                  1676344                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          27328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             209088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4152000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4152000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64875                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24474100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         162778555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187252655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24474100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24474100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     3718400980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           3718400980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     3718400980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24474100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        162778555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3905653635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000070371500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          702                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          703                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17021                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66223                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64875                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25359750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                86616000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7762.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26512.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2895                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3267                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    960.493610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   889.957423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.671328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          126      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           74      1.63%      4.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           51      1.12%      5.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      0.66%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      0.64%      6.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.48%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.73%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          177      3.90%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3996     88.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4538                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       4.647226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.217239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           702     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           703                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      92.339031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     83.190773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     44.948811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23            12      1.71%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            20      2.85%      4.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            10      1.42%      5.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            10      1.42%      7.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             7      1.00%      8.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            31      4.42%     12.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71           135     19.23%     32.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79           193     27.49%     59.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             4      0.57%     60.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            14      1.99%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           17      2.42%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119          177     25.21%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           17      2.42%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.14%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.28%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183           11      1.57%     94.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191           12      1.71%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199           10      1.42%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.14%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.14%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            5      0.71%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            2      0.28%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.14%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            6      0.85%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            2      0.28%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           702                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 209088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4150656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  209088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4152000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       187.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      3717.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3718.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   29.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1116597500                       # Total gap between requests
system.mem_ctrls.avgGap                      16386.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4150656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 24474099.707238614559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 162778555.429877430201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3717197335.862419128418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64875                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11716750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     74899250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19360075750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27439.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26372.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    298421.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16207800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8607060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12637800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169973640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        323435100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        156411840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          775166760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        694.215039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    393823000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    685606000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16200660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8610855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10688580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168559020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        309755100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        167931840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          769639575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        689.265065                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    423559250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    655869750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       599755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           599755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       599755                       # number of overall hits
system.cpu.icache.overall_hits::total          599755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          750                       # number of overall misses
system.cpu.icache.overall_misses::total           750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49415497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49415497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49415497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49415497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       600505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       600505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       600505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       600505                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001249                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001249                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001249                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001249                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65887.329333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65887.329333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65887.329333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65887.329333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          740                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          287                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34651497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34651497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34651497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34651497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000771                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000771                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000771                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000771                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74841.246220                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74841.246220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74841.246220                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74841.246220                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       599755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          599755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49415497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49415497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       600505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       600505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65887.329333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65887.329333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34651497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34651497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74841.246220                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74841.246220                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.387734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              600218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1296.367171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.387734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1201473                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1201473                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278986                       # number of overall hits
system.cpu.dcache.overall_hits::total          278986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117458                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117458                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117461                       # number of overall misses
system.cpu.dcache.overall_misses::total        117461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4296147570                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4296147570                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4296147570                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4296147570                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       396439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       396439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       396447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       396447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.296283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.296283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.296284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.296284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36576.032028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36576.032028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36575.097862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36575.097862                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1398386                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             91650                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.257894                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97677                       # number of writebacks
system.cpu.dcache.writebacks::total             97677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98810                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3292832598                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3292832598                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3293094098                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3293094098                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.249236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.249236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.249239                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.249239                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33325.904015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33325.904015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33327.538690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33327.538690                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       177217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          177217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       177606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       177606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68525.706941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68525.706941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78158.088235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78158.088235                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1106635959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1106635959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.171977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.171977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52357.870884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52357.870884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    215276987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    215276987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78625.634405                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78625.634405                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95933                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95933                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3162855111                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3162855111                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95933                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95933                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32969.417312                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32969.417312                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95933                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95933                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   3066926111                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   3066926111                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31969.459008                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31969.459008                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.873147                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.823980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   982.873147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            891789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           891789                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1116609000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1116609000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
