{:input (genetic.crossover/dumb-crossover 1985295284 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire2_38, \\wire4_:missing , wire9_33, wire10_61, wire11_62, \\wire63_:missing_69 , \\wire64_:missing , \\wire65_:missing_69_71 );\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire10_61;\n  wire wire10_61;\n  output wire11_62;\n  wire wire11_62;\n  wire wire12;\n  wire wire13;\n  wire wire14_20;\n  wire wire14_62;\n  wire \\wire14_:missing ;\n  wire wire15_57;\n  wire wire15_59;\n  wire wire15_60;\n  wire \\wire16_:missing ;\n  wire wire17_23;\n  wire wire17_25;\n  wire wire17_26;\n  wire wire18_30;\n  wire wire18_31;\n  wire wire19_44;\n  wire wire19_45;\n  wire \\wire19_:missing ;\n  wire wire23_24;\n  wire \\wire29_:missing ;\n  input wire2_38;\n  wire wire2_38;\n  wire wire32_33;\n  wire wire36_37;\n  wire \\wire48_:missing ;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire \\wire51_:missing ;\n  wire wire57_58;\n  wire \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  input \\wire63_:missing_69 ;\n  wire \\wire63_:missing_69 ;\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  input \\wire65_:missing_69_71 ;\n  wire \\wire65_:missing_69_71 ;\n  wire wire68;\n  wire wire69_20;\n  wire wire69_25;\n  wire wire69_30;\n  wire wire69_32;\n  wire wire69_34;\n  wire wire69_36;\n  wire wire69_40;\n  wire wire69_43;\n  wire wire69_44;\n  wire wire69_46;\n  wire wire69_48;\n  wire wire69_49;\n  wire wire69_51;\n  wire wire69_52;\n  wire wire69_54;\n  wire wire69_61;\n  wire wire69_62;\n  wire wire69_70;\n  wire wire70_72;\n  wire wire71_73;\n  output wire9_33;\n  wire wire9_33;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_55 ;\n  wire \\wire:missing_62 ;\n  wire \\wire:missing_73 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire14_:missing  = 4'h8 >> { wire14_62, wire14_20 };\n  assign wire15_57 = 4'h8 >> { wire15_60, wire15_59 };\n  assign \\wire16_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire17_23 = 4'h8 >> { wire17_26, wire17_25 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire18_31, wire18_30 };\n  assign wire69_20 = 4'h8 >> { \\wire63_:missing_69 , \\wire65_:missing_69_71  };\n  assign wire70_72 = 4'he >> { wire69_70, wire69_70 };\n  assign \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42  = 4'h6 >> { \\wire65_:missing_69_71 , \\wire:missing_edge  };\n  assign \\wire19_:missing  = 4'h8 >> { wire19_45, wire19_44 };\n  assign wire12 = 1'h1;\n  assign wire13 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire68 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_73  = wire71_73;\n  assign \\wire:missing_edge  = wire70_72;\n  assign \\wire:missing_62  = wire69_62;\n  assign wire10_61 = wire69_61;\n  assign wire15_60 = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign wire15_59 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire57_58;\n  assign wire57_58 = wire15_57;\n  assign \\wire:missing_edge  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_55  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire69_54;\n  assign \\wire:missing_53  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_edge  = wire69_52;\n  assign \\wire51_:missing  = wire69_51;\n  assign \\wire:missing_50  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_49  = wire69_49;\n  assign \\wire48_:missing  = wire69_48;\n  assign \\wire:missing_47  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire69_46;\n  assign wire19_45 = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign wire19_44 = wire69_44;\n  assign \\wire:missing_43  = wire69_43;\n  assign \\wire:missing_edge  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_40  = wire69_40;\n  assign \\wire:missing_edge  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_38  = wire2_38;\n  assign \\wire:missing_37  = wire36_37;\n  assign wire36_37 = wire69_36;\n  assign \\wire:missing_35  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_34  = wire69_34;\n  assign wire9_33 = wire32_33;\n  assign wire32_33 = wire69_32;\n  assign wire18_31 = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign wire18_30 = wire69_30;\n  assign \\wire29_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_28  = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign \\wire:missing_27  = \\wire:missing_edge ;\n  assign wire17_26 = \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  assign wire17_25 = wire69_25;\n  assign \\wire:missing_edge  = wire23_24;\n  assign wire23_24 = wire17_23;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire14_20 = wire69_20;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/F64EC129.v:3.1-146.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire2_38, \\wire4_:missing , wire9_33, wire10_61, wire11_62, \\wire63_:missing_69 , \\wire64_:missing , \\wire65_:missing_69_71 );\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:7.10-7.19\" *)\n  output wire10_61;\n  wire wire10_61;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:9.10-9.19\" *)\n  output wire11_62;\n  wire wire11_62;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:11.8-11.14\" *)\n  wire wire12;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:12.8-12.14\" *)\n  wire wire13;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:16.8-16.17\" *)\n  wire wire15_57;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:17.8-17.17\" *)\n  wire wire15_59;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:18.8-18.17\" *)\n  wire wire15_60;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:19.8-19.24\" *)\n  wire \\wire16_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:20.8-20.17\" *)\n  wire wire17_23;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:22.8-22.17\" *)\n  wire wire17_26;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:24.8-24.17\" *)\n  wire wire18_31;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:26.8-26.17\" *)\n  wire wire19_45;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:28.8-28.17\" *)\n  wire wire23_24;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:29.8-29.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:30.9-30.17\" *)\n  input wire2_38;\n  wire wire2_38;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:32.8-32.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:35.9-35.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:38.8-38.17\" *)\n  wire wire57_58;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:39.8-39.57\" *)\n  wire \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:40.9-40.28\" *)\n  input \\wire63_:missing_69 ;\n  wire \\wire63_:missing_69 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:42.9-42.25\" *)\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:44.9-44.31\" *)\n  input \\wire65_:missing_69_71 ;\n  wire \\wire65_:missing_69_71 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:46.8-46.14\" *)\n  wire wire68;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:50.8-50.17\" *)\n  wire wire69_32;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:56.8-56.17\" *)\n  wire wire69_46;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:60.8-60.17\" *)\n  wire wire69_52;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:61.8-61.17\" *)\n  wire wire69_54;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:62.8-62.17\" *)\n  wire wire69_61;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:65.8-65.17\" *)\n  wire wire70_72;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:67.10-67.18\" *)\n  output wire9_33;\n  wire wire9_33;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:69.8-69.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:70.8-70.24\" *)\n  wire \\wire:missing_28 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:72.8-72.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:74.8-74.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:76.8-76.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:78.8-78.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:80.8-80.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:81.8-81.24\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:82.8-82.24\" *)\n  wire \\wire:missing_55 ;\n  (* src = \"/tmp/fuzzmount6020635C/F64EC129.v:85.9-85.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_61 = 1'hx;\n  assign wire11_62 = 1'hx;\n  assign wire12 = 1'h1;\n  assign wire13 = 1'h0;\n  assign wire15_57 = 1'h0;\n  assign wire15_59 = 1'h0;\n  assign wire15_60 = 1'h0;\n  assign \\wire16_:missing  = 1'h0;\n  assign wire17_23 = 1'h0;\n  assign wire17_26 = 1'h0;\n  assign wire18_31 = 1'h0;\n  assign wire19_45 = 1'h0;\n  assign wire23_24 = 1'h0;\n  assign \\wire29_:missing  = 1'h0;\n  assign wire32_33 = 1'hx;\n  assign wire57_58 = 1'h0;\n  assign \\wire60_39_50_31_56_28_35_45_53_:missing_26_71_42  = 1'h0;\n  assign wire68 = 1'h0;\n  assign wire69_32 = 1'hx;\n  assign wire69_46 = 1'h0;\n  assign wire69_52 = 1'h0;\n  assign wire69_54 = 1'h0;\n  assign wire69_61 = 1'hx;\n  assign wire70_72 = 1'h0;\n  assign wire9_33 = 1'hx;\n  assign \\wire:missing_27  = 1'h0;\n  assign \\wire:missing_28  = 1'h0;\n  assign \\wire:missing_35  = 1'h0;\n  assign \\wire:missing_38  = wire2_38;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_47  = 1'h0;\n  assign \\wire:missing_50  = 1'h0;\n  assign \\wire:missing_53  = 1'h0;\n  assign \\wire:missing_55  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:51:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa/src/top.v'.\nSBY 12:51:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] Copy '/tmp/fuzzmount6020635C/F64EC129.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa/src/F64EC129.v'.\nSBY 12:51:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] Copy '/tmp/fuzzmount6020635C/F64EC129.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa/src/F64EC129.post.v'.\nSBY 12:51:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: abc pdr\nSBY 12:51:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: /tmp/fuzzmount6020635C/top.v:26: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/F64EC129.v:93$50_Y [0] between cell $shr$/tmp/fuzzmount6020635C/F64EC129.v:93$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/F64EC129.v:91$48_Y [0] between cell $shr$/tmp/fuzzmount6020635C/F64EC129.v:91$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/F64EC129.v:90$47_Y [0] between cell $shr$/tmp/fuzzmount6020635C/F64EC129.v:90$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/F64EC129.v:94$51_Y [0] between cell $shr$/tmp/fuzzmount6020635C/F64EC129.v:94$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire presynth.\\wire9_33 is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire presynth.\\wire11_62 is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire presynth.\\wire10_61 is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 12:51:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] base: finished (returncode=0)\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire presynth.\\wire9_33 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire presynth.\\wire11_62 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire presynth.\\wire10_61 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 12:51:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] aig: finished (returncode=0)\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: Warning: The network has no constraints.\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: finished (returncode=0)\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] engine_0: Status returned by engine: FAIL\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa'.\nSBY 12:51:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmptltnbxwa] DONE (FAIL, rc=2)\n", :err ""}}}