[CheckDCI] storeIdx(%d), curraslotIdx(%d), pdschscs(%d), pdcchscs(%d),K0(%d), storedaslot(%d), targetaslot(%d), StoredDCIIdx(%d)
(f) [ParseFormat0_0]coresetId(%d), this phyCH is already detected!!
[ParseFormat0_0] False Alram paddingbits(0x%x), dci_fmt_idx(%d) dciLengthofthisFMT(%d), bitsizeofthisfield(%d), ShiftSize(%d), DciRawTemp(0x%x)
[ParseFormat0_0]FDRA(0x%x),TDRA/FreqHF(2/1)(%d),mcs1/ndi1/rv1/harqId(2/1/1/2)(%d),TPC/ULSUL_Indi(1/1)(%d),CoresetId/RntiId(1/2)(%d),SS(%d)
(f) [ParseFormat0_1]coresetId(%d), this phyCH is already detected!!
[CCH_ParseFormat0_1]False Alarm RNTIIdx(%d) All 0 of UL_SCH_indicator/Dci.dci0_x.CSIrequest
[CCH_ParseFormat0_1]False Alarm CSIrequest(%d) exceeds aperiodicCSITriggerNum(%d)
[ParseFormat0_1] Wrong BandwidhtPart Indicator(%d) numOfBWP(%d)
[CCH_ParseFormat0_1]FDRA(0x%x),BWPIndi/TDRA/freqhop(1/2/1)(%d),mcs1/ndi1/rv1/harqId(2/1/1/2)(%d),DLassignIdx1/2/TPC/SRSrsrc/CSI(1/1/1/1/2)(%d),PrecodInfo/antPorts/SRSrequest(2/2/1)(%d),cbg/PTRS/beta/Dmrs/indiULSCH(1/1/1/1/1)(%d)
[ParseFormat1_0][RA][f30]FDRA(0x%x),TDRA(%d),vrb2prb(%d), mcs1(%d), TBscaling(%d), CoresetId/RntiId(1/2)(%d), dci_fmt_idx(%d), coreset0RbSize/coresetStartRb(3/3)(%d)
[NOTICE] Invalid detected Coreset ID(%d)
[ParseFormat1_0][SI] HARQ: sibNDI(%d), sibHarqState(%d), sibxCalcIdx(%d), SibxWindowLength(%d)
[ParseFormat1_0][SI] Stop parsing SIB (missmatch SysInfoId(%d), sib1_on(%d))
[ParseFormat1_0][SI] FDRA(0x%x),TDRA(%d),vrb2prb(%d),mcs1(%d),rv1(%d),SysInfoId/sibNDI(1/1)(%d):CoresetId/RntiId(1/2)(%d),dci_fmt_idx/pdcchSearchSpace(1/1)(%d),coreset0RbSize/coresetStartRb(3/3)(%d)
[ParseFormat1_0][P] SMI/SM(1/3)(%d), FDRA(0x%x),TDRA(%d),vrb2prb(%d), mcs1(%d),TBS(%d) CoresetId/RntiId(1/2)(%d), dci_fmt_idx(%d), coreset0RbSize/coresetStartRb(3/3)(%d)
[ParseFormat1_0] FDRA(0x%x),TDRA/vrb2prb(%d),mcs1/ndi1/rv1/harqId(2/1/1/2)(%d) DAI/TPC/PUCCHRI/HARQFBTI(1/1/1/1)(%d), CoresetId/RntiId/firstCCEIdx/numCCE(1/2/3/2)(%d), MaxMoi(%d), monitoringOccasionIdx(%d), SS(%d), coreset0RbSize/coresetStartRb(3/3)(%d)
[FDM] invalid fdmStartArrayIdx(%d), fdmStartCceInArray(%d), fdmStartCceAggreLevel(%d)
[FDM] invalid symbolLength
[ParseFormat1_0][FDM] PDSCH FDM(m_CcIdx:%d) : fdmCoresetIdx(%d), fdmStartSymbolIdx(%d), fdmSymbolLength(%d), fdmDciStartPrb(%d), fdmStartCce(%d), fdmAggregationLevel(agg_%d) : fdmDciStartPrb(%d), fdmDciLegnth(%d), detectedSearchSpace(%d)
[ParseFormat1_0][FDM] fdmCceBitmap[0~4]:[0x%x][0x%x][0x%x][0x%x][0x%x], fdmStartArrayIdx(%d), fdmStartCceInArray(%d)
[NrPdschDciDev] Invalid Parsing Format!!
[NrPdschDciDev] Invalid Parsing Format!!
(f) [ParseFormat1_1]coresetId(%d), this phyCH is already detected!!
[ParseFormat1_1] Wrong BandwidhtPart Indicator(%d) numOfBWP(%d)
[ParseFormat1_1]FDRA(0x%x),BWPInd/TDRA/vrb2prb/prbBundSize(1/2/1/1)(%d),mcs1/ndi1/rv1/mcs2/ndi2/rv2(2/1/1/2/1/1)(%d), rateMatch/zpCsiRsTrig/DLAIdx/harqid(1/2/2/2)(%d), TPC/PucchResInd/HarqFbTiming/antPorts(1/1/1/2)(%d),formats/carrierInd/transCfgInd/SRSreq/DmrsSeq(1/1/1/1/1)(%d),size cbgTransInfo/cbgFlushoutInfo(1/1)(%d), MaxMoi:%d, monitoringOccasionIdx:%d, NrCaState(%d)
[FDM] invalid fdmStartArrayIdx(%d), fdmStartCceInArray(%d), fdmStartCceAggreLevel(%d)
[FDM] invalid symbolLength
[ParseFormat1_1][FDM] PDSCH FDM(m_CcIdx:%d) : fdmCoresetIdx(%d), fdmStartSymbolIdx(%d), fdmSymbolLength(%d), fdmDciStartPrb(%d), fdmStartCce(%d), fdmAggregationLevel(agg_%d) : fdmDciStartPrb(%d), fdmDciLegnth(%d)
[ParseFormat1_1][FDM] fdmCceBitmap[0~4]:[0x%x][0x%x][0x%x][0x%x][0x%x], fdmStartArrayIdx(%d), fdmStartCceInArray(%d)
[ParseFormat2_6] dcisize(%d), wakeup(%d), obuf(0x%08x/0x%08x/0x%08x/0x%08x/0x%08x)
[NR_IPC]L2_PHY_DCI_INFO_IND : ShortMsg(0x%x), currentSfn(%d)
[NrPdschDciDev] Invalid Parsing Format!!
(f) [ParseFormat0_0]coresetId(%d), UE SS is not possible to detect from NR_DCI_FORMAT_IDX3 !!
[ParseFormat1_0][PDCCH_RACH] DISCARD DCI. SS_PBCH Index(%) is exceed in FR1
[ParseFormat1_0][PDCCH_RACH] FDRA(0x%x), RAPI/ULI/SSI/PRAMI/CAI(2/1/2/2/1)(%d)
[Debug]IsDL(%d),bwpSwitchDelay_scs_UL(%d),bwpSwitching_candidate_UL(%d), bwpSwitchDelay_scs_DL(%d),bwpSwitching_candidate_DL(%d)
[Update_0_1_fdraWithTargetBWP] original FDRA(0x%X), Dci.ratype(%d), dci0_x.ratype(%d), dci0_x.fdra(0x%X), RA Type Length(%d), FDRA Length(%d)
[Update_1_1_fdraWithTargetBWP] original FDRA(0x%X), Dci.ratype(%d), dci1_x.ratype(%d), dci1_x.fdra(0x%X), RA Type Length(%d), FDRA Length(%d)
(I)Do not handle HW ISR(%d) in case of slot type is UL
(I)Do not handle HW ISR(%d) in case of slot type is MTM & Flexible
