#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 18 16:29:05 2025
# Process ID: 8840
# Current directory: C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8388 C:\ProgramsWorkspace\ENSEA\Projet_2A\fpga_arm\FPGA_ARM\FPGA_ARM.xpr
# Log file: C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/vivado.log
# Journal file: C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/DCache_tb.v] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/DCache_tb.v
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/DCache_tb.v
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/RegFile_tb.v] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/RegFile_tb.v
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/RegFile_tb.v
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Execute_tb.v]
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/dcache/dcache.sv]
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Execute_tb.v]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/dcache/dcache.sv]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
import_files -norecurse {C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/dcache.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/execute.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/gpio.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/mux32.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/reg_return_mux.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/regs.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/bcc.sv}
update_compile_order -fileset sources_1
close_hw
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/dcache/dcache.sv] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/dcache/dcache.sv
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/dcache/dcache.sv
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv
update_compile_order -fileset sources_1
import_files -force -norecurse {C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/fetch.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/dcache.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/cpu.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/decode.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/reg_return_mux.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/delay1.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/regs.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/alu.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/execute.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/gpio.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/icache.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/mux32.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/delay32.sv C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/verilog/cpu/bcc.sv}
update_compile_order -fileset sources_1
close [ open C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/cpu_tb.v w ]
add_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/cpu_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Execute_tb.v]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/cpu_tb.v] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/cpu_tb.v
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/cpu_tb.v
close [ open C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.v w ]
add_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.v]
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.v] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.v
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.v
update_compile_order -fileset sources_1
close [ open C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv w ]
add_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv
set_property file_type Verilog [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv]
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv
update_compile_order -fileset sources_1
close [ open C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv w ]
add_files C:/ProgramsWorkspace/ENSEA/Projet_2A/fpga_arm/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/CPU_tb.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
