vendor_name = ModelSim
source_file = 1, G:/verilog/work/20240925_wr_ctrl/Sig_dly.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/DAC_pulse.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/ADC_loop.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/Uart_tx.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/UART_send.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/Uart_rx.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/UART_recv.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/UART_param.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/DAC_driver.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/ADC_set.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/ADC_driver.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/ip_core/Fifo.qip
source_file = 1, G:/verilog/work/20240925_wr_ctrl/ip_core/Fifo.v
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/wr_ctrl.cbx.xml
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/scfifo_b031.tdf
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/altsyncram_3e81.tdf
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/cmpr_hs8.tdf
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/cntr_unb.tdf
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/cntr_bo7.tdf
source_file = 1, G:/verilog/work/20240925_wr_ctrl/db/cntr_vnb.tdf
design_name = wr_ctrl
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~6 , U_DAC_pulse|U_DAC_driver|Add0~6, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~6 , U_DAC_bias|U_DAC_driver|Add0~6, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~10 , U_DAC_bias|U_DAC_driver|Add0~10, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~12 , U_DAC_bias|U_DAC_driver|Add0~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~4 , U_ADC_loop|U_ADC_set|Add2~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~6 , U_ADC_loop|U_ADC_set|Add2~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[3] , U_ADC_loop|U_ADC_set|cnt_dly[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~8 , U_ADC_loop|U_ADC_set|Add2~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~16 , U_ADC_loop|U_ADC_set|Add2~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~18 , U_ADC_loop|U_ADC_set|Add2~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~20 , U_ADC_loop|U_ADC_set|Add2~20, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~4 , U_DAC_pulse|Add2~4, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~6 , U_DAC_pulse|Add2~6, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~20 , U_DAC_pulse|Add2~20, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~22 , U_DAC_pulse|Add2~22, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~36 , U_DAC_pulse|Add2~36, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~38 , U_DAC_pulse|Add2~38, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[19] , U_DAC_pulse|cnt_wid[19], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~40 , U_DAC_pulse|Add2~40, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~56 , U_DAC_pulse|Add2~56, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~58 , U_DAC_pulse|Add2~58, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[29] , U_DAC_pulse|cnt_wid[29], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[31] , U_DAC_pulse|cnt_wid[31], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[3] , U_DAC_pulse|cnt_wid[3], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[5] , U_DAC_pulse|cnt_wid[5], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[6] , U_DAC_pulse|cnt_wid[6], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[11] , U_DAC_pulse|cnt_wid[11], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[15] , U_DAC_pulse|cnt_wid[15], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[1] , U_UART_recv|U_Uart_rx|cnt_div[1], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[11] , U_UART_recv|U_Uart_rx|cnt_div[11], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~6 , U_UART_send|U_Uart_tx|Add0~6, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~16 , U_UART_send|U_Uart_tx|Add0~16, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[3] , U_DAC_bias|cnt_wid[3], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[13] , U_DAC_bias|cnt_wid[13], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[15] , U_DAC_bias|cnt_wid[15], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[19] , U_DAC_bias|cnt_wid[19], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[21] , U_DAC_bias|cnt_wid[21], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[22] , U_DAC_bias|cnt_wid[22], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[29] , U_DAC_bias|cnt_wid[29], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[3]~22 , U_ADC_loop|U_ADC_set|cnt_dly[3]~22, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add0~2 , U_ADC_loop|U_ADC_set|Add0~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[3]~38 , U_DAC_pulse|cnt_wid[3]~38, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[5]~42 , U_DAC_pulse|cnt_wid[5]~42, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[6]~44 , U_DAC_pulse|cnt_wid[6]~44, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[11]~54 , U_DAC_pulse|cnt_wid[11]~54, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[15]~62 , U_DAC_pulse|cnt_wid[15]~62, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[19]~70 , U_DAC_pulse|cnt_wid[19]~70, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[29]~90 , U_DAC_pulse|cnt_wid[29]~90, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[30]~92 , U_DAC_pulse|cnt_wid[30]~92, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[31]~94 , U_DAC_pulse|cnt_wid[31]~94, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add0~0 , U_DAC_pulse|Add0~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add0~2 , U_DAC_pulse|Add0~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add0~8 , U_DAC_pulse|Add0~8, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[1]~16 , U_UART_recv|U_Uart_rx|cnt_div[1]~16, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[11]~37 , U_UART_recv|U_Uart_rx|cnt_div[11]~37, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[3] , U_ADC_loop|U_ADC_set|cnt_dout[3], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add0~0 , U_Sig_dly|Add0~0, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add0~8 , U_Sig_dly|Add0~8, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add0~10 , U_Sig_dly|Add0~10, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~22 , U_Sig_dly|Add1~22, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~24 , U_Sig_dly|Add1~24, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~26 , U_Sig_dly|Add1~26, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~28 , U_Sig_dly|Add1~28, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~30 , U_Sig_dly|Add1~30, wr_ctrl, 1
instance = comp, \U_DAC_bias|Add0~0 , U_DAC_bias|Add0~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|Add0~2 , U_DAC_bias|Add0~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|Add0~4 , U_DAC_bias|Add0~4, wr_ctrl, 1
instance = comp, \U_DAC_bias|Add0~6 , U_DAC_bias|Add0~6, wr_ctrl, 1
instance = comp, \U_DAC_bias|Add0~8 , U_DAC_bias|Add0~8, wr_ctrl, 1
instance = comp, \U_DAC_bias|Add0~10 , U_DAC_bias|Add0~10, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[3]~38 , U_DAC_bias|cnt_wid[3]~38, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[13]~58 , U_DAC_bias|cnt_wid[13]~58, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[15]~62 , U_DAC_bias|cnt_wid[15]~62, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[19]~70 , U_DAC_bias|cnt_wid[19]~70, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[21]~74 , U_DAC_bias|cnt_wid[21]~74, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[22]~76 , U_DAC_bias|cnt_wid[22]~76, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[29]~90 , U_DAC_bias|cnt_wid[29]~90, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[3]~25 , U_ADC_loop|U_ADC_set|cnt_dout[3]~25, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[5] , U_UART_send|U_Uart_tx|data_buf[5], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[2] , U_UART_send|U_Uart_tx|data_buf[2], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[0] , U_UART_send|U_Uart_tx|data_buf[0], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Mux0~2 , U_UART_send|U_Uart_tx|Mux0~2, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[1] , U_UART_send|U_Uart_tx|data_buf[1], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Mux0~3 , U_UART_send|U_Uart_tx|Mux0~3, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[7] , U_UART_send|U_Uart_tx|data_buf[7], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector2~0 , U_DAC_pulse|U_DAC_driver|Selector2~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[10] , U_DAC_pulse|U_DAC_driver|data_buf[10], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[9] , U_DAC_pulse|U_DAC_driver|data_buf[9], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[11] , U_DAC_pulse|U_DAC_driver|data_buf[11], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~2 , U_DAC_pulse|U_DAC_driver|Selector3~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[8] , U_DAC_pulse|U_DAC_driver|data_buf[8], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~3 , U_DAC_pulse|U_DAC_driver|Selector3~3, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[12] , U_DAC_pulse|U_DAC_driver|data_buf[12], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[15] , U_DAC_pulse|U_DAC_driver|data_buf[15], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~4 , U_DAC_pulse|U_DAC_driver|Selector3~4, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~5 , U_DAC_pulse|U_DAC_driver|Selector3~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[5] , U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[4] , U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[6] , U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[7] , U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[7], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9, wr_ctrl, 1
instance = comp, \U_DAC_pulse|state_c.FALL , U_DAC_pulse|state_c.FALL, wr_ctrl, 1
instance = comp, \U_UART_recv|data[81] , U_UART_recv|data[81], wr_ctrl, 1
instance = comp, \U_UART_recv|data[83] , U_UART_recv|data[83], wr_ctrl, 1
instance = comp, \U_UART_recv|data[84] , U_UART_recv|data[84], wr_ctrl, 1
instance = comp, \U_UART_recv|data[85] , U_UART_recv|data[85], wr_ctrl, 1
instance = comp, \U_UART_send|Mux5~0 , U_UART_send|Mux5~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[8] , U_UART_send|U_Uart_tx|cnt_div[8], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[3] , U_UART_send|U_Uart_tx|cnt_div[3], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|en_idx~3 , U_UART_send|U_Uart_tx|en_idx~3, wr_ctrl, 1
instance = comp, \U_UART_send|Mux2~0 , U_UART_send|Mux2~0, wr_ctrl, 1
instance = comp, \U_UART_send|Mux0~0 , U_UART_send|Mux0~0, wr_ctrl, 1
instance = comp, \U_UART_send|Mux1~0 , U_UART_send|Mux1~0, wr_ctrl, 1
instance = comp, \U_UART_send|Mux7~0 , U_UART_send|Mux7~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[10] , U_DAC_pulse|da_data[10], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[9] , U_DAC_pulse|da_data[9], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[11] , U_DAC_pulse|da_data[11], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[8] , U_DAC_pulse|da_data[8], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[15] , U_DAC_pulse|da_data[15], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[3] , U_ADC_loop|ad_dly[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~1 , U_ADC_loop|U_ADC_set|Equal1~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[4] , U_ADC_loop|ad_dly[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[6] , U_ADC_loop|ad_dly[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~5 , U_ADC_loop|U_ADC_set|Equal1~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[10] , U_ADC_loop|ad_dly[10], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[12] , U_ADC_loop|ad_dly[12], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[13] , U_ADC_loop|ad_dly[13], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[14] , U_ADC_loop|ad_dly[14], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div[1] , U_ADC_loop|U_ADC_set|cnt_div[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|ShiftLeft0~1 , U_ADC_loop|U_ADC_set|ShiftLeft0~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~5 , U_ADC_loop|U_ADC_set|Selector0~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~14 , U_ADC_loop|U_ADC_set|Selector0~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE , U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2, wr_ctrl, 1
instance = comp, \U_UART_recv|data[13] , U_UART_recv|data[13], wr_ctrl, 1
instance = comp, \U_UART_recv|data[6] , U_UART_recv|data[6], wr_ctrl, 1
instance = comp, \U_UART_recv|data[5] , U_UART_recv|data[5], wr_ctrl, 1
instance = comp, \U_UART_recv|data[3] , U_UART_recv|data[3], wr_ctrl, 1
instance = comp, \U_UART_recv|data[19] , U_UART_recv|data[19], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~1 , U_DAC_pulse|Equal1~1, wr_ctrl, 1
instance = comp, \U_UART_recv|data[21] , U_UART_recv|data[21], wr_ctrl, 1
instance = comp, \U_UART_recv|data[22] , U_UART_recv|data[22], wr_ctrl, 1
instance = comp, \U_UART_recv|data[29] , U_UART_recv|data[29], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~8 , U_DAC_pulse|Equal1~8, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div[4] , U_DAC_pulse|cnt_div[4], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div[0] , U_DAC_pulse|cnt_div[0], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~12 , U_DAC_pulse|Equal1~12, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~17 , U_DAC_pulse|Equal1~17, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Selector3~0 , U_DAC_pulse|Selector3~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Selector3~1 , U_DAC_pulse|Selector3~1, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div~0 , U_UART_send|U_Uart_tx|cnt_div~0, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div[5] , U_Sig_dly|cnt_div[5], wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div[0] , U_Sig_dly|cnt_div[0], wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[15] , U_Sig_dly|cnt_dly[15], wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[14] , U_Sig_dly|cnt_dly[14], wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[13] , U_Sig_dly|cnt_dly[13], wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[12] , U_Sig_dly|cnt_dly[12], wr_ctrl, 1
instance = comp, \U_Sig_dly|sig_out~0 , U_Sig_dly|sig_out~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div[5] , U_DAC_bias|cnt_div[5], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div[4] , U_DAC_bias|cnt_div[4], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div[3] , U_DAC_bias|cnt_div[3], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div[2] , U_DAC_bias|cnt_div[2], wr_ctrl, 1
instance = comp, \U_DAC_bias|co_div~0 , U_DAC_bias|co_div~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~1 , U_DAC_bias|Equal1~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~7 , U_DAC_bias|Equal1~7, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~10 , U_DAC_bias|Equal1~10, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~11 , U_DAC_bias|Equal1~11, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~12 , U_DAC_bias|Equal1~12, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~13 , U_DAC_bias|Equal1~13, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~14 , U_DAC_bias|Equal1~14, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~17 , U_DAC_bias|Equal1~17, wr_ctrl, 1
instance = comp, \U_UART_recv|data[37] , U_UART_recv|data[37], wr_ctrl, 1
instance = comp, \U_UART_recv|data[39] , U_UART_recv|data[39], wr_ctrl, 1
instance = comp, \U_UART_recv|data[42] , U_UART_recv|data[42], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~4 , U_DAC_pulse|da_data~4, wr_ctrl, 1
instance = comp, \U_UART_recv|data[41] , U_UART_recv|data[41], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~5 , U_DAC_pulse|da_data~5, wr_ctrl, 1
instance = comp, \U_UART_recv|data[43] , U_UART_recv|data[43], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~6 , U_DAC_pulse|da_data~6, wr_ctrl, 1
instance = comp, \U_UART_recv|data[40] , U_UART_recv|data[40], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~7 , U_DAC_pulse|da_data~7, wr_ctrl, 1
instance = comp, \U_UART_recv|data[44] , U_UART_recv|data[44], wr_ctrl, 1
instance = comp, \U_UART_recv|data[34] , U_UART_recv|data[34], wr_ctrl, 1
instance = comp, \U_UART_recv|data[48] , U_UART_recv|data[48], wr_ctrl, 1
instance = comp, \U_UART_recv|data[74] , U_UART_recv|data[74], wr_ctrl, 1
instance = comp, \U_UART_recv|data[73] , U_UART_recv|data[73], wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~1 , U_ADC_loop|Mux0~1, wr_ctrl, 1
instance = comp, \U_UART_recv|data[70] , U_UART_recv|data[70], wr_ctrl, 1
instance = comp, \U_UART_recv|data[69] , U_UART_recv|data[69], wr_ctrl, 1
instance = comp, \U_UART_recv|data[68] , U_UART_recv|data[68], wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~3 , U_ADC_loop|Mux0~3, wr_ctrl, 1
instance = comp, \U_UART_recv|data[71] , U_UART_recv|data[71], wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~4 , U_ADC_loop|Mux0~4, wr_ctrl, 1
instance = comp, \U_UART_recv|data[66] , U_UART_recv|data[66], wr_ctrl, 1
instance = comp, \U_UART_recv|data[65] , U_UART_recv|data[65], wr_ctrl, 1
instance = comp, \U_UART_recv|data[64] , U_UART_recv|data[64], wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~5 , U_ADC_loop|Mux0~5, wr_ctrl, 1
instance = comp, \U_UART_recv|data[67] , U_UART_recv|data[67], wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~6 , U_ADC_loop|Mux0~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~7 , U_ADC_loop|Mux0~7, wr_ctrl, 1
instance = comp, \U_UART_recv|data[50] , U_UART_recv|data[50], wr_ctrl, 1
instance = comp, \U_UART_recv|data[51] , U_UART_recv|data[51], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~4 , U_ADC_loop|ad_dly~4, wr_ctrl, 1
instance = comp, \U_UART_recv|data[52] , U_UART_recv|data[52], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~5 , U_ADC_loop|ad_dly~5, wr_ctrl, 1
instance = comp, \U_UART_recv|data[54] , U_UART_recv|data[54], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~7 , U_ADC_loop|ad_dly~7, wr_ctrl, 1
instance = comp, \U_UART_recv|data[58] , U_UART_recv|data[58], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~11 , U_ADC_loop|ad_dly~11, wr_ctrl, 1
instance = comp, \U_UART_recv|data[60] , U_UART_recv|data[60], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~13 , U_ADC_loop|ad_dly~13, wr_ctrl, 1
instance = comp, \U_UART_recv|data[61] , U_UART_recv|data[61], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~14 , U_ADC_loop|ad_dly~14, wr_ctrl, 1
instance = comp, \U_UART_recv|data[62] , U_UART_recv|data[62], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~15 , U_ADC_loop|ad_dly~15, wr_ctrl, 1
instance = comp, \U_UART_recv|data[63] , U_UART_recv|data[63], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_start , U_ADC_loop|ad_start, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div~2 , U_ADC_loop|U_ADC_set|cnt_div~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT , U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|Add0~0 , U_ADC_loop|Add0~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|state_c.RISE , U_DAC_pulse|state_c.RISE, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div~1 , U_DAC_pulse|cnt_div~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|en_idx~1 , U_UART_recv|U_Uart_rx|en_idx~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Add1~0 , U_UART_recv|U_Uart_rx|Add1~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~6 , U_UART_recv|U_Uart_rx|Decoder0~6, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~4 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~4, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux8~1 , U_ADC_loop|U_ADC_set|Mux8~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux11~0 , U_ADC_loop|U_ADC_set|Mux11~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~16 , U_ADC_loop|U_ADC_set|Mux4~16, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div~0 , U_Sig_dly|cnt_div~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div~0 , U_DAC_bias|cnt_div~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div~1 , U_DAC_bias|cnt_div~1, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~8 , U_UART_recv|Decoder0~8, wr_ctrl, 1
instance = comp, \U_UART_recv|data[44]~11 , U_UART_recv|data[44]~11, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~12 , U_UART_recv|Decoder0~12, wr_ctrl, 1
instance = comp, \U_UART_recv|data[71]~15 , U_UART_recv|data[71]~15, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_idle , U_ADC_loop|ad_idle, wr_ctrl, 1
instance = comp, \U_ADC_loop|always2~0 , U_ADC_loop|always2~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Selector1~0 , U_DAC_pulse|Selector1~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|rx_buf2 , U_UART_recv|U_Uart_rx|rx_buf2, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~5 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~5, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_idle~0 , U_ADC_loop|ad_idle~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18, wr_ctrl, 1
instance = comp, \ad_sdo~input , ad_sdo~input, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[40]~feeder , U_UART_recv|data[40]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[48]~feeder , U_UART_recv|data[48]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[65]~feeder , U_UART_recv|data[65]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[41]~feeder , U_UART_recv|data[41]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[81]~feeder , U_UART_recv|data[81]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[42]~feeder , U_UART_recv|data[42]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[74]~feeder , U_UART_recv|data[74]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[34]~feeder , U_UART_recv|data[34]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[50]~feeder , U_UART_recv|data[50]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[83]~feeder , U_UART_recv|data[83]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[67]~feeder , U_UART_recv|data[67]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[43]~feeder , U_UART_recv|data[43]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[51]~feeder , U_UART_recv|data[51]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[52]~feeder , U_UART_recv|data[52]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[44]~feeder , U_UART_recv|data[44]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[60]~feeder , U_UART_recv|data[60]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[84]~feeder , U_UART_recv|data[84]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[85]~feeder , U_UART_recv|data[85]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[69]~feeder , U_UART_recv|data[69]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[37]~feeder , U_UART_recv|data[37]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[61]~feeder , U_UART_recv|data[61]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[54]~feeder , U_UART_recv|data[54]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[62]~feeder , U_UART_recv|data[62]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[71]~feeder , U_UART_recv|data[71]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[63]~feeder , U_UART_recv|data[63]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[39]~feeder , U_UART_recv|data[39]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[15]~feeder , U_DAC_pulse|da_data[15]~feeder, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder, wr_ctrl, 1
instance = comp, \tx~output , tx~output, wr_ctrl, 1
instance = comp, \da_csn[0]~output , da_csn[0]~output, wr_ctrl, 1
instance = comp, \da_csn[1]~output , da_csn[1]~output, wr_ctrl, 1
instance = comp, \da_sck~output , da_sck~output, wr_ctrl, 1
instance = comp, \da_sdi~output , da_sdi~output, wr_ctrl, 1
instance = comp, \da_ldn[0]~output , da_ldn[0]~output, wr_ctrl, 1
instance = comp, \da_ldn[1]~output , da_ldn[1]~output, wr_ctrl, 1
instance = comp, \ad_csn~output , ad_csn~output, wr_ctrl, 1
instance = comp, \ad_sck~output , ad_sck~output, wr_ctrl, 1
instance = comp, \ad_sdi~output , ad_sdi~output, wr_ctrl, 1
instance = comp, \trig~output , trig~output, wr_ctrl, 1
instance = comp, \sw[0]~output , sw[0]~output, wr_ctrl, 1
instance = comp, \sw[1]~output , sw[1]~output, wr_ctrl, 1
instance = comp, \sw[2]~output , sw[2]~output, wr_ctrl, 1
instance = comp, \sw[3]~output , sw[3]~output, wr_ctrl, 1
instance = comp, \sw[4]~output , sw[4]~output, wr_ctrl, 1
instance = comp, \sw[5]~output , sw[5]~output, wr_ctrl, 1
instance = comp, \sw[6]~output , sw[6]~output, wr_ctrl, 1
instance = comp, \sw[7]~output , sw[7]~output, wr_ctrl, 1
instance = comp, \sw[8]~output , sw[8]~output, wr_ctrl, 1
instance = comp, \led[0]~output , led[0]~output, wr_ctrl, 1
instance = comp, \led[1]~output , led[1]~output, wr_ctrl, 1
instance = comp, \led[2]~output , led[2]~output, wr_ctrl, 1
instance = comp, \led[3]~output , led[3]~output, wr_ctrl, 1
instance = comp, \clk~input , clk~input, wr_ctrl, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~0 , U_UART_send|U_Uart_tx|Add0~0, wr_ctrl, 1
instance = comp, \rst_n~input , rst_n~input, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx~0 , U_UART_send|U_Uart_tx|cnt_idx~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx[1] , U_UART_send|U_Uart_tx|cnt_idx[1], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add1~0 , U_UART_send|U_Uart_tx|Add1~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx~2 , U_UART_send|U_Uart_tx|cnt_idx~2, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx[3] , U_UART_send|U_Uart_tx|cnt_idx[3], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|done~0 , U_UART_send|U_Uart_tx|done~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx[0]~3 , U_UART_send|U_Uart_tx|cnt_idx[0]~3, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx[0] , U_UART_send|U_Uart_tx|cnt_idx[0], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|done , U_UART_send|U_Uart_tx|done, wr_ctrl, 1
instance = comp, \U_UART_send|cnt_num[0]~1 , U_UART_send|cnt_num[0]~1, wr_ctrl, 1
instance = comp, \U_UART_send|cnt_num[0] , U_UART_send|cnt_num[0], wr_ctrl, 1
instance = comp, \U_UART_send|tx_start~0 , U_UART_send|tx_start~0, wr_ctrl, 1
instance = comp, \U_UART_send|cnt_num~0 , U_UART_send|cnt_num~0, wr_ctrl, 1
instance = comp, \U_UART_send|cnt_num[1] , U_UART_send|cnt_num[1], wr_ctrl, 1
instance = comp, \U_UART_send|tx_start~1 , U_UART_send|tx_start~1, wr_ctrl, 1
instance = comp, \U_UART_send|tx_start , U_UART_send|tx_start, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|idle~0 , U_UART_send|U_Uart_tx|idle~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|idle , U_UART_send|U_Uart_tx|idle, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[0] , U_UART_send|U_Uart_tx|cnt_div[0], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~2 , U_UART_send|U_Uart_tx|Add0~2, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div~4 , U_UART_send|U_Uart_tx|cnt_div~4, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[1] , U_UART_send|U_Uart_tx|cnt_div[1], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~4 , U_UART_send|U_Uart_tx|Add0~4, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[2] , U_UART_send|U_Uart_tx|cnt_div[2], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~8 , U_UART_send|U_Uart_tx|Add0~8, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div~3 , U_UART_send|U_Uart_tx|cnt_div~3, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[4] , U_UART_send|U_Uart_tx|cnt_div[4], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~10 , U_UART_send|U_Uart_tx|Add0~10, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~12 , U_UART_send|U_Uart_tx|Add0~12, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[6] , U_UART_send|U_Uart_tx|cnt_div[6], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~14 , U_UART_send|U_Uart_tx|Add0~14, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div~1 , U_UART_send|U_Uart_tx|cnt_div~1, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[7] , U_UART_send|U_Uart_tx|cnt_div[7], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~18 , U_UART_send|U_Uart_tx|Add0~18, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[9] , U_UART_send|U_Uart_tx|cnt_div[9], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|en_idx~1 , U_UART_send|U_Uart_tx|en_idx~1, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div~2 , U_UART_send|U_Uart_tx|cnt_div~2, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[5] , U_UART_send|U_Uart_tx|cnt_div[5], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|en_idx~2 , U_UART_send|U_Uart_tx|en_idx~2, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~20 , U_UART_send|U_Uart_tx|Add0~20, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[10] , U_UART_send|U_Uart_tx|cnt_div[10], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~22 , U_UART_send|U_Uart_tx|Add0~22, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[11] , U_UART_send|U_Uart_tx|cnt_div[11], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Add0~24 , U_UART_send|U_Uart_tx|Add0~24, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_div[12] , U_UART_send|U_Uart_tx|cnt_div[12], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|en_idx~0 , U_UART_send|U_Uart_tx|en_idx~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|en_idx~4 , U_UART_send|U_Uart_tx|en_idx~4, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx[2]~1 , U_UART_send|U_Uart_tx|cnt_idx[2]~1, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|cnt_idx[2] , U_UART_send|U_Uart_tx|cnt_idx[2], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|always3~0 , U_UART_send|U_Uart_tx|always3~0, wr_ctrl, 1
instance = comp, \U_UART_send|co_num~0 , U_UART_send|co_num~0, wr_ctrl, 1
instance = comp, \U_UART_send|idle~0 , U_UART_send|idle~0, wr_ctrl, 1
instance = comp, \U_UART_send|idle , U_UART_send|idle, wr_ctrl, 1
instance = comp, \rx~input , rx~input, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|rx_buf0~feeder , U_UART_recv|U_Uart_rx|rx_buf0~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[0]~14 , U_UART_recv|U_Uart_rx|cnt_div[0]~14, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[5]~25 , U_UART_recv|U_Uart_rx|cnt_div[5]~25, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[6]~27 , U_UART_recv|U_Uart_rx|cnt_div[6]~27, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[1]~1 , U_UART_recv|U_Uart_rx|cnt_idx[1]~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[3]~2 , U_UART_recv|U_Uart_rx|cnt_idx[3]~2, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[3] , U_UART_recv|U_Uart_rx|cnt_idx[3], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[1]~4 , U_UART_recv|U_Uart_rx|cnt_idx[1]~4, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[1] , U_UART_recv|U_Uart_rx|cnt_idx[1], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[2]~3 , U_UART_recv|U_Uart_rx|cnt_idx[2]~3, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[2] , U_UART_recv|U_Uart_rx|cnt_idx[2], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Equal2~0 , U_UART_recv|U_Uart_rx|Equal2~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|done , U_UART_recv|U_Uart_rx|done, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|idle~0 , U_UART_recv|U_Uart_rx|idle~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|idle , U_UART_recv|U_Uart_rx|idle, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[7]~24 , U_UART_recv|U_Uart_rx|cnt_div[7]~24, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[6] , U_UART_recv|U_Uart_rx|cnt_div[6], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[7]~29 , U_UART_recv|U_Uart_rx|cnt_div[7]~29, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[7] , U_UART_recv|U_Uart_rx|cnt_div[7], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[8]~31 , U_UART_recv|U_Uart_rx|cnt_div[8]~31, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[8] , U_UART_recv|U_Uart_rx|cnt_div[8], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[9]~33 , U_UART_recv|U_Uart_rx|cnt_div[9]~33, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[10]~35 , U_UART_recv|U_Uart_rx|cnt_div[10]~35, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[10] , U_UART_recv|U_Uart_rx|cnt_div[10], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[12]~39 , U_UART_recv|U_Uart_rx|cnt_div[12]~39, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[12] , U_UART_recv|U_Uart_rx|cnt_div[12], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[9] , U_UART_recv|U_Uart_rx|cnt_div[9], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Equal1~1 , U_UART_recv|U_Uart_rx|Equal1~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[4]~22 , U_UART_recv|U_Uart_rx|cnt_div[4]~22, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[4] , U_UART_recv|U_Uart_rx|cnt_div[4], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Equal1~0 , U_UART_recv|U_Uart_rx|Equal1~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[3]~20 , U_UART_recv|U_Uart_rx|cnt_div[3]~20, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[3] , U_UART_recv|U_Uart_rx|cnt_div[3], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|en_idx~0 , U_UART_recv|U_Uart_rx|en_idx~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|en_idx~2 , U_UART_recv|U_Uart_rx|en_idx~2, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[7]~13 , U_UART_recv|U_Uart_rx|cnt_div[7]~13, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[0] , U_UART_recv|U_Uart_rx|cnt_div[0], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[2]~18 , U_UART_recv|U_Uart_rx|cnt_div[2]~18, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[2] , U_UART_recv|U_Uart_rx|cnt_div[2], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_div[5] , U_UART_recv|U_Uart_rx|cnt_div[5], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Equal1~2 , U_UART_recv|U_Uart_rx|Equal1~2, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Equal1~3 , U_UART_recv|U_Uart_rx|Equal1~3, wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num~2 , U_UART_recv|cnt_num~2, wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num[1] , U_UART_recv|cnt_num[1], wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num~1 , U_UART_recv|cnt_num~1, wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num[2] , U_UART_recv|cnt_num[2], wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num[0]~3 , U_UART_recv|cnt_num[0]~3, wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num[0] , U_UART_recv|cnt_num[0], wr_ctrl, 1
instance = comp, \U_UART_recv|Add1~0 , U_UART_recv|Add1~0, wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num~0 , U_UART_recv|cnt_num~0, wr_ctrl, 1
instance = comp, \U_UART_recv|cnt_num[3] , U_UART_recv|cnt_num[3], wr_ctrl, 1
instance = comp, \U_UART_recv|co_num~0 , U_UART_recv|co_num~0, wr_ctrl, 1
instance = comp, \U_UART_recv|co_num , U_UART_recv|co_num, wr_ctrl, 1
instance = comp, \U_UART_recv|wren , U_UART_recv|wren, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~0 , U_DAC_pulse|U_DAC_driver|Add0~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~2 , U_DAC_pulse|U_DAC_driver|Add0~2, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~0 , U_Sig_dly|Add1~0, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly~0 , U_Sig_dly|cnt_dly~0, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add0~2 , U_Sig_dly|Add0~2, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div~2 , U_Sig_dly|cnt_div~2, wr_ctrl, 1
instance = comp, \U_Sig_dly|idle~0 , U_Sig_dly|idle~0, wr_ctrl, 1
instance = comp, \U_Sig_dly|idle , U_Sig_dly|idle, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div[1] , U_Sig_dly|cnt_div[1], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add0~4 , U_Sig_dly|Add0~4, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div[2] , U_Sig_dly|cnt_div[2], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add0~6 , U_Sig_dly|Add0~6, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div[3] , U_Sig_dly|cnt_div[3], wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div~1 , U_Sig_dly|cnt_div~1, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_div[4] , U_Sig_dly|cnt_div[4], wr_ctrl, 1
instance = comp, \U_Sig_dly|co_div~0 , U_Sig_dly|co_div~0, wr_ctrl, 1
instance = comp, \U_Sig_dly|co_div~1 , U_Sig_dly|co_div~1, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[0] , U_Sig_dly|cnt_dly[0], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~2 , U_Sig_dly|Add1~2, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[1] , U_Sig_dly|cnt_dly[1], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~4 , U_Sig_dly|Add1~4, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[2] , U_Sig_dly|cnt_dly[2], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~6 , U_Sig_dly|Add1~6, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[3] , U_Sig_dly|cnt_dly[3], wr_ctrl, 1
instance = comp, \U_Sig_dly|sig_out~4 , U_Sig_dly|sig_out~4, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~8 , U_Sig_dly|Add1~8, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[4] , U_Sig_dly|cnt_dly[4], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~10 , U_Sig_dly|Add1~10, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[5] , U_Sig_dly|cnt_dly[5], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~12 , U_Sig_dly|Add1~12, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[6] , U_Sig_dly|cnt_dly[6], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~14 , U_Sig_dly|Add1~14, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[7] , U_Sig_dly|cnt_dly[7], wr_ctrl, 1
instance = comp, \U_Sig_dly|sig_out~3 , U_Sig_dly|sig_out~3, wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~16 , U_Sig_dly|Add1~16, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[8] , U_Sig_dly|cnt_dly[8], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~18 , U_Sig_dly|Add1~18, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[9] , U_Sig_dly|cnt_dly[9], wr_ctrl, 1
instance = comp, \U_Sig_dly|Add1~20 , U_Sig_dly|Add1~20, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[10] , U_Sig_dly|cnt_dly[10], wr_ctrl, 1
instance = comp, \U_Sig_dly|sig_out~1 , U_Sig_dly|sig_out~1, wr_ctrl, 1
instance = comp, \U_Sig_dly|cnt_dly[11] , U_Sig_dly|cnt_dly[11], wr_ctrl, 1
instance = comp, \U_Sig_dly|sig_out~2 , U_Sig_dly|sig_out~2, wr_ctrl, 1
instance = comp, \U_Sig_dly|sig_out~5 , U_Sig_dly|sig_out~5, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Selector0~0 , U_DAC_pulse|Selector0~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|state_c.IDLE , U_DAC_pulse|state_c.IDLE, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[0]~32 , U_DAC_pulse|cnt_wid[0]~32, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[27]~86 , U_DAC_pulse|cnt_wid[27]~86, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[28]~88 , U_DAC_pulse|cnt_wid[28]~88, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div~2 , U_DAC_pulse|cnt_div~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~0 , U_DAC_pulse|Add2~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~2 , U_UART_recv|U_Uart_rx|Decoder0~2, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[1]~1 , U_UART_recv|U_Uart_rx|data[1]~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[1] , U_UART_recv|U_Uart_rx|data[1], wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~5 , U_UART_recv|Decoder0~5, wr_ctrl, 1
instance = comp, \U_UART_recv|data[1]~7 , U_UART_recv|data[1]~7, wr_ctrl, 1
instance = comp, \U_UART_recv|data[1] , U_UART_recv|data[1], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~2 , U_DAC_pulse|Add2~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~11 , U_DAC_pulse|Equal1~11, wr_ctrl, 1
instance = comp, \U_UART_recv|data[4] , U_UART_recv|data[4], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~3 , U_UART_recv|U_Uart_rx|Decoder0~3, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[2]~2 , U_UART_recv|U_Uart_rx|data[2]~2, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[2] , U_UART_recv|U_Uart_rx|data[2], wr_ctrl, 1
instance = comp, \U_UART_recv|data[2] , U_UART_recv|data[2], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~8 , U_DAC_pulse|Add2~8, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~10 , U_DAC_pulse|Add2~10, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~13 , U_DAC_pulse|Equal1~13, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~12 , U_DAC_pulse|Add2~12, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Equal2~1 , U_UART_recv|U_Uart_rx|Equal2~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[0]~0 , U_UART_recv|U_Uart_rx|cnt_idx[0]~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|cnt_idx[0] , U_UART_recv|U_Uart_rx|cnt_idx[0], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~4 , U_UART_recv|U_Uart_rx|Decoder0~4, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[7]~7 , U_UART_recv|U_Uart_rx|data[7]~7, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[7] , U_UART_recv|U_Uart_rx|data[7], wr_ctrl, 1
instance = comp, \U_UART_recv|data[7] , U_UART_recv|data[7], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~14 , U_DAC_pulse|Add2~14, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~14 , U_DAC_pulse|Equal1~14, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~15 , U_DAC_pulse|Equal1~15, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~0 , U_UART_recv|U_Uart_rx|Decoder0~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[0]~0 , U_UART_recv|U_Uart_rx|data[0]~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[0] , U_UART_recv|U_Uart_rx|data[0], wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~6 , U_UART_recv|Decoder0~6, wr_ctrl, 1
instance = comp, \U_UART_recv|data[75]~0 , U_UART_recv|data[75]~0, wr_ctrl, 1
instance = comp, \U_UART_recv|data[24]~9 , U_UART_recv|data[24]~9, wr_ctrl, 1
instance = comp, \U_UART_recv|data[24] , U_UART_recv|data[24], wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~3 , U_UART_recv|Decoder0~3, wr_ctrl, 1
instance = comp, \U_UART_recv|data[16]~5 , U_UART_recv|data[16]~5, wr_ctrl, 1
instance = comp, \U_UART_recv|data[23] , U_UART_recv|data[23], wr_ctrl, 1
instance = comp, \U_UART_recv|data[20] , U_UART_recv|data[20], wr_ctrl, 1
instance = comp, \U_UART_recv|data[18] , U_UART_recv|data[18], wr_ctrl, 1
instance = comp, \U_UART_recv|data[17] , U_UART_recv|data[17], wr_ctrl, 1
instance = comp, \U_UART_recv|data[16] , U_UART_recv|data[16], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[6]~6 , U_UART_recv|U_Uart_rx|data[6]~6, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[6] , U_UART_recv|U_Uart_rx|data[6], wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~4 , U_UART_recv|Decoder0~4, wr_ctrl, 1
instance = comp, \U_UART_recv|data[8]~6 , U_UART_recv|data[8]~6, wr_ctrl, 1
instance = comp, \U_UART_recv|data[14] , U_UART_recv|data[14], wr_ctrl, 1
instance = comp, \U_UART_recv|data[12] , U_UART_recv|data[12], wr_ctrl, 1
instance = comp, \U_UART_recv|data[10] , U_UART_recv|data[10], wr_ctrl, 1
instance = comp, \U_UART_recv|data[9] , U_UART_recv|data[9], wr_ctrl, 1
instance = comp, \U_UART_recv|data[8] , U_UART_recv|data[8], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~16 , U_DAC_pulse|Add2~16, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~18 , U_DAC_pulse|Add2~18, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~24 , U_DAC_pulse|Add2~24, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~26 , U_DAC_pulse|Add2~26, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~28 , U_DAC_pulse|Add2~28, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~30 , U_DAC_pulse|Add2~30, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~32 , U_DAC_pulse|Add2~32, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~34 , U_DAC_pulse|Add2~34, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~42 , U_DAC_pulse|Add2~42, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~44 , U_DAC_pulse|Add2~44, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~46 , U_DAC_pulse|Add2~46, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~48 , U_DAC_pulse|Add2~48, wr_ctrl, 1
instance = comp, \U_UART_recv|data[25] , U_UART_recv|data[25], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~50 , U_DAC_pulse|Add2~50, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~5 , U_DAC_pulse|Equal1~5, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~7 , U_DAC_pulse|Equal1~7, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~0 , U_DAC_pulse|Equal1~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[21]~74 , U_DAC_pulse|cnt_wid[21]~74, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[21] , U_DAC_pulse|cnt_wid[21], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~2 , U_DAC_pulse|Equal1~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[22]~76 , U_DAC_pulse|cnt_wid[22]~76, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[22] , U_DAC_pulse|cnt_wid[22], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~3 , U_DAC_pulse|Equal1~3, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~4 , U_DAC_pulse|Equal1~4, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~10 , U_DAC_pulse|Equal1~10, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add0~4 , U_DAC_pulse|Add0~4, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div[2] , U_DAC_pulse|cnt_div[2], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add0~6 , U_DAC_pulse|Add0~6, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div[3] , U_DAC_pulse|cnt_div[3], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add0~10 , U_DAC_pulse|Add0~10, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div~0 , U_DAC_pulse|cnt_div~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div[5] , U_DAC_pulse|cnt_div[5], wr_ctrl, 1
instance = comp, \U_DAC_pulse|co_div~0 , U_DAC_pulse|co_div~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|co_div~1 , U_DAC_pulse|co_div~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Selector2~0 , U_DAC_pulse|Selector2~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Selector2~1 , U_DAC_pulse|Selector2~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|state_c.WAIT , U_DAC_pulse|state_c.WAIT, wr_ctrl, 1
instance = comp, \U_DAC_pulse|en_div , U_DAC_pulse|en_div, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_div[1] , U_DAC_pulse|cnt_div[1], wr_ctrl, 1
instance = comp, \U_DAC_pulse|co_div , U_DAC_pulse|co_div, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[28] , U_DAC_pulse|cnt_wid[28], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[30] , U_DAC_pulse|cnt_wid[30], wr_ctrl, 1
instance = comp, \U_UART_recv|data[31]~feeder , U_UART_recv|data[31]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[31] , U_UART_recv|data[31], wr_ctrl, 1
instance = comp, \U_UART_recv|data[30] , U_UART_recv|data[30], wr_ctrl, 1
instance = comp, \U_UART_recv|data[28] , U_UART_recv|data[28], wr_ctrl, 1
instance = comp, \U_UART_recv|data[26] , U_UART_recv|data[26], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~52 , U_DAC_pulse|Add2~52, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~54 , U_DAC_pulse|Add2~54, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~60 , U_DAC_pulse|Add2~60, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Add2~62 , U_DAC_pulse|Add2~62, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~9 , U_DAC_pulse|Equal1~9, wr_ctrl, 1
instance = comp, \U_DAC_pulse|co_wid~0 , U_DAC_pulse|co_wid~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|co_wid , U_DAC_pulse|co_wid, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[0] , U_DAC_pulse|cnt_wid[0], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[1]~34 , U_DAC_pulse|cnt_wid[1]~34, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[1] , U_DAC_pulse|cnt_wid[1], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[2]~36 , U_DAC_pulse|cnt_wid[2]~36, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[2] , U_DAC_pulse|cnt_wid[2], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[4]~40 , U_DAC_pulse|cnt_wid[4]~40, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[4] , U_DAC_pulse|cnt_wid[4], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[7]~46 , U_DAC_pulse|cnt_wid[7]~46, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[7] , U_DAC_pulse|cnt_wid[7], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[8]~48 , U_DAC_pulse|cnt_wid[8]~48, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[8] , U_DAC_pulse|cnt_wid[8], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[9]~50 , U_DAC_pulse|cnt_wid[9]~50, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[9] , U_DAC_pulse|cnt_wid[9], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[10]~52 , U_DAC_pulse|cnt_wid[10]~52, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[10] , U_DAC_pulse|cnt_wid[10], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[12]~56 , U_DAC_pulse|cnt_wid[12]~56, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[12] , U_DAC_pulse|cnt_wid[12], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[13]~58 , U_DAC_pulse|cnt_wid[13]~58, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[14]~60 , U_DAC_pulse|cnt_wid[14]~60, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[14] , U_DAC_pulse|cnt_wid[14], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[16]~64 , U_DAC_pulse|cnt_wid[16]~64, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[16] , U_DAC_pulse|cnt_wid[16], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[17]~66 , U_DAC_pulse|cnt_wid[17]~66, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[17] , U_DAC_pulse|cnt_wid[17], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[18]~68 , U_DAC_pulse|cnt_wid[18]~68, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[18] , U_DAC_pulse|cnt_wid[18], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[20]~72 , U_DAC_pulse|cnt_wid[20]~72, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[20] , U_DAC_pulse|cnt_wid[20], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[23]~78 , U_DAC_pulse|cnt_wid[23]~78, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[23] , U_DAC_pulse|cnt_wid[23], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[24]~80 , U_DAC_pulse|cnt_wid[24]~80, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[24] , U_DAC_pulse|cnt_wid[24], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[25]~82 , U_DAC_pulse|cnt_wid[25]~82, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[25] , U_DAC_pulse|cnt_wid[25], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[26]~84 , U_DAC_pulse|cnt_wid[26]~84, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[26] , U_DAC_pulse|cnt_wid[26], wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[27] , U_DAC_pulse|cnt_wid[27], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~6 , U_DAC_pulse|Equal1~6, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~16 , U_DAC_pulse|Equal1~16, wr_ctrl, 1
instance = comp, \U_DAC_pulse|cnt_wid[13] , U_DAC_pulse|cnt_wid[13], wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~18 , U_DAC_pulse|Equal1~18, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~19 , U_DAC_pulse|Equal1~19, wr_ctrl, 1
instance = comp, \U_DAC_pulse|Equal1~20 , U_DAC_pulse|Equal1~20, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_start~0 , U_DAC_pulse|da_start~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_start~1 , U_DAC_pulse|da_start~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_start~2 , U_DAC_pulse|da_start~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_start~3 , U_DAC_pulse|da_start~3, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_start , U_DAC_pulse|da_start, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|idle~0 , U_DAC_pulse|U_DAC_driver|idle~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|idle , U_DAC_pulse|U_DAC_driver|idle, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[1] , U_DAC_pulse|U_DAC_driver|cnt_step[1], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~4 , U_DAC_pulse|U_DAC_driver|Add0~4, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step~1 , U_DAC_pulse|U_DAC_driver|cnt_step~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[2] , U_DAC_pulse|U_DAC_driver|cnt_step[2], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~8 , U_DAC_pulse|U_DAC_driver|Add0~8, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~10 , U_DAC_pulse|U_DAC_driver|Add0~10, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[5] , U_DAC_pulse|U_DAC_driver|cnt_step[5], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[4] , U_DAC_pulse|U_DAC_driver|cnt_step[4], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Add0~12 , U_DAC_pulse|U_DAC_driver|Add0~12, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step~2 , U_DAC_pulse|U_DAC_driver|cnt_step~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[6] , U_DAC_pulse|U_DAC_driver|cnt_step[6], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|done~0 , U_DAC_pulse|U_DAC_driver|done~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step~3 , U_DAC_pulse|U_DAC_driver|cnt_step~3, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[0] , U_DAC_pulse|U_DAC_driver|cnt_step[0], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|done~1 , U_DAC_pulse|U_DAC_driver|done~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step~0 , U_DAC_pulse|U_DAC_driver|cnt_step~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cnt_step[3] , U_DAC_pulse|U_DAC_driver|cnt_step[3], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|done , U_DAC_pulse|U_DAC_driver|done, wr_ctrl, 1
instance = comp, \idle~0 , idle~0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|rx_buf0 , U_UART_recv|U_Uart_rx|rx_buf0, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|rx_buf1~feeder , U_UART_recv|U_Uart_rx|rx_buf1~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|rx_buf1 , U_UART_recv|U_Uart_rx|rx_buf1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~1 , U_UART_recv|U_Uart_rx|Decoder0~1, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[4]~4 , U_UART_recv|U_Uart_rx|data[4]~4, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[4] , U_UART_recv|U_Uart_rx|data[4], wr_ctrl, 1
instance = comp, \U_UART_recv|data[76]~feeder , U_UART_recv|data[76]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~2 , U_UART_recv|Decoder0~2, wr_ctrl, 1
instance = comp, \U_UART_recv|data[75]~4 , U_UART_recv|data[75]~4, wr_ctrl, 1
instance = comp, \U_UART_recv|data[76] , U_UART_recv|data[76], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[5]~5 , U_UART_recv|U_Uart_rx|data[5]~5, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[5] , U_UART_recv|U_Uart_rx|data[5], wr_ctrl, 1
instance = comp, \U_UART_recv|data[77] , U_UART_recv|data[77], wr_ctrl, 1
instance = comp, \U_UART_recv|data[78] , U_UART_recv|data[78], wr_ctrl, 1
instance = comp, \U_UART_recv|data[79] , U_UART_recv|data[79], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~6 , U_ADC_loop|U_ADC_set|Selector0~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[0]~8 , U_ADC_loop|U_ADC_set|cnt_num[0]~8, wr_ctrl, 1
instance = comp, \ad_eoc~input , ad_eoc~input, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder , U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0 , U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder , U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1 , U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder , U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2 , U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder , U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|done , U_ADC_loop|U_ADC_set|U_ADC_driver|done, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[0] , U_ADC_loop|U_ADC_set|cnt_num[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~7 , U_ADC_loop|U_ADC_set|Selector0~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[1]~10 , U_ADC_loop|U_ADC_set|cnt_num[1]~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[1] , U_ADC_loop|U_ADC_set|cnt_num[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[2]~12 , U_ADC_loop|U_ADC_set|cnt_num[2]~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[2] , U_ADC_loop|U_ADC_set|cnt_num[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~8 , U_ADC_loop|U_ADC_set|Selector0~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[3]~14 , U_ADC_loop|U_ADC_set|cnt_num[3]~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[3] , U_ADC_loop|U_ADC_set|cnt_num[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[4]~16 , U_ADC_loop|U_ADC_set|cnt_num[4]~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[4] , U_ADC_loop|U_ADC_set|cnt_num[4], wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|Decoder0~5 , U_UART_recv|U_Uart_rx|Decoder0~5, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[3]~3 , U_UART_recv|U_Uart_rx|data[3]~3, wr_ctrl, 1
instance = comp, \U_UART_recv|U_Uart_rx|data[3] , U_UART_recv|U_Uart_rx|data[3], wr_ctrl, 1
instance = comp, \U_UART_recv|data[75] , U_UART_recv|data[75], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|ShiftLeft0~0 , U_ADC_loop|U_ADC_set|ShiftLeft0~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~4 , U_ADC_loop|U_ADC_set|Selector0~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~9 , U_ADC_loop|U_ADC_set|Selector0~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~20 , U_ADC_loop|U_ADC_set|Selector0~20, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~21 , U_ADC_loop|U_ADC_set|Selector0~21, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[5]~18 , U_ADC_loop|U_ADC_set|cnt_num[5]~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[6]~20 , U_ADC_loop|U_ADC_set|cnt_num[6]~20, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[6] , U_ADC_loop|U_ADC_set|cnt_num[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[7]~22 , U_ADC_loop|U_ADC_set|cnt_num[7]~22, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[7] , U_ADC_loop|U_ADC_set|cnt_num[7], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_num[5] , U_ADC_loop|U_ADC_set|cnt_num[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~18 , U_ADC_loop|U_ADC_set|Selector0~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~19 , U_ADC_loop|U_ADC_set|Selector0~19, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~10 , U_ADC_loop|U_ADC_set|Selector0~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~11 , U_ADC_loop|U_ADC_set|Selector0~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~12 , U_ADC_loop|U_ADC_set|Selector0~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~13 , U_ADC_loop|U_ADC_set|Selector0~13, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~15 , U_ADC_loop|U_ADC_set|Selector0~15, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector2~0 , U_ADC_loop|U_ADC_set|Selector2~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[3]~3 , U_ADC_loop|cnt_chan[3]~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[3] , U_ADC_loop|cnt_chan[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[0]~1 , U_ADC_loop|cnt_chan[0]~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[0] , U_ADC_loop|cnt_chan[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[2]~2 , U_ADC_loop|cnt_chan[2]~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[2] , U_ADC_loop|cnt_chan[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|co_chan~1 , U_ADC_loop|co_chan~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[1]~0 , U_ADC_loop|cnt_chan[1]~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|cnt_chan[1] , U_ADC_loop|cnt_chan[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|co_chan~0 , U_ADC_loop|co_chan~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|idle~0 , U_ADC_loop|idle~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|idle , U_ADC_loop|idle, wr_ctrl, 1
instance = comp, \U_UART_recv|data[72] , U_UART_recv|data[72], wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~0 , U_ADC_loop|Mux0~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|Mux0~2 , U_ADC_loop|Mux0~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|en_chan~0 , U_ADC_loop|en_chan~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~0 , U_ADC_loop|ad_dly~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[9]~1 , U_ADC_loop|ad_dly[9]~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[0] , U_ADC_loop|ad_dly[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~0 , U_ADC_loop|U_ADC_set|Add2~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[0]~16 , U_ADC_loop|U_ADC_set|cnt_dly[0]~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add0~0 , U_ADC_loop|U_ADC_set|Add0~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~17 , U_ADC_loop|U_ADC_set|Selector0~17, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|state_c.IDLE , U_ADC_loop|U_ADC_set|state_c.IDLE, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add0~6 , U_ADC_loop|U_ADC_set|Add0~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add0~8 , U_ADC_loop|U_ADC_set|Add0~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div~1 , U_ADC_loop|U_ADC_set|cnt_div~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div[4] , U_ADC_loop|U_ADC_set|cnt_div[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add0~10 , U_ADC_loop|U_ADC_set|Add0~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div~0 , U_ADC_loop|U_ADC_set|cnt_div~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div[5] , U_ADC_loop|U_ADC_set|cnt_div[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector1~0 , U_ADC_loop|U_ADC_set|Selector1~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add0~4 , U_ADC_loop|U_ADC_set|Add0~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div[2] , U_ADC_loop|U_ADC_set|cnt_div[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[1]~18 , U_ADC_loop|U_ADC_set|cnt_dly[1]~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[1] , U_ADC_loop|U_ADC_set|cnt_dly[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[2]~20 , U_ADC_loop|U_ADC_set|cnt_dly[2]~20, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[2] , U_ADC_loop|U_ADC_set|cnt_dly[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[4]~24 , U_ADC_loop|U_ADC_set|cnt_dly[4]~24, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[4] , U_ADC_loop|U_ADC_set|cnt_dly[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[5]~26 , U_ADC_loop|U_ADC_set|cnt_dly[5]~26, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[6]~28 , U_ADC_loop|U_ADC_set|cnt_dly[6]~28, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[7]~30 , U_ADC_loop|U_ADC_set|cnt_dly[7]~30, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[7] , U_ADC_loop|U_ADC_set|cnt_dly[7], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[8]~32 , U_ADC_loop|U_ADC_set|cnt_dly[8]~32, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[8] , U_ADC_loop|U_ADC_set|cnt_dly[8], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[9]~34 , U_ADC_loop|U_ADC_set|cnt_dly[9]~34, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[9] , U_ADC_loop|U_ADC_set|cnt_dly[9], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[10]~36 , U_ADC_loop|U_ADC_set|cnt_dly[10]~36, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[10] , U_ADC_loop|U_ADC_set|cnt_dly[10], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[11]~38 , U_ADC_loop|U_ADC_set|cnt_dly[11]~38, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[12]~40 , U_ADC_loop|U_ADC_set|cnt_dly[12]~40, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[12] , U_ADC_loop|U_ADC_set|cnt_dly[12], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[13]~42 , U_ADC_loop|U_ADC_set|cnt_dly[13]~42, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[14]~44 , U_ADC_loop|U_ADC_set|cnt_dly[14]~44, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[14] , U_ADC_loop|U_ADC_set|cnt_dly[14], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[15]~46 , U_ADC_loop|U_ADC_set|cnt_dly[15]~46, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[15] , U_ADC_loop|U_ADC_set|cnt_dly[15], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~16 , U_ADC_loop|ad_dly~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[15] , U_ADC_loop|ad_dly[15], wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~13 , U_UART_recv|Decoder0~13, wr_ctrl, 1
instance = comp, \U_UART_recv|data[56]~16 , U_UART_recv|data[56]~16, wr_ctrl, 1
instance = comp, \U_UART_recv|data[59] , U_UART_recv|data[59], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~12 , U_ADC_loop|ad_dly~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[11] , U_ADC_loop|ad_dly[11], wr_ctrl, 1
instance = comp, \U_UART_recv|data[57] , U_UART_recv|data[57], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~10 , U_ADC_loop|ad_dly~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[9] , U_ADC_loop|ad_dly[9], wr_ctrl, 1
instance = comp, \U_UART_recv|data[56] , U_UART_recv|data[56], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~9 , U_ADC_loop|ad_dly~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[8] , U_ADC_loop|ad_dly[8], wr_ctrl, 1
instance = comp, \U_UART_recv|data[55]~feeder , U_UART_recv|data[55]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~11 , U_UART_recv|Decoder0~11, wr_ctrl, 1
instance = comp, \U_UART_recv|data[48]~14 , U_UART_recv|data[48]~14, wr_ctrl, 1
instance = comp, \U_UART_recv|data[55] , U_UART_recv|data[55], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~8 , U_ADC_loop|ad_dly~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[7] , U_ADC_loop|ad_dly[7], wr_ctrl, 1
instance = comp, \U_UART_recv|data[53]~feeder , U_UART_recv|data[53]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[53] , U_UART_recv|data[53], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~6 , U_ADC_loop|ad_dly~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[5] , U_ADC_loop|ad_dly[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~3 , U_ADC_loop|ad_dly~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[2] , U_ADC_loop|ad_dly[2], wr_ctrl, 1
instance = comp, \U_UART_recv|data[49]~feeder , U_UART_recv|data[49]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[49] , U_UART_recv|data[49], wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly~2 , U_ADC_loop|ad_dly~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|ad_dly[1] , U_ADC_loop|ad_dly[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~2 , U_ADC_loop|U_ADC_set|Add2~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~10 , U_ADC_loop|U_ADC_set|Add2~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~12 , U_ADC_loop|U_ADC_set|Add2~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~14 , U_ADC_loop|U_ADC_set|Add2~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~22 , U_ADC_loop|U_ADC_set|Add2~22, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~24 , U_ADC_loop|U_ADC_set|Add2~24, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~26 , U_ADC_loop|U_ADC_set|Add2~26, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~28 , U_ADC_loop|U_ADC_set|Add2~28, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Add2~30 , U_ADC_loop|U_ADC_set|Add2~30, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~8 , U_ADC_loop|U_ADC_set|Equal1~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~10 , U_ADC_loop|U_ADC_set|Equal1~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[13] , U_ADC_loop|U_ADC_set|cnt_dly[13], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~7 , U_ADC_loop|U_ADC_set|Equal1~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~11 , U_ADC_loop|U_ADC_set|Equal1~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector1~1 , U_ADC_loop|U_ADC_set|Selector1~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector1~2 , U_ADC_loop|U_ADC_set|Selector1~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|state_c.DELY , U_ADC_loop|U_ADC_set|state_c.DELY, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div[0] , U_ADC_loop|U_ADC_set|cnt_div[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_div[3] , U_ADC_loop|U_ADC_set|cnt_div[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|co_div~0 , U_ADC_loop|U_ADC_set|co_div~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|co_div~1 , U_ADC_loop|U_ADC_set|co_div~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[0] , U_ADC_loop|U_ADC_set|cnt_dly[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~0 , U_ADC_loop|U_ADC_set|Equal1~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[6] , U_ADC_loop|U_ADC_set|cnt_dly[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~3 , U_ADC_loop|U_ADC_set|Equal1~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[5] , U_ADC_loop|U_ADC_set|cnt_dly[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~2 , U_ADC_loop|U_ADC_set|Equal1~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~4 , U_ADC_loop|U_ADC_set|Equal1~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dly[11] , U_ADC_loop|U_ADC_set|cnt_dly[11], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~6 , U_ADC_loop|U_ADC_set|Equal1~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal1~9 , U_ADC_loop|U_ADC_set|Equal1~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|dely_read~0 , U_ADC_loop|U_ADC_set|dely_read~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector2~1 , U_ADC_loop|U_ADC_set|Selector2~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|state_c.READ , U_ADC_loop|U_ADC_set|state_c.READ, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector3~0 , U_ADC_loop|U_ADC_set|Selector3~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|state_c.WAIT , U_ADC_loop|U_ADC_set|state_c.WAIT, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Selector0~16 , U_ADC_loop|U_ADC_set|Selector0~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|done , U_ADC_loop|U_ADC_set|done, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~10 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~10, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff , U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq , U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~8 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~8, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~7, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 , U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~9 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~9, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff , U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff, wr_ctrl, 1
instance = comp, \U_UART_send|always1~0 , U_UART_send|always1~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[0] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[4] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF , U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[3] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[5] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[6] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step , U_ADC_loop|U_ADC_set|U_ADC_driver|co_step, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[1] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[2] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14 , U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[7] , U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[7], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[0]~19 , U_ADC_loop|U_ADC_set|cnt_dout[0]~19, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal3~1 , U_ADC_loop|U_ADC_set|Equal3~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal3~0 , U_ADC_loop|U_ADC_set|Equal3~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Equal3~2 , U_ADC_loop|U_ADC_set|Equal3~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[0] , U_ADC_loop|U_ADC_set|cnt_dout[0], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[1]~21 , U_ADC_loop|U_ADC_set|cnt_dout[1]~21, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[2]~23 , U_ADC_loop|U_ADC_set|cnt_dout[2]~23, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[2] , U_ADC_loop|U_ADC_set|cnt_dout[2], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[4]~27 , U_ADC_loop|U_ADC_set|cnt_dout[4]~27, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[5]~29 , U_ADC_loop|U_ADC_set|cnt_dout[5]~29, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[5] , U_ADC_loop|U_ADC_set|cnt_dout[5], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[6]~31 , U_ADC_loop|U_ADC_set|cnt_dout[6]~31, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[7]~33 , U_ADC_loop|U_ADC_set|cnt_dout[7]~33, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[7] , U_ADC_loop|U_ADC_set|cnt_dout[7], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[8]~35 , U_ADC_loop|U_ADC_set|cnt_dout[8]~35, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[9]~37 , U_ADC_loop|U_ADC_set|cnt_dout[9]~37, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[9] , U_ADC_loop|U_ADC_set|cnt_dout[9], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[10]~39 , U_ADC_loop|U_ADC_set|cnt_dout[10]~39, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[10] , U_ADC_loop|U_ADC_set|cnt_dout[10], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[11]~41 , U_ADC_loop|U_ADC_set|cnt_dout[11]~41, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18 , U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5 , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11] , U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[11] , U_ADC_loop|U_ADC_set|cnt_dout[11], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[12]~43 , U_ADC_loop|U_ADC_set|cnt_dout[12]~43, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[13]~45 , U_ADC_loop|U_ADC_set|cnt_dout[13]~45, wr_ctrl, 1
instance = comp, \~GND , ~GND, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[13] , U_ADC_loop|U_ADC_set|cnt_dout[13], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[12] , U_ADC_loop|U_ADC_set|cnt_dout[12], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~9 , U_ADC_loop|U_ADC_set|Mux5~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[14]~47 , U_ADC_loop|U_ADC_set|cnt_dout[14]~47, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[15]~49 , U_ADC_loop|U_ADC_set|cnt_dout[15]~49, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[15] , U_ADC_loop|U_ADC_set|cnt_dout[15], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[14] , U_ADC_loop|U_ADC_set|cnt_dout[14], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~8 , U_ADC_loop|U_ADC_set|Mux5~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux7~3 , U_ADC_loop|U_ADC_set|Mux7~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[6] , U_ADC_loop|U_ADC_set|cnt_dout[6], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~10 , U_ADC_loop|U_ADC_set|Mux5~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[4] , U_ADC_loop|U_ADC_set|cnt_dout[4], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~11 , U_ADC_loop|U_ADC_set|Mux5~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~12 , U_ADC_loop|U_ADC_set|Mux5~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux7~4 , U_ADC_loop|U_ADC_set|Mux7~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|ShiftLeft0~2 , U_ADC_loop|U_ADC_set|ShiftLeft0~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[8] , U_ADC_loop|U_ADC_set|cnt_dout[8], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~7 , U_ADC_loop|U_ADC_set|Mux5~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~6 , U_ADC_loop|U_ADC_set|Mux5~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux7~1 , U_ADC_loop|U_ADC_set|Mux7~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux11~1 , U_ADC_loop|U_ADC_set|Mux11~1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] , U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 , U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] , U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 , U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|_~6 , U_Fifo|scfifo_component|auto_generated|dpfifo|_~6, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] , U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 , U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] , U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3], wr_ctrl, 1
instance = comp, \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 , U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux10~0 , U_ADC_loop|U_ADC_set|Mux10~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~7 , U_ADC_loop|U_ADC_set|Mux4~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~8 , U_ADC_loop|U_ADC_set|Mux4~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~9 , U_ADC_loop|U_ADC_set|Mux4~9, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~6 , U_ADC_loop|U_ADC_set|Mux4~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[16]~51 , U_ADC_loop|U_ADC_set|cnt_dout[16]~51, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[16] , U_ADC_loop|U_ADC_set|cnt_dout[16], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~4 , U_ADC_loop|U_ADC_set|Mux4~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~5 , U_ADC_loop|U_ADC_set|Mux4~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~5 , U_ADC_loop|U_ADC_set|Mux6~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~6 , U_ADC_loop|U_ADC_set|Mux6~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~7 , U_ADC_loop|U_ADC_set|Mux6~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[1] , U_ADC_loop|U_ADC_set|cnt_dout[1], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~1 , U_ADC_loop|U_ADC_set|Mux4~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~0 , U_ADC_loop|U_ADC_set|Mux4~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~2 , U_ADC_loop|U_ADC_set|Mux4~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~1 , U_ADC_loop|U_ADC_set|Mux6~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~2 , U_ADC_loop|U_ADC_set|Mux6~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~3 , U_ADC_loop|U_ADC_set|Mux6~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux10~1 , U_ADC_loop|U_ADC_set|Mux10~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux10~2 , U_ADC_loop|U_ADC_set|Mux10~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~21 , U_ADC_loop|U_ADC_set|Mux5~21, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[17]~53 , U_ADC_loop|U_ADC_set|cnt_dout[17]~53, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[17] , U_ADC_loop|U_ADC_set|cnt_dout[17], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~18 , U_ADC_loop|U_ADC_set|Mux5~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~19 , U_ADC_loop|U_ADC_set|Mux5~19, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~3 , U_ADC_loop|U_ADC_set|Mux5~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~20 , U_ADC_loop|U_ADC_set|Mux5~20, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~22 , U_ADC_loop|U_ADC_set|Mux5~22, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~16 , U_ADC_loop|U_ADC_set|Mux5~16, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~2 , U_ADC_loop|U_ADC_set|Mux5~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~13 , U_ADC_loop|U_ADC_set|Mux5~13, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[18]~55 , U_ADC_loop|U_ADC_set|cnt_dout[18]~55, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|cnt_dout[18] , U_ADC_loop|U_ADC_set|cnt_dout[18], wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~14 , U_ADC_loop|U_ADC_set|Mux5~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux9~0 , U_ADC_loop|U_ADC_set|Mux9~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux9~1 , U_ADC_loop|U_ADC_set|Mux9~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~12 , U_ADC_loop|U_ADC_set|Mux4~12, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux8~0 , U_ADC_loop|U_ADC_set|Mux8~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~3 , U_ADC_loop|U_ADC_set|Mux4~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~10 , U_ADC_loop|U_ADC_set|Mux4~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~11 , U_ADC_loop|U_ADC_set|Mux4~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux8~2 , U_ADC_loop|U_ADC_set|Mux8~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~4 , U_ADC_loop|U_ADC_set|Mux5~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~5 , U_ADC_loop|U_ADC_set|Mux5~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~24 , U_ADC_loop|U_ADC_set|Mux5~24, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux7~0 , U_ADC_loop|U_ADC_set|Mux7~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux7~2 , U_ADC_loop|U_ADC_set|Mux7~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux7~5 , U_ADC_loop|U_ADC_set|Mux7~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~0 , U_ADC_loop|U_ADC_set|Mux6~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~4 , U_ADC_loop|U_ADC_set|Mux6~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux6~8 , U_ADC_loop|U_ADC_set|Mux6~8, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~15 , U_ADC_loop|U_ADC_set|Mux5~15, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~17 , U_ADC_loop|U_ADC_set|Mux5~17, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux5~23 , U_ADC_loop|U_ADC_set|Mux5~23, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~13 , U_ADC_loop|U_ADC_set|Mux4~13, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~15 , U_ADC_loop|U_ADC_set|Mux4~15, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~14 , U_ADC_loop|U_ADC_set|Mux4~14, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~17 , U_ADC_loop|U_ADC_set|Mux4~17, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux4~18 , U_ADC_loop|U_ADC_set|Mux4~18, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux3~0 , U_ADC_loop|U_ADC_set|Mux3~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux3~1 , U_ADC_loop|U_ADC_set|Mux3~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux2~0 , U_ADC_loop|U_ADC_set|Mux2~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux2~1 , U_ADC_loop|U_ADC_set|Mux2~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux1~0 , U_ADC_loop|U_ADC_set|Mux1~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux1~1 , U_ADC_loop|U_ADC_set|Mux1~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux0~0 , U_ADC_loop|U_ADC_set|Mux0~0, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|Mux0~1 , U_ADC_loop|U_ADC_set|Mux0~1, wr_ctrl, 1
instance = comp, \U_UART_send|Mux6~0 , U_UART_send|Mux6~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|always3~1 , U_UART_send|U_Uart_tx|always3~1, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[6] , U_UART_send|U_Uart_tx|data_buf[6], wr_ctrl, 1
instance = comp, \U_UART_send|Mux4~0 , U_UART_send|Mux4~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[4] , U_UART_send|U_Uart_tx|data_buf[4], wr_ctrl, 1
instance = comp, \U_UART_send|Mux3~0 , U_UART_send|Mux3~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|data_buf[3] , U_UART_send|U_Uart_tx|data_buf[3], wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Mux0~0 , U_UART_send|U_Uart_tx|Mux0~0, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Mux0~1 , U_UART_send|U_Uart_tx|Mux0~1, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Mux0~4 , U_UART_send|U_Uart_tx|Mux0~4, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|Mux0~5 , U_UART_send|U_Uart_tx|Mux0~5, wr_ctrl, 1
instance = comp, \U_UART_send|U_Uart_tx|tx , U_UART_send|U_Uart_tx|tx, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cs_n~0 , U_DAC_pulse|U_DAC_driver|cs_n~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cs_n~1 , U_DAC_pulse|U_DAC_driver|cs_n~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|cs_n , U_DAC_pulse|U_DAC_driver|cs_n, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~0 , U_DAC_bias|U_DAC_driver|Add0~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|done , U_DAC_bias|U_DAC_driver|done, wr_ctrl, 1
instance = comp, \U_DAC_bias|Selector3~1 , U_DAC_bias|Selector3~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|state_c.FALL , U_DAC_bias|state_c.FALL, wr_ctrl, 1
instance = comp, \U_DAC_bias|Selector0~0 , U_DAC_bias|Selector0~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|state_c.IDLE , U_DAC_bias|state_c.IDLE, wr_ctrl, 1
instance = comp, \U_DAC_bias|Selector1~0 , U_DAC_bias|Selector1~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|state_c.RISE , U_DAC_bias|state_c.RISE, wr_ctrl, 1
instance = comp, \U_DAC_bias|en_div , U_DAC_bias|en_div, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div[0] , U_DAC_bias|cnt_div[0], wr_ctrl, 1
instance = comp, \U_DAC_bias|co_div , U_DAC_bias|co_div, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div~2 , U_DAC_bias|cnt_div~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_div[1] , U_DAC_bias|cnt_div[1], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[0]~32 , U_DAC_bias|cnt_wid[0]~32, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[1]~34 , U_DAC_bias|cnt_wid[1]~34, wr_ctrl, 1
instance = comp, \U_DAC_bias|co_wid , U_DAC_bias|co_wid, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[1] , U_DAC_bias|cnt_wid[1], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[2]~36 , U_DAC_bias|cnt_wid[2]~36, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[2] , U_DAC_bias|cnt_wid[2], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[4]~40 , U_DAC_bias|cnt_wid[4]~40, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[4] , U_DAC_bias|cnt_wid[4], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[5]~42 , U_DAC_bias|cnt_wid[5]~42, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[6]~44 , U_DAC_bias|cnt_wid[6]~44, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[7]~46 , U_DAC_bias|cnt_wid[7]~46, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[7] , U_DAC_bias|cnt_wid[7], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[8]~48 , U_DAC_bias|cnt_wid[8]~48, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[8] , U_DAC_bias|cnt_wid[8], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[9]~50 , U_DAC_bias|cnt_wid[9]~50, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[9] , U_DAC_bias|cnt_wid[9], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~5 , U_DAC_bias|Equal1~5, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[10]~52 , U_DAC_bias|cnt_wid[10]~52, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[10] , U_DAC_bias|cnt_wid[10], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[11]~54 , U_DAC_bias|cnt_wid[11]~54, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[11] , U_DAC_bias|cnt_wid[11], wr_ctrl, 1
instance = comp, \U_UART_recv|data[11] , U_UART_recv|data[11], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~6 , U_DAC_bias|Equal1~6, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[12]~56 , U_DAC_bias|cnt_wid[12]~56, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[12] , U_DAC_bias|cnt_wid[12], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[14]~60 , U_DAC_bias|cnt_wid[14]~60, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[14] , U_DAC_bias|cnt_wid[14], wr_ctrl, 1
instance = comp, \U_UART_recv|data[15] , U_UART_recv|data[15], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~8 , U_DAC_bias|Equal1~8, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~9 , U_DAC_bias|Equal1~9, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[16]~64 , U_DAC_bias|cnt_wid[16]~64, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[16] , U_DAC_bias|cnt_wid[16], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[17]~66 , U_DAC_bias|cnt_wid[17]~66, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[17] , U_DAC_bias|cnt_wid[17], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[18]~68 , U_DAC_bias|cnt_wid[18]~68, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[18] , U_DAC_bias|cnt_wid[18], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[20]~72 , U_DAC_bias|cnt_wid[20]~72, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[20] , U_DAC_bias|cnt_wid[20], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[23]~78 , U_DAC_bias|cnt_wid[23]~78, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[23] , U_DAC_bias|cnt_wid[23], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[24]~80 , U_DAC_bias|cnt_wid[24]~80, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[24] , U_DAC_bias|cnt_wid[24], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~15 , U_DAC_bias|Equal1~15, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[25]~82 , U_DAC_bias|cnt_wid[25]~82, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[25] , U_DAC_bias|cnt_wid[25], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[26]~84 , U_DAC_bias|cnt_wid[26]~84, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[26] , U_DAC_bias|cnt_wid[26], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[27]~86 , U_DAC_bias|cnt_wid[27]~86, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[28]~88 , U_DAC_bias|cnt_wid[28]~88, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[28] , U_DAC_bias|cnt_wid[28], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[30]~92 , U_DAC_bias|cnt_wid[30]~92, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[30] , U_DAC_bias|cnt_wid[30], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[31]~94 , U_DAC_bias|cnt_wid[31]~94, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[31] , U_DAC_bias|cnt_wid[31], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~18 , U_DAC_bias|Equal1~18, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[27] , U_DAC_bias|cnt_wid[27], wr_ctrl, 1
instance = comp, \U_UART_recv|data[27] , U_UART_recv|data[27], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~16 , U_DAC_bias|Equal1~16, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~19 , U_DAC_bias|Equal1~19, wr_ctrl, 1
instance = comp, \U_UART_recv|data[0]~8 , U_UART_recv|data[0]~8, wr_ctrl, 1
instance = comp, \U_UART_recv|data[0] , U_UART_recv|data[0], wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[0] , U_DAC_bias|cnt_wid[0], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~0 , U_DAC_bias|Equal1~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[6] , U_DAC_bias|cnt_wid[6], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~3 , U_DAC_bias|Equal1~3, wr_ctrl, 1
instance = comp, \U_DAC_bias|cnt_wid[5] , U_DAC_bias|cnt_wid[5], wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~2 , U_DAC_bias|Equal1~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~4 , U_DAC_bias|Equal1~4, wr_ctrl, 1
instance = comp, \U_DAC_bias|Equal1~20 , U_DAC_bias|Equal1~20, wr_ctrl, 1
instance = comp, \U_DAC_bias|Selector3~0 , U_DAC_bias|Selector3~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|Selector2~0 , U_DAC_bias|Selector2~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|state_c.WAIT , U_DAC_bias|state_c.WAIT, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_start~0 , U_DAC_bias|da_start~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_start , U_DAC_bias|da_start, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|idle~0 , U_DAC_bias|U_DAC_driver|idle~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|idle , U_DAC_bias|U_DAC_driver|idle, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~2 , U_DAC_bias|U_DAC_driver|Add0~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~4 , U_DAC_bias|U_DAC_driver|Add0~4, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Add0~8 , U_DAC_bias|U_DAC_driver|Add0~8, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[4] , U_DAC_bias|U_DAC_driver|cnt_step[4], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[5] , U_DAC_bias|U_DAC_driver|cnt_step[5], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|done~0 , U_DAC_bias|U_DAC_driver|done~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|done~1 , U_DAC_bias|U_DAC_driver|done~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step~0 , U_DAC_bias|U_DAC_driver|cnt_step~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[3] , U_DAC_bias|U_DAC_driver|cnt_step[3], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step~3 , U_DAC_bias|U_DAC_driver|cnt_step~3, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[0] , U_DAC_bias|U_DAC_driver|cnt_step[0], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[1] , U_DAC_bias|U_DAC_driver|cnt_step[1], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step~1 , U_DAC_bias|U_DAC_driver|cnt_step~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[2] , U_DAC_bias|U_DAC_driver|cnt_step[2], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector2~0 , U_DAC_bias|U_DAC_driver|Selector2~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step~2 , U_DAC_bias|U_DAC_driver|cnt_step~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cnt_step[6] , U_DAC_bias|U_DAC_driver|cnt_step[6], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cs_n~0 , U_DAC_bias|U_DAC_driver|cs_n~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cs_n~1 , U_DAC_bias|U_DAC_driver|cs_n~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|cs_n , U_DAC_bias|U_DAC_driver|cs_n, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|sdi~0 , U_DAC_pulse|U_DAC_driver|sdi~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|sck~0 , U_DAC_pulse|U_DAC_driver|sck~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|sck~1 , U_DAC_pulse|U_DAC_driver|sck~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|sck , U_DAC_pulse|U_DAC_driver|sck, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|sck~0 , U_DAC_bias|U_DAC_driver|sck~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|sdi~0 , U_DAC_bias|U_DAC_driver|sdi~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|sck~1 , U_DAC_bias|U_DAC_driver|sck~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|sck , U_DAC_bias|U_DAC_driver|sck, wr_ctrl, 1
instance = comp, \da_sck~0 , da_sck~0, wr_ctrl, 1
instance = comp, \U_UART_recv|data[33]~feeder , U_UART_recv|data[33]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~7 , U_UART_recv|Decoder0~7, wr_ctrl, 1
instance = comp, \U_UART_recv|data[39]~10 , U_UART_recv|data[39]~10, wr_ctrl, 1
instance = comp, \U_UART_recv|data[33] , U_UART_recv|data[33], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~9 , U_DAC_pulse|da_data~9, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[1] , U_DAC_pulse|da_data[1], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|always1~0 , U_DAC_pulse|U_DAC_driver|always1~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[1] , U_DAC_pulse|U_DAC_driver|data_buf[1], wr_ctrl, 1
instance = comp, \U_UART_recv|data[35]~feeder , U_UART_recv|data[35]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[35] , U_UART_recv|data[35], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~10 , U_DAC_pulse|da_data~10, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[3] , U_DAC_pulse|da_data[3], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[3] , U_DAC_pulse|U_DAC_driver|data_buf[3], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~6 , U_DAC_pulse|U_DAC_driver|Selector3~6, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~8 , U_DAC_pulse|da_data~8, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[2] , U_DAC_pulse|da_data[2], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[2] , U_DAC_pulse|U_DAC_driver|data_buf[2], wr_ctrl, 1
instance = comp, \U_UART_recv|data[32]~feeder , U_UART_recv|data[32]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[32] , U_UART_recv|data[32], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~11 , U_DAC_pulse|da_data~11, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[0] , U_DAC_pulse|da_data[0], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[0] , U_DAC_pulse|U_DAC_driver|data_buf[0], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~7 , U_DAC_pulse|U_DAC_driver|Selector3~7, wr_ctrl, 1
instance = comp, \U_UART_recv|data[38]~feeder , U_UART_recv|data[38]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[38] , U_UART_recv|data[38], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~1 , U_DAC_pulse|da_data~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[6] , U_DAC_pulse|da_data[6], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[6] , U_DAC_pulse|U_DAC_driver|data_buf[6], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~2 , U_DAC_pulse|da_data~2, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[7] , U_DAC_pulse|da_data[7], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[7] , U_DAC_pulse|U_DAC_driver|data_buf[7], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~0 , U_DAC_pulse|U_DAC_driver|Selector3~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~0 , U_DAC_pulse|da_data~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[5] , U_DAC_pulse|da_data[5], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[5] , U_DAC_pulse|U_DAC_driver|data_buf[5], wr_ctrl, 1
instance = comp, \U_UART_recv|data[36]~feeder , U_UART_recv|data[36]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[36] , U_UART_recv|data[36], wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data~3 , U_DAC_pulse|da_data~3, wr_ctrl, 1
instance = comp, \U_DAC_pulse|da_data[4] , U_DAC_pulse|da_data[4], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder , U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|data_buf[4] , U_DAC_pulse|U_DAC_driver|data_buf[4], wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~1 , U_DAC_pulse|U_DAC_driver|Selector3~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|Selector3~8 , U_DAC_pulse|U_DAC_driver|Selector3~8, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|sdi~1 , U_DAC_pulse|U_DAC_driver|sdi~1, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|sdi , U_DAC_pulse|U_DAC_driver|sdi, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[12]~feeder , U_DAC_bias|U_DAC_driver|data_buf[12]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|always1~0 , U_DAC_bias|U_DAC_driver|always1~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[12] , U_DAC_bias|U_DAC_driver|data_buf[12], wr_ctrl, 1
instance = comp, \U_UART_recv|data[108]~feeder , U_UART_recv|data[108]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~10 , U_UART_recv|Decoder0~10, wr_ctrl, 1
instance = comp, \U_UART_recv|data[108]~13 , U_UART_recv|data[108]~13, wr_ctrl, 1
instance = comp, \U_UART_recv|data[108] , U_UART_recv|data[108], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[15]~feeder , U_DAC_bias|da_data[15]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[15] , U_DAC_bias|da_data[15], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[15] , U_DAC_bias|U_DAC_driver|data_buf[15], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~4 , U_DAC_bias|U_DAC_driver|Selector3~4, wr_ctrl, 1
instance = comp, \U_UART_recv|data[106]~feeder , U_UART_recv|data[106]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[106] , U_UART_recv|data[106], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~4 , U_DAC_bias|da_data~4, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[10] , U_DAC_bias|da_data[10], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[10]~feeder , U_DAC_bias|U_DAC_driver|data_buf[10]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[10] , U_DAC_bias|U_DAC_driver|data_buf[10], wr_ctrl, 1
instance = comp, \U_UART_recv|data[104]~feeder , U_UART_recv|data[104]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[104] , U_UART_recv|data[104], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~7 , U_DAC_bias|da_data~7, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[8] , U_DAC_bias|da_data[8], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[8] , U_DAC_bias|U_DAC_driver|data_buf[8], wr_ctrl, 1
instance = comp, \U_UART_recv|data[105]~feeder , U_UART_recv|data[105]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[105] , U_UART_recv|data[105], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~5 , U_DAC_bias|da_data~5, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[9] , U_DAC_bias|da_data[9], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[9]~feeder , U_DAC_bias|U_DAC_driver|data_buf[9]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[9] , U_DAC_bias|U_DAC_driver|data_buf[9], wr_ctrl, 1
instance = comp, \U_UART_recv|data[107] , U_UART_recv|data[107], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~6 , U_DAC_bias|da_data~6, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[11] , U_DAC_bias|da_data[11], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[11] , U_DAC_bias|U_DAC_driver|data_buf[11], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~2 , U_DAC_bias|U_DAC_driver|Selector3~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~3 , U_DAC_bias|U_DAC_driver|Selector3~3, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~5 , U_DAC_bias|U_DAC_driver|Selector3~5, wr_ctrl, 1
instance = comp, \U_UART_recv|data[100]~feeder , U_UART_recv|data[100]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~9 , U_UART_recv|Decoder0~9, wr_ctrl, 1
instance = comp, \U_UART_recv|data[103]~12 , U_UART_recv|data[103]~12, wr_ctrl, 1
instance = comp, \U_UART_recv|data[100] , U_UART_recv|data[100], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~3 , U_DAC_bias|da_data~3, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[4] , U_DAC_bias|da_data[4], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[4]~feeder , U_DAC_bias|U_DAC_driver|data_buf[4]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[4] , U_DAC_bias|U_DAC_driver|data_buf[4], wr_ctrl, 1
instance = comp, \U_UART_recv|data[101]~feeder , U_UART_recv|data[101]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[101] , U_UART_recv|data[101], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~0 , U_DAC_bias|da_data~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[5] , U_DAC_bias|da_data[5], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[5] , U_DAC_bias|U_DAC_driver|data_buf[5], wr_ctrl, 1
instance = comp, \U_UART_recv|data[102]~feeder , U_UART_recv|data[102]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[102] , U_UART_recv|data[102], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~1 , U_DAC_bias|da_data~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[6] , U_DAC_bias|da_data[6], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[6]~feeder , U_DAC_bias|U_DAC_driver|data_buf[6]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[6] , U_DAC_bias|U_DAC_driver|data_buf[6], wr_ctrl, 1
instance = comp, \U_UART_recv|data[103]~feeder , U_UART_recv|data[103]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[103] , U_UART_recv|data[103], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~2 , U_DAC_bias|da_data~2, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[7] , U_DAC_bias|da_data[7], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[7] , U_DAC_bias|U_DAC_driver|data_buf[7], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~0 , U_DAC_bias|U_DAC_driver|Selector3~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~1 , U_DAC_bias|U_DAC_driver|Selector3~1, wr_ctrl, 1
instance = comp, \U_UART_recv|data[98]~feeder , U_UART_recv|data[98]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[98] , U_UART_recv|data[98], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~8 , U_DAC_bias|da_data~8, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[2] , U_DAC_bias|da_data[2], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[2]~feeder , U_DAC_bias|U_DAC_driver|data_buf[2]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[2] , U_DAC_bias|U_DAC_driver|data_buf[2], wr_ctrl, 1
instance = comp, \U_UART_recv|data[96]~feeder , U_UART_recv|data[96]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[96] , U_UART_recv|data[96], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~11 , U_DAC_bias|da_data~11, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[0] , U_DAC_bias|da_data[0], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[0] , U_DAC_bias|U_DAC_driver|data_buf[0], wr_ctrl, 1
instance = comp, \U_UART_recv|data[97]~feeder , U_UART_recv|data[97]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[97] , U_UART_recv|data[97], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~9 , U_DAC_bias|da_data~9, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[1] , U_DAC_bias|da_data[1], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[1]~feeder , U_DAC_bias|U_DAC_driver|data_buf[1]~feeder, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[1] , U_DAC_bias|U_DAC_driver|data_buf[1], wr_ctrl, 1
instance = comp, \U_UART_recv|data[99]~feeder , U_UART_recv|data[99]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[99] , U_UART_recv|data[99], wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data~10 , U_DAC_bias|da_data~10, wr_ctrl, 1
instance = comp, \U_DAC_bias|da_data[3] , U_DAC_bias|da_data[3], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|data_buf[3] , U_DAC_bias|U_DAC_driver|data_buf[3], wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~6 , U_DAC_bias|U_DAC_driver|Selector3~6, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~7 , U_DAC_bias|U_DAC_driver|Selector3~7, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|Selector3~8 , U_DAC_bias|U_DAC_driver|Selector3~8, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|sdi~1 , U_DAC_bias|U_DAC_driver|sdi~1, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|sdi , U_DAC_bias|U_DAC_driver|sdi, wr_ctrl, 1
instance = comp, \da_sdi~0 , da_sdi~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|ld_n~0 , U_DAC_pulse|U_DAC_driver|ld_n~0, wr_ctrl, 1
instance = comp, \U_DAC_pulse|U_DAC_driver|ld_n , U_DAC_pulse|U_DAC_driver|ld_n, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|ld_n~0 , U_DAC_bias|U_DAC_driver|ld_n~0, wr_ctrl, 1
instance = comp, \U_DAC_bias|U_DAC_driver|ld_n , U_DAC_bias|U_DAC_driver|ld_n, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3 , U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4 , U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n , U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|sck , U_ADC_loop|U_ADC_set|U_ADC_driver|sck, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10 , U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10, wr_ctrl, 1
instance = comp, \U_ADC_loop|U_ADC_set|U_ADC_driver|sdi , U_ADC_loop|U_ADC_set|U_ADC_driver|sdi, wr_ctrl, 1
instance = comp, \U_UART_recv|data[80]~feeder , U_UART_recv|data[80]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~0 , U_UART_recv|Decoder0~0, wr_ctrl, 1
instance = comp, \U_UART_recv|data[80]~1 , U_UART_recv|data[80]~1, wr_ctrl, 1
instance = comp, \U_UART_recv|data[80] , U_UART_recv|data[80], wr_ctrl, 1
instance = comp, \sw~0 , sw~0, wr_ctrl, 1
instance = comp, \sw[0]~reg0 , sw[0]~reg0, wr_ctrl, 1
instance = comp, \sw~1 , sw~1, wr_ctrl, 1
instance = comp, \sw[1]~reg0 , sw[1]~reg0, wr_ctrl, 1
instance = comp, \U_UART_recv|data[82]~feeder , U_UART_recv|data[82]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[82] , U_UART_recv|data[82], wr_ctrl, 1
instance = comp, \sw~2 , sw~2, wr_ctrl, 1
instance = comp, \sw[2]~reg0 , sw[2]~reg0, wr_ctrl, 1
instance = comp, \sw~3 , sw~3, wr_ctrl, 1
instance = comp, \sw[3]~reg0 , sw[3]~reg0, wr_ctrl, 1
instance = comp, \sw~4 , sw~4, wr_ctrl, 1
instance = comp, \sw[4]~reg0 , sw[4]~reg0, wr_ctrl, 1
instance = comp, \sw~5 , sw~5, wr_ctrl, 1
instance = comp, \sw[5]~reg0 , sw[5]~reg0, wr_ctrl, 1
instance = comp, \U_UART_recv|data[86]~feeder , U_UART_recv|data[86]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[86] , U_UART_recv|data[86], wr_ctrl, 1
instance = comp, \sw~6 , sw~6, wr_ctrl, 1
instance = comp, \sw[6]~reg0 , sw[6]~reg0, wr_ctrl, 1
instance = comp, \U_UART_recv|data[87]~feeder , U_UART_recv|data[87]~feeder, wr_ctrl, 1
instance = comp, \U_UART_recv|data[87] , U_UART_recv|data[87], wr_ctrl, 1
instance = comp, \sw~7 , sw~7, wr_ctrl, 1
instance = comp, \sw[7]~reg0 , sw[7]~reg0, wr_ctrl, 1
instance = comp, \U_UART_recv|Decoder0~1 , U_UART_recv|Decoder0~1, wr_ctrl, 1
instance = comp, \U_UART_recv|data[88]~2 , U_UART_recv|data[88]~2, wr_ctrl, 1
instance = comp, \U_UART_recv|data[88]~3 , U_UART_recv|data[88]~3, wr_ctrl, 1
instance = comp, \U_UART_recv|data[88] , U_UART_recv|data[88], wr_ctrl, 1
instance = comp, \sw~8 , sw~8, wr_ctrl, 1
instance = comp, \sw[8]~reg0 , sw[8]~reg0, wr_ctrl, 1
