--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 426 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.237ns.
--------------------------------------------------------------------------------
Slack:                  16.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X8Y42.B4       net (fanout=5)        0.960   M_pn_gen_rst
    SLICE_X8Y42.CLK      Tas                   0.339   M_pn_gen_num[2]
                                                       pn_gen/Mmux_M_w_d121
                                                       pn_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.133ns logic, 2.028ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X9Y41.A4       net (fanout=5)        0.758   M_pn_gen_rst
    SLICE_X9Y41.CLK      Tas                   0.373   pn_gen/M_w_q[20]
                                                       pn_gen/Mmux_M_w_d111
                                                       pn_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (1.167ns logic, 1.826ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X8Y42.CE       net (fanout=5)        0.794   M_pn_gen_rst
    SLICE_X8Y42.CLK      Tceck                 0.313   M_pn_gen_num[2]
                                                       pn_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (1.107ns logic, 1.862ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.941ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=20)       2.041   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.470   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (0.900ns logic, 2.041ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=20)       2.041   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.461   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.891ns logic, 2.041ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=20)       2.041   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.450   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.880ns logic, 2.041ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  16.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myreg/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myreg/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=20)       2.079   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.438   M_myreg_out[2]
                                                       myreg/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.868ns logic, 2.079ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.899ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y23.SR      net (fanout=20)       2.041   M_reset_cond_out
    SLICE_X12Y23.CLK     Tsrck                 0.428   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.858ns logic, 2.041ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.925ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X8Y42.CE       net (fanout=5)        0.794   M_pn_gen_rst
    SLICE_X8Y42.CLK      Tceck                 0.269   M_pn_gen_num[2]
                                                       pn_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (1.063ns logic, 1.862ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myreg/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myreg/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=20)       2.079   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.413   M_myreg_out[2]
                                                       myreg/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.843ns logic, 2.079ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  17.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myreg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myreg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=20)       2.079   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.410   M_myreg_out[2]
                                                       myreg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.840ns logic, 2.079ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  17.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.909ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X8Y42.CE       net (fanout=5)        0.794   M_pn_gen_rst
    SLICE_X8Y42.CLK      Tceck                 0.253   M_pn_gen_num[2]
                                                       pn_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (1.047ns logic, 1.862ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  17.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=20)       1.961   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.470   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.900ns logic, 1.961ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  17.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.852ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=20)       1.961   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.461   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.891ns logic, 1.961ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  17.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=20)       1.961   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.450   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (0.880ns logic, 1.961ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  17.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pn_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pn_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.D2       net (fanout=20)       2.089   M_reset_cond_out
    SLICE_X8Y41.CLK      Tas                   0.339   pn_gen/M_x_q[20]
                                                       pn_gen/M_x_q_20_glue_set
                                                       pn_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.769ns logic, 2.089ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  17.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X9Y41.CE       net (fanout=5)        0.603   M_pn_gen_rst
    SLICE_X9Y41.CLK      Tceck                 0.390   pn_gen/M_w_q[20]
                                                       pn_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (1.184ns logic, 1.671ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  17.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.819ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.588 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y24.SR      net (fanout=20)       1.961   M_reset_cond_out
    SLICE_X12Y24.CLK     Tsrck                 0.428   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.858ns logic, 1.961ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  17.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pn_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pn_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.A3       net (fanout=20)       2.065   M_reset_cond_out
    SLICE_X8Y42.CLK      Tas                   0.339   M_pn_gen_num[2]
                                                       pn_gen/Mmux_M_w_d15
                                                       pn_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.769ns logic, 2.065ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  17.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.830ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X9Y41.CE       net (fanout=5)        0.603   M_pn_gen_rst
    SLICE_X9Y41.CLK      Tceck                 0.365   pn_gen/M_w_q[20]
                                                       pn_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.159ns logic, 1.671ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  17.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          pn_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.709 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to pn_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AMUX     Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y36.D5       net (fanout=1)        1.068   M_stage_q_3_1
    SLICE_X9Y36.D        Tilo                  0.259   M_pn_gen_rst
                                                       Mmux_M_pn_gen_rst11
    SLICE_X8Y42.C6       net (fanout=5)        0.598   M_pn_gen_rst
    SLICE_X8Y42.CLK      Tas                   0.339   M_pn_gen_num[2]
                                                       pn_gen/Mmux_M_w_d231
                                                       pn_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (1.133ns logic, 1.666ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  17.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pn_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pn_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.C2       net (fanout=20)       2.027   M_reset_cond_out
    SLICE_X8Y41.CLK      Tas                   0.339   pn_gen/M_x_q[20]
                                                       pn_gen/M_x_q_19_glue_set
                                                       pn_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.769ns logic, 2.027ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  17.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pn_gen/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pn_gen/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.D2       net (fanout=20)       2.089   M_reset_cond_out
    SLICE_X8Y41.CLK      Tas                   0.200   pn_gen/M_x_q[20]
                                                       pn_gen/M_x_q_29_glue_set
                                                       pn_gen/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.630ns logic, 2.089ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  17.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=20)       1.777   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.470   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.900ns logic, 1.777ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  17.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.668ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=20)       1.777   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.461   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.891ns logic, 1.777ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  17.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.657ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=20)       1.777   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.450   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.880ns logic, 1.777ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  17.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pn_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pn_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.B4       net (fanout=20)       1.868   M_reset_cond_out
    SLICE_X9Y41.CLK      Tas                   0.373   pn_gen/M_w_q[20]
                                                       pn_gen/Mmux_M_w_d131
                                                       pn_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (0.803ns logic, 1.868ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  17.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=20)       1.777   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.428   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.858ns logic, 1.777ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  17.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pn_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.707 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pn_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y41.C2       net (fanout=20)       2.027   M_reset_cond_out
    SLICE_X8Y41.CLK      Tas                   0.200   pn_gen/M_x_q[20]
                                                       pn_gen/M_x_q_16_glue_set
                                                       pn_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.630ns logic, 2.027ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  17.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_7 (FF)
  Destination:          slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.640ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_7 to slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_7
    SLICE_X12Y24.D3      net (fanout=1)        1.113   slowclk/M_ctr_q[7]
    SLICE_X12Y24.COUT    Topcyd                0.312   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q[7]_rt
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y27.COUT    Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y28.COUT    Tbyp                  0.093   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y29.CLK     Tcinck                0.303   slowclk/M_ctr_q[25]
                                                       slowclk/Mcount_M_ctr_q_xor<25>
                                                       slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (1.512ns logic, 1.128ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_16/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_17/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_18/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_19/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_20/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_21/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_22/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_23/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[25]/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[25]/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[20]/CLK
  Logical resource: pn_gen/M_x_q_16/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[20]/CLK
  Logical resource: pn_gen/M_x_q_19/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pn_gen/M_x_q[20]/CLK
  Logical resource: pn_gen/M_x_q_29/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.237|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 426 paths, 0 nets, and 97 connections

Design statistics:
   Minimum period:   3.237ns{1}   (Maximum frequency: 308.928MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 10:26:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



