----------------------------------------------------------------------------------
-- Company: SDU
-- Engineer: Jacob Offersen
-- Project: Exam in Advanced Programmable Electronics
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;

entity RAM2 is
    generic( RAM_COUNT  : integer := 8);
    Port ( CLK_I        : in  STD_LOGIC := '0';
           RESET_I      : in  STD_LOGIC := '0';
           ADR_I        : in  STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
           DATA_O       : out STD_LOGIC_VECTOR (7  downto 0) := (others => '0'));
end RAM2;

architecture Behavioral of RAM2 is
    signal ADR_LOW : std_logic_vector(15 downto 0) := (others => '0');
    signal ADR_HIG : std_logic_vector(2 downto 0)  := (others => '0');
    signal MSB_LSB_SELECTOR : std_logic := '0';

    signal RAM_O   : std_logic_vector(7 downto 0)                              := (others => '0');
    signal RAM_O_0, RAM_O_1, RAM_O_2, RAM_O_3  : std_logic_vector(31 downto 0) := (others => '0');
    signal RAM_O_4, RAM_O_5, RAM_O_6, RAM_O_7  : std_logic_vector(31 downto 0) := (others => '0');
    

begin

--ADR_HIG          <= ADR_I(15 downto 13);
--ADR_LOW          <= "0" & ADR_I(12 downto 1) & "000";
--MSB_LSB_SELECTOR <= ADR_I(0);


ADR_HIG          <= ADR_I(15 downto 13);
ADR_LOW          <= "0" & ADR_I(12 downto 8) & not(ADR_I(7 downto 6)) &ADR_I(5 downto 1) & "000";
MSB_LSB_SELECTOR <= ADR_I(0);


with MSB_LSB_SELECTOR select 
    DATA_O(7 downto 4) <= RAM_O(3 downto 0) when '0',
                          RAM_O(7 downto 4) when '1',
                          x"e"              when others;

with ADR_HIG select 
     RAM_O <= RAM_O_0(7 downto 0) when "000",
              RAM_O_1(7 downto 0) when "001",
              RAM_O_2(7 downto 0) when "010",
              RAM_O_3(7 downto 0) when "011",
              RAM_O_4(7 downto 0) when "100",
              RAM_O_5(7 downto 0) when "101",
              RAM_O_6(7 downto 0) when "110",
              RAM_O_7(7 downto 0) when "111",
              x"ee"               when others;


RAMB36E1_0 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_01 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_03 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_05 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_07 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_09 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_11 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_13 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_15 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_17 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_19 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_21 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_23 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_25 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_27 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_29 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_31 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_32 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_33 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_35 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_36 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_37 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_39 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_41 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_42 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_43 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_45 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_46 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_47 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_49 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_51 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_52 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_55 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_56 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_59 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_61 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_62 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_63 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_65 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_66 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_67 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_72 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_73 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_75 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_76 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_77 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_79 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_0,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_1 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_01 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_03 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_05 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_07 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_09 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_11 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_13 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_15 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_17 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_19 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_21 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_23 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_25 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDDDDDDEEFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_27 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_29 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBA999999999AAABCD",
    INIT_2a => x"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA999AAAAAAAAAA99999",
    INIT_2e => x"9ABDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_31 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99AAAAAAAAAAAAAAAAAA",
    INIT_32 => x"9999ABDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_33 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_35 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAAAAAAAAAAAAAA",
    INIT_36 => x"AAAA999ABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_37 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_39 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE99AAAAAAAAAAAAAAAAAAAA",
    INIT_3a => x"AAAAAAA999BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAAAAAAAAAAAAAAA",
    INIT_3e => x"AAAAAAAAAA99BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_41 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9AAAAAAAAAA9AABAAAAAAA",
    INIT_42 => x"AAAAAAAAAAAA99BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_43 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_45 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9AAAAAAAAA9ABBBBA9AAAA",
    INIT_46 => x"AAAAAAAAAAAAAA9ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_47 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_49 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAAAABBBBBBAAAAA",
    INIT_4a => x"AAAAAAAAAAAAAAA99BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9AAAAAAAAAABBBBBBAAAAA",
    INIT_4e => x"AAAAAAAAAAAAAAAAA9ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_51 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9AAAAAA9ABBBBBBBAAAAA",
    INIT_52 => x"AAA9AAAA9AAAAAAAAA99CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_55 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD99AAAAA9ABBBBBBBAAAAA",
    INIT_56 => x"AAAABBBBAAAAAAAAAAA99BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_59 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAABBBBBBBBAAAAA",
    INIT_5a => x"AAABBBBBBAAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99AA9ABBBBBBBBAAAAA",
    INIT_5e => x"AABBBBBBBAAAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_61 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC99A9ABBBBBBBBA9AAA",
    INIT_62 => x"ABBBBBBBBA9AAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_63 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_65 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBA9ABBBBBBBBAAAAA",
    INIT_66 => x"ABBBBBBBBA9AAAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_67 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECBBBBBBAAA99A9A",
    INIT_6a => x"BBBBBBBBBAAAAAAAAAAAAAAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEDDCBA99A",
    INIT_6e => x"BBBBBBBBBAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6f => x"FFFFFFFFFFFFFFFFFFFFFFEDBA999ABCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCB",
    INIT_72 => x"BABBBBBBAAAAAAAAA999AAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_73 => x"FFFFFFFFFFFFFFFFFFFD964322222223357ADFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_75 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_76 => x"EDCBABBBA9AAAA9AAAAAAAAAAAAA9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_77 => x"FFFFFFFFFFFFFFFFFC63222333333333222236AEFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_79 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7a => x"FFFECBAAAAAAA9ABBBBBAAAAAAAA99EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7b => x"FFFFFFFFFFFFFFFD6222333333333333333322249EFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFDA99AA9ABBBBBBBA9AAAAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7f => x"FFFFFFFFFFFFFF93233333333333333333333332239EFFFFFFFFFFFFFFFFFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_1,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_2 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_01 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFECA99AABBBBBBBA9AAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_03 => x"FFFFFFFFFFFFE6223333333333333333333333333224BFFFFFFFFFFFFFFFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_05 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFEB9ABBBBBBBBA9AAAAAAAA9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_07 => x"FFFFFFFFFFFD4233333333222222222222233333333227EFFFFFFFFFFFFFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_09 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFDBABBBBBBBA9AAAAAAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0b => x"FFFFFFFFFFD42333333322358ACCCCB9743223333333324CFFFFFFFFFFFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFCABBBBBBAAAAAAAAAAA9CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0f => x"FFFFFFFFFE423333332247AFFFFFFFFFFFC8422333333323AFFFFFFFFFFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_11 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFDBABBBA9AAAAAAAAAAA9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_13 => x"FFFFFFFFF5233333324AEBBEFFFFFFFFFFFFFB522333333229FFFFFFFFFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_15 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFEBABBAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_17 => x"FFFFFFFF7233333227EFFDACFFFFFFFFFFFFFFB742333333229FFFFFFFFFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_19 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFCAA9AAAAAAAAAAAAA9DFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1b => x"FFFFFFFA23333323AFFFFFBAEFFFFFFFFFFFFEACE72233333229FFFFFFFFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFFD99AAAAAAAAAAAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1f => x"FFFFFFE42333323BFFFFFFCACFFFFFFFFFFFFCACFFA323333322BFFFFFFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_21 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFFFD99AAAAAAAAAAAAA9DFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_23 => x"FFFFFF82333322AFFFFFFFEABFFFFFFFFFFFFBAEFFFC423333323CFFFFFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_25 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFFFD99AAA9A9AAAAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_27 => x"FFFFFD32333329FFFFFFFFFCADFFFFFFFFFFEABFFFFFD423333324EFFFFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_29 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2a => x"FFFFFFFFFFFFFFFFFFFFFDA99AAAAA9AAAAA9DFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2b => x"FFFFF72333326FFFFFFFFFFEABFFFFFFFFFFCADFFFFFFD423333327FFFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2e => x"FFFFFFFFFFFFFFFFFFFFFFEAAABBBBA9AAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2f => x"FFFFD3233323DFFFFFFFFFFFCADFFFFFFFFFBBFFFFFFFFD42333332BFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_31 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_32 => x"FFFFFFFFFFFFFFFFFFFFFFFDBBBBBBAAAAAA99DFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_33 => x"FFFF82333328FFFFFFFFFFFFEABFFFFFFFFDACFFFFFFFFFB32333325FFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_35 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_36 => x"FFFFFFFFFFFFFFFFFFFFFFFFEBBBBBBAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_37 => x"FFFE4233323DFFFFFFFFFFFFFBAEFFFFFFFBAEFFFFFFFFFF92333332AFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_39 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3a => x"FFFFFFFFFFFFFFFFFFFFFFFFFDBBBBAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3b => x"FFFB2333327FFFFFFFFFFFFFFDACFFFFFFEABFFFFFFFFFFFF62333325FFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCADFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFDABBA9AAAAAA9CFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3f => x"FFF7233332CFFFFFFFFFFFFFFFBAEFFFFFCADFFFFFFFFFFFFD3233332BFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9ABEFFFFFFFFFFFFFFFFFFFFFF",
    INIT_41 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_42 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFCBAAAAAAAAA9AFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_43 => x"FFE4233324CFFFFFFFFFFFFFFFDACFFFFFBAEFFFFFFFFFFFED62333326FFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8AAACEFFFFFFFFFFFFFFFFFFFF",
    INIT_45 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_46 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFB99AAAAAAAA9EFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_47 => x"FFD3333326AACDFFFFFFFFFFFFFBAEFFFEABFFFFFFFFFFECAAA3233323DFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79BAAADFFFFFFFFFFFFFFFFFFF",
    INIT_49 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE99AAAAAAAA9CFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFA2333329DBAABCEFFFFFFFFFFCACFFFCADFFFFFFFFDBAABCF82333329FFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78ABAAABEFFFFFFFFFFFFFFFFF",
    INIT_4d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAA9AFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FF9233332CFFDBAAABDEFFFFFFFEABFFFBBFFFFFFFDBAABDFFFD3333326FFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE879BAAAAACFFFFFFFFFFFFFFFF",
    INIT_51 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_52 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9AAAAAAAA9EFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FF7233323DFFFFEDBAABCEFFFFFFCADFDACFFFFFDBAABDFFFFFF5233324EFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE878AAAAAAABDFFFFFFFFFFFFFF",
    INIT_55 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_56 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9A99AAAA9CFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FF6233324EFFFFFFFECBAABCEFFFEA8877CFFECBAACEFFFFFFFF9233332CFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF877ABAAAAAAACEFFFFFFFFFFFF",
    INIT_59 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9AAAA9AA9BFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"FF6233324FFFFFFFFFFFDBAAABDFE766666ACAABCEFFFFFFFFFFC233332AFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9778BAAAAAAAABDFFFFFFFFFFF",
    INIT_5d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBBBBAAA9AEFFFFFFFFFFFFFFFFFFFFF",
    INIT_5f => x"FF6233324FFFFFFFFFFFFFEDBAAB866666669BCEFFFFFFFFFFFFE3233329FFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA777ABAAAAAAAAACFFFFFFFFFF",
    INIT_61 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_62 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBBBA9AA9DFFFFFFFFFFFFFFFFFFFFF",
    INIT_63 => x"FF6233324EFFFFFFFFFFFFFFFECA666666668FFFFFFFFFFFFFFFF4233327FFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7778AAAAAAAAAAABDFFFFFFFF",
    INIT_65 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_66 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCABBA9AA9CFFFFFFFFFFFFFFFFFFFFF",
    INIT_67 => x"FF7233323EFFFFFFFFFFFFFFFFDA666666667FFFFFFFFFFFFFFFF5233326FFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7777ABAAAAAAAAAAACFFFFFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBAAAA9BFFFFFFFFFFFFFFFFFFFFF",
    INIT_6b => x"FF8233333CFFFFFFFFFFFFFFDA99766666667DFFFFFFFFFFFFFFF5233326FFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77778AAAAAAAAAAAAABEFFFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAA9AAA9AEFFFFFFFFFFFFFFFFFFFF",
    INIT_6f => x"FF9233332AFFFFFFFFFFFFCA9999866666667ABCEFFFFFFFFFFFF6233326FFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD777779BAAAAAAAAAAAAADFFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_72 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9AAAAA9EFFFFFFFFFFFFFFFFFFFF",
    INIT_73 => x"FFB2333328FFFFFFFFFFCA99999997666667CCAAABDEFFFFFFFFF5233326FFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE777778AAAAAAAAAAAAAAACFFF",
    INIT_75 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_76 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAA9CFFFFFFFFFFFFFFFFFFFF",
    INIT_77 => x"FFD3233325FFFFFFFFC9899999999987668DFFEDBAAACDFFFFFFF5233327FFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8777779BAAAAAAAAAAAAAABEF",
    INIT_79 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE99AAAA9CFFFFFFFFFFFFFFFFFFFF",
    INIT_7b => x"FFF5233333DFFFFEC989999998A99999DABFFFFFFECBAABCEFFFE4233328FFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9777778AAAAAAAAAAAAAAAAAD",
    INIT_7d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9AAAA9BFFFFFFFFFFFFFFFFFFFF",
    INIT_7f => x"FFF82333329FFEB9899999999CD9999CFCADFFFFFFFFDCAAABDFD3333329FFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_2,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_3 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7777779BAAAAAAAAAAAAAAAA",
    INIT_01 => x"CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9AAAA9AFFFFFFFFFFFFFFFFFFFF",
    INIT_03 => x"FFFC2333324DB999999998ACFFB999AFFEABFFFFFFFFFFEDBAAB8233332BFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7777778AAAAAAAAAAAAAAAAA",
    INIT_05 => x"ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9AAA9AFFCA9ACFFFFFFFFFFFFF",
    INIT_07 => x"FFFF4232246999999999ADFFFD9999DFFFCADFFFFFFFFFFFFECB6233323DFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77777779BAAAAAAAAAAAAAAA",
    INIT_09 => x"AABFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99999997666668EFFFFFFFFFFF",
    INIT_0b => x"FFFF92246999999999ADFFFFFA999BFFFFEABFFFFFFFFFFFFFFE4233324FFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD77777778AAAAAAAAAAAAAAAA",
    INIT_0d => x"AAABEFFFFFFFFFEDDCCBBBBBBBBCCDE97EFFFFB8EFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD888888666666669FFFFFFFFFFF",
    INIT_0f => x"FFFFD46999999999ADFFFFFFD9999EFFFFFBADFFFFFFFFFFFFFC2333327FFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE777777779BAAAAAAAAAAAAAA",
    INIT_11 => x"AAAABEFFEDCBAA9999999999999999987BEFFF87EFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE888888766666666CFFFFFFFFFF",
    INIT_13 => x"FFFDB999999999ADFFFFFFFFA999BFFFFFFDABFFFFFFFFFFFFF8233332AFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF877777778AAAAAAAAAAAAAAA",
    INIT_15 => x"AAAAAACBA99999AAAAAAAAAAAAAAAA98899ADD79FFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9899887666666668FFFFFFFFFF",
    INIT_17 => x"FDA99999999968FFFFFFFFFD9999DFFFFFFFBAEFFFFFFFFFFFE4233323EFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9777777779BAAAAAAAAAAAAA",
    INIT_19 => x"AAAAA9999AAAAAAAAAAAAAAAAAAAAA9889A9997BFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECA999998666666666DFFFFFFFFD",
    INIT_1b => x"A9999999997422AFFFFFFFFA999AFFFFFFFFDACFFFFFFFFFFF92333326FFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA777777778BAAAAAAAAABAAA",
    INIT_1d => x"AA999AAAAAAAAAAAAAAAAAAAAAAAAA9889AA987ADFFCAEFFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB99AAAAAAA976666666AFFFFFFDA9",
    INIT_1f => x"999999986422323CFFFFFFD9999CFFFFFFFFFBAEFFFFFFFFFE3233332BFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC777777777ABAAAAAABAAAA9",
    INIT_21 => x"9AAAAAAAAAAAAAAAAAAAAAAAAAAAAA988AAA97899BD87DFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA99AAAAAAAAAA86666667FFFFDA999",
    INIT_23 => x"999989CA22333324DFFFFFB9999EFFFFFFFFFCACFFFFFFFFF72333324FFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7777777778BAAAAAAAA99AA",
    INIT_25 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA978AAA978AA987BFFFFFFFFFFFFFFFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99AAAAAAAAAAAAA8666666DFEA99999",
    INIT_27 => x"9989BEFF623333324DFFFE9999BFFFFFFFFFFEABEFFFFFFFB23333329FFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8777777777ABAAAAAA9AAAA",
    INIT_29 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA978AAA879AA978DFFFFFFFFFFFFFFFFFFF",
    INIT_2a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9AAAAAAAAAAAAAAAA866666AB9999999",
    INIT_2b => x"89BEFFFFE423333324CFFC9999DFFFFFFFFFFFCADFFFFFFD42333324EFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87777777778BAAA9AAAAAAA",
    INIT_2d => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA978AA9789A98899CFFFFFFFFFFFFFFFFFF",
    INIT_2e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA9AAAAAAAAAAAAAAAAAA76666799999999",
    INIT_2f => x"BEFFFFFFFC323333323BFA999AFFFFFFFFFFFFEABFFFFFE52333332AFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97777777778AA9AAAAAAAAA",
    INIT_31 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA978AA978AA879A99CFFFFFFFFFFFFFFFFF",
    INIT_32 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC99AAAAAAAAAAAAAAAAAAA976666999989BE",
    INIT_33 => x"FFFFFFFFFFB22333332279999CFFFFFFFFFFFFFCADFFFF623333326FFFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB77777777899AAAAAAAAAAA",
    INIT_35 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA978AA879A9789AA99DFFFFFFFFFFFFFFFF",
    INIT_36 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFB99AAAAAAAAAAAAAAAAAAAAA866668999BEFF",
    INIT_37 => x"FFFFFFFFFFFA2233333259999EFFFFFFFFFFFFFEABFFE523333323DFFFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77777779AAAAAAAAAAAAAA",
    INIT_39 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA978A978A9879AAAA9AEFFFFFFFFFFFFFFF",
    INIT_3a => x"FFFFFFFFFFFFFFFFFFFFFFFFFEB9AAAAAAAAAAAAAAAAAAAAAAA9766689BEFFFF",
    INIT_3b => x"FFFFFFFFFFFF9223333279999FFFFFFFFFFFFFFFBAEB423333322BFFFFFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7777789AAAAAAAAAAAAAAA",
    INIT_3d => x"AAAAAAA9999999999AAAAAAAAAAAAA979A878A878AAAAAA9AFFFFFFFFFFFFFFF",
    INIT_3e => x"FFFFFFFFFFFFFFFFFFFFFFFFDA9AAAAAAAAAAAAAAAAAAAAAAAAA86667CFFFFFF",
    INIT_3f => x"FFFFFFFFFFFFFA323323899836BEFFFFFFFFFFFFD952233333329FFFFFFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87779AAAAAAAAAAAAAAAAA",
    INIT_41 => x"AAAA999ABCCDDCCBA99AAAAAAAAAAA879A8799789AAAAAAA9CFFFFFFFFFFFFFF",
    INIT_42 => x"FFFFFFFFFFFFFFFFFFFFFFFC99AAAAAAAAAAAAAAAAAAAAAAAAAA976679ADFFFF",
    INIT_43 => x"FFFFFFFFFFFFFFC42325999722247BDFFFFFFFDA632333333328FFFFFFFFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9789AAAAAAAAAAAAAAAAAA",
    INIT_45 => x"AAA9ABDFFFFFFFFFFDB99AAAAAAAAA99A9889879AAAAAAAA9AEFFFFFFFFFFFFF",
    INIT_46 => x"FFFFFFFFFFFFFFFFFFFFFEB99AAAAAAAAAAAAAAAAAAAAAAAAAAAA8667999BEFF",
    INIT_47 => x"FFFFFFFFFFFFFFFD62269995233222345676643223333333228FFFFFFFFFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB89AAAAAAAAAAAAAAAAAAA",
    INIT_49 => x"A99BEFFFFFFFFFFFFFFDA99AAAAAAAAAAA99978AAAAAAAAAA9CFFFFFFFFFFFFF",
    INIT_4a => x"FFFFFFFFFFFFFFFFFFFFDA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA966799999BE",
    INIT_4b => x"FFFFFFFFFFFFFFFFF937999423333332222222333333333229FFFFFFFFFFFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAAAAAAAAAAAAAA",
    INIT_4d => x"9AEFFFFFFFFFFFFFFFFFFC99AAAAAAAAAAAA999AAAAAAAAAAAAEFFFFFFFFFFFF",
    INIT_4e => x"FFFFFFFFFFFFFFFFFFFC99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA97669999999",
    INIT_4f => x"BEFFFFFFFFFFFFFFFFC99983333333333333333333333324BFFFFFFFFFFFFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAAAAAAAAAAAAAAAAAAAAA9",
    INIT_51 => x"BFFFFFFFFFFFFFFFFFFFFFDA9AAAAAAAAAAAAAAAAAAAAAAAAA9CFFFFFFFFFFFF",
    INIT_52 => x"FFFFFFFFFFFFFFFFFEB99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA767CB99999",
    INIT_53 => x"99BEFFFFFFFFFFFFFFE9997223333333333333333333227EFFFFFFFFFFFFFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAA9AAAAAAAAAAAAAAAAAA9B",
    INIT_55 => x"FFFFFFFFFFFFFFFFFFFFFFFDA9AAAAAAAAAAAAAAAAAAAAAAAA9AFFFFFFFFFFFF",
    INIT_56 => x"FFFFFFFFFFFFFFFFDA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA866DFDA999",
    INIT_57 => x"9989BEFFFFFFFFFFFFC999A7322233333333333332226CFFFFFFFFFFFFFFFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABBA9AAAAAAAAAAAAAAAA9AF",
    INIT_59 => x"FFFFFFFFFFFFFFFFFFFFFFFFD99AAAAAAAAAAAAAAAAAAAAAAAA9DFFFFFFFFFFF",
    INIT_5a => x"FFFFFFFFFFFFFFFC99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8669EFFDA9",
    INIT_5b => x"999999BEFFFFFFFFFFB999DFEA64222222222222247CFFFFFFFFFFFFFFFFFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABBBBA9AAAAAAAAAAAAAAA9DF",
    INIT_5d => x"FFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAAAAAAAAAAAAAAAAAA9CFFFFFFFFFFF",
    INIT_5e => x"FFFFFFFFFFFFFEA99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA96689DFFFD",
    INIT_5f => x"A9999989BEFFFFFFFFA899EFFFFEC97654444579CEFFFFFFFFFFFFFFFFFFFFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBBBBBBAAAAAAAA999AAAA9BFF",
    INIT_61 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFA9AAAAAAAAAAAAAAAAAAAAAAA9AFFFFFFFFFFF",
    INIT_62 => x"FFFFFFFFFFFFC99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA966888BFFF",
    INIT_63 => x"FDA9999989BEFEA8776677ADFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBBBAAAAAAA98899AAA9DFF",
    INIT_65 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFD9AAAAAAAAAAAAAAAAAAAAAAAAAEFFFFFFFFFF",
    INIT_66 => x"FFFFFFFFFFEA99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA96688889DF",
    INIT_67 => x"FFFDA99999999666666666668CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCABBBBBBBBAAAAA988889AA9AFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFA9AAAAAAAAAAAAAAAAAAAAAAA9DFFFFFFFFFF",
    INIT_6a => x"FFFFFFFFFC99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA967888888A",
    INIT_6b => x"CFFFFDA99997666666666666668EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABBBBBBBBBAAAA9888889AA9BFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAAAAAAAAAAAAAAAAAAAA9CFFFFFFFFFF",
    INIT_6e => x"FFFFFFFEA99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9689888888",
    INIT_6f => x"89BDFFFDA9766666666666666667EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABBBBBBBBBAAAA988889AAA9CFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFE99AAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFF",
    INIT_72 => x"FFFFFFB99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9888888888",
    INIT_73 => x"88889ABCD96666666666666666668FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99AABBBBBBBA9AA988899AAA9CFFF",
    INIT_75 => x"FFFFFFFFEEEEFFFFFFFFFFFFFFFFA9AAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFF",
    INIT_76 => x"FFFFDA99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99AAAAAAAAA9988888888",
    INIT_77 => x"88888888866666666666666666666AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9AAAAAAAABBAAAAA99899AAAA9CFFF",
    INIT_79 => x"FFFFFD84222348CFFFFFFFFFFFFFB9AAAAAAAAAAAAAAAAAAAAAA9AFFFFFFFFFF",
    INIT_7a => x"FFEB99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAAAAAAAAAAAA9888888888",
    INIT_7b => x"888888887666666666666666666666EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9AAAAA9AAAAAAAAAAA9AAAAAA9CFFF",
    INIT_7d => x"FFFF920011110016DFFFFFFFFFFFB9AAAAAAAAAAAAAAAAAAAAAA9AFFFFFFFFFF",
    INIT_7e => x"EB99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99AAAABBBBAAAAAAAAA988888888",
    INIT_7f => x"888888886666666666777666666666AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_3,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_4 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBAA9AAAAAAAAAAAAAAAAAAAAAA9BFFF",
    INIT_01 => x"FFF80011111111102BFFFFFFFFFFC9AAAAAAAAAAAAAAAAAAAAAA9AEFFFFFFFFC",
    INIT_02 => x"A99AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AAABBBBBBBBAAAAAAAAA988888888",
    INIT_03 => x"8888889866666666689998766666668FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABBA9AAAAAAAAAAAAAAAAAAAAA9AFFF",
    INIT_05 => x"FFC111111111111101CFFFFFFFFFB9AAAAAAAAAAAAAAAAAAAAAAAAEFFFFFFDA9",
    INIT_06 => x"9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AABBBBBBBBBBBAAAAAAAAA988888888",
    INIT_07 => x"8888889766666666899999976666666DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBAAAAAAAAAAAAAAAAAAAAAAA9EFF",
    INIT_09 => x"FF50111111111111104FFFFFFFFFB9AAAAAAAAAAAAAAAAAAAAAAA9EFFFFDA99A",
    INIT_0a => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AABBBBBBBBBBBBBAAAAAAAAA9A9888888",
    INIT_0b => x"8888888766666667999999986666666CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBBBBBAA9AAAAAAAAAAAAAAAAAAA9CFF",
    INIT_0d => x"FE21111111111111110BFFFFFFFFA9AAAAAAAAAAAAAAAAAAAAAAA9EFFDA99AAA",
    INIT_0e => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAA9AABBBBBBBBBBBBBBBBAAAAAAAA9BEDBA998",
    INIT_0f => x"888999A86666666799AAA9996666666BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABBBBBBBA9AAAAAAAAAAAAAAAAAA9AFF",
    INIT_11 => x"FD111111111111111107FFFFFFFD9AAAAAAAAAAAAAAAAAAAAAAAAADC999AAAAA",
    INIT_12 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBAAAAAAAA99CFFFFEE",
    INIT_13 => x"EEEEFFFB6666666799AAA9996666666AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCABBBBBBBBA9AAAAAAAAAAAAAAAAAA9CF",
    INIT_15 => x"FD111121011111111106FFFFFFFB9AAAAAAAAAAAAAAAAAAAAAAAAA9889AAAAAA",
    INIT_16 => x"AAAAAAAAAAAA99999999999999AABBBBBBBBBBBBBBBBBBBAAAAAAAAAA9BFFFFF",
    INIT_17 => x"FFFFFFFB666666679AAAA9986666666AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBBBBBBA9AAAAAAAAAAAAAAAAA9AE",
    INIT_19 => x"FE203CEB301111111106FFFFFFE9AAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_1a => x"AAAAAAAAA9999999999999999999AABBBBBBBBBBBBBBBBBA9AAAAAAAAA9ADFFF",
    INIT_1b => x"FFFFFFFA68A976669AAAA9986666666BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBBBBBBBA9AAAAAAAAAAAAAAAAA9A",
    INIT_1d => x"FF507FFFD20111111109FFFFFFA9AAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_1e => x"AAAAA99999999999999999999999999ABBBBBBBBBBBBBBBA9AAAAAAAAAA99ACD",
    INIT_1f => x"EEFFFFFA8AAAA767AAAAA9866666666CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBBBBBBBBA9AAAAAAAAAAAAAAAAA9",
    INIT_21 => x"BFC04FFFF4121111111DFFFFFB9AAAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_22 => x"AAA99999999999999999999999999999ABBBBBBBBBBBBBBA9AAAAAAAAAAAA999",
    INIT_23 => x"9AAAAAAAA9AAA87AAAAA87666666666EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAA",
    INIT_25 => x"9CF906DFD2BF4011106FFFFFC9AAAAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_26 => x"AAA9999999999999999999999999999999ABBBBBBBBBBBBBA9AAAAAAAAAAAAAA",
    INIT_27 => x"AA99999AAA9AA9AAAAA866666666668FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9ABBBBBBBBBBBBA9AAAAAAAAAAAAAAAAA",
    INIT_29 => x"A9CF9114206B311105EFFFFC9AAAAAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_2a => x"AA999999999999999999999999999999999ABBBBBBBBBBABC9AAAAAAAAAAAAAA",
    INIT_2b => x"AAAAAAAAAA9AAAAAAAA66666666666BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD99AABBBBBBBBBBAAAAAAAAAAAAAAAAAAA",
    INIT_2d => x"AA9BFD61000000028FFFFEB9AAAAAAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_2e => x"AA9999999999999999999999999999999999ABBBBBBBBABFFA9AAAAAAAAAAAAA",
    INIT_2f => x"AAAAAAAAAAAAAAAAAA766666666667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9A99AABBBBBBBA9AAAAAAAAAAAAAAAAAA",
    INIT_31 => x"AAA9ADFEA76557AEFFFFDA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA98889AAAAAA",
    INIT_32 => x"AA99999999999999999999999999999999999ABBBBBBACFFFD99AAAAAAAAAAAA",
    INIT_33 => x"AAAAAAAAAAAAAAAAA866666666666CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE99AA9AAAAAAAA9AAAAAAAAAAAAAAAAAAA",
    INIT_35 => x"AAAA99BDFFFFFFFFFFDA99AAAAAAAAAAAAAA858AAAAAAAAAAAAAA98889AAAAAA",
    INIT_36 => x"AA999999999999A99999999999999999999999BBBBBADFFFFFD99AAAAAAAAAAA",
    INIT_37 => x"A999A9AAAAA9AAAA866666666666AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9AAAAAAA999AAAAAAAAAAAAAAAAAAAAA",
    INIT_39 => x"AAAAAA99ACDEEEDCBA99AAAAAAAAAAAAAAAA725AAAAAAAAAAAAAA98889AAAAAA",
    INIT_3a => x"AAA999999AABBBBBBBAAA99999999999999999ABBABEFFFFFFFDA999AAAA9999",
    INIT_3b => x"9ACED9AAAAA9AAA866666666666AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_3d => x"AAAAAAAA9999A99999AAAAAAA89AAAAAAAAA9439AAAAAAAAAAAA998889AAAAAA",
    INIT_3e => x"AAAA999AABBBBBBBBBBBBBAA999999999999999AACFFFFFFFFFFFCAA9999AABC",
    INIT_3f => x"EFFFE9AAAAA9AB756666666666BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBAA9AAAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_41 => x"AAAAAAAAAAAAAAAAAAAAAAAA6139AAAAAAAAA439AAAAAAAAAAAA988889AAAAAA",
    INIT_42 => x"AAA99AABBBBBBBBBBBBBBBBBA99999999999999ADFFFFFFFFFFFFFFEEEEEEFFF",
    INIT_43 => x"FFFFEAAAAAA9AED9766666679EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCABBA9AAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_45 => x"AAAAAAAAAAAAAAAAAAAAAAA811039AAAAAAA9339AAAAAAAAAAAA988889AAAAAA",
    INIT_46 => x"AA9AABBBBBBBBBBBBBBBBBBBBBA9999999999999EFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_47 => x"FFFFC9AAAAA9AEFFEDBAABCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABBBAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
    INIT_49 => x"AAAAAAAAAAAAAAAAAAAAAAA301105AAAAAAA725AAAAAAAAAAAAA98889AAAAAAA",
    INIT_4a => x"9AABBBBBBBBBBBBBBBBBBBBBBBBA999999999999CFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFFD99AAAAA9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABBBBA9AAAAAAAAAAAAAAAAAAAAAAAA9",
    INIT_4d => x"99999999AAAAAAAAAAAAAA81111118AAAAAA527AAAAAAAAAAAAA98889AAAAAA9",
    INIT_4e => x"AABBBBBBBBBBBBBBBBBBBBBBBBBBA99999999999AFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FFE999AAAA99BFFFFFFFFFFFFFFFEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBA9AAAAAAAAAAAAAAAAAAAA999A",
    INIT_51 => x"BCDDDCBA999AAAAAAAAAAA50111104AAAAA6249AAAAAAAAAAAA998889AAAAA9A",
    INIT_52 => x"BBBBBBBBBBBBBBBBBBBBBBBBBBBBB999999999999DFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FFA999AAAA99DFFFFFFFFFFEC9754444457ADFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBBAAAAAA999AAAAAAAAAA99ACEF",
    INIT_55 => x"FFFFFFFFEBA99AAAAAAAA92111111179985238AAAAAAAAAAAAA988889AAAA9AB",
    INIT_56 => x"BBBBBBBBBBBBBBBBBBBBBBBBBBBABA99999999999BFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FA99999AA99CFFFFFFFFFC74222222222222348CFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9BBBBBBA9AAA98899AAAAAAAA99CFFFF",
    INIT_59 => x"FFFFFFFFFFEB99AAAAAAA8111111112443237AAAAAAAAAAAAAA988899AAA9ABB",
    INIT_5a => x"BBBBBBBBBBBBBBBBBBBBBBBBBABCDFA9999999999AFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"C89999A99AEFFFFFFFFB522233333333333332225AFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE978ABBBBBAAAAA98889AAAAAAA9AEFFFFF",
    INIT_5d => x"FFFFFFFFFFFFDA9AAAAAA611111111132349AAAAAAAAAAAAAAA98889AAA9ABBB",
    INIT_5e => x"BBBBBBBBBBBBBBBBBBBBAAABCDFFFFD99999999999EFFFFFFFFFFFFFFFFFFFFD",
    INIT_5f => x"99999AFDDEFFFFFFFC5223333333333333333333224AFFFFFFFFFFFFFFFFFFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE87779AAAAAAAAAA98889AAAAAA9AEFFFFFF",
    INIT_61 => x"FFFFFFFFFFFFFEA9AAAAA501111111685337AAAAAAAAAAAAAA988889AAAAABBB",
    INIT_62 => x"BBBBBBBBBBBBBBBBBBBBBCEFFFFFFFFA9999999999DFFFFFFFFFFFFFFFFFFFFA",
    INIT_63 => x"99999EFFFFFFFFFF93233333333333333333333333225CFFFFFFFFFFFFFFFFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFD877778A999AAAAAA98889AAAAA9AEFFFFFFF",
    INIT_65 => x"FFFFFFFFFFFFFFEA9AAAA501111016AAA7327AAAAAAAAAAAA9ABA999999ABBBB",
    INIT_66 => x"BBBBBBBBBBBBBBBAAA9BFFFFFFFFFFFB9999999999BFFFFFFFFFFFFFFFFFFFB8",
    INIT_67 => x"9999DFFFFFFFFFE62233333333222222223333333333228FFFFFFFFFFFFFFFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFB77777789AAAAAAAAA98889AAAA99EFFFFFFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFEA9AAA60111038AAAAA7349AAAAAAAAAAA9CFFFEEDDCCCCBB",
    INIT_6a => x"BBBBBBBCCAA999988888CFFFFFFFFFFD9999999999AFFFFFFFFFFFFFFFFFFE99",
    INIT_6b => x"999BFFFFFFFFFD4233333332223566654322233333333225DFFFFFFFFFFFFFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFB777777779AAAAAAAAA98889AAAA9BFFFFFFFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFD9AAA8100269AAAAAAA527AAAAAAAAAAA9DFFFFFFFFFFFFF",
    INIT_6e => x"FFFFFFFFFD88888888888DFFFFFFFFFE9999999999AFFFFFFFFFFFFFFFFFFA99",
    INIT_6f => x"999FFFFFFFFFC323333332248CEFFFFFFDB74223333333323BFFFFFFFFFFFFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFA7777777778AAAAAAAAA98889AAAA9EFFFFFFFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFB9AAA6469AAAAAAAAA627AAAAAAAAAA9AEFFFFFFFFFFFFF",
    INIT_72 => x"FFFFFFFFFFD98888888889FFFFFFFFFFA9999999999EFFFFFFFFFFFFFFFFD999",
    INIT_73 => x"98CFFFFFFFFD3233333224AFFFFFFFFFFFFDA9622333333322AFFFFFFFFFFFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFE9777777777779AAAAAAAAA999AAAA9BFFFFFFFFFF",
    INIT_75 => x"FFFFFFFFFFFFFFFFFD9AAAAAAAAAAAAAAAA627AAAAAAAAAA9BFFFFFFFFFFFFFF",
    INIT_76 => x"FFFFFFFFFFFD8888888888AFFFFFFFFFB9999999999EFFFFFFFFFFFFFFFFA999",
    INIT_77 => x"9AFFFFFFFFD4233333238FFFFFFFFFFFFFFCAEFC62233333322AFFFFFFFFFFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFE877777777777789AAAAAAAAAAAAAAA9CFFFFFFFFFF",
    INIT_79 => x"FFFFFFFFFFFFFFFFFFA9AAAAAAAAAAAAAA9438AAAAAAAAAA9CFFFFFFFFFFFFFF",
    INIT_7a => x"FFFFFFFFFFFFC8888888888DFFFFFFFFC9999999999DFFFFFFFFFFFFFFFD9999",
    INIT_7b => x"9DFFFFFFFF523333323AFFFFFFFFFFFFFFFBAEFFFB4233333322AFFFFFFFFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFD8777777777777789AAAAAAAAAAAAAAA9DFFFFFFFFED",
    INIT_7d => x"DEFFFFFFFFFFFFFFFFC9AAAAAAAAAAAAA8425AAAAAAAAAAAAEFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFFFFFFFFB8888888889FFFFFFFFC9999999999DFFFFFFFFFFFFFFFA9999",
    INIT_7f => x"AFFFFFFFF8233333249BFFFFFFFFFFFFFFFBBFFFFFE7223333323BFFFFFFFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_4,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_5 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFD777777777777789AAAAAAAAAAAAAAAAA9DFFFFFFB521",
    INIT_01 => x"1236BFFFFFFFFFFFFFD9AAAAAAAAAAAAA4249AAAAAAAAAA9BFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFFFFFFFFA888888888BFFFFFFFD9999999999DFFFFFFFFFFFFFFD99999",
    INIT_03 => x"CFFFFFFFB23333324DCACFFFFFFFFFFFFFEABFFFFFFF9223333323DFFFFFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFC77777777777789ABBBA9AAAAAAAAAAAAA9DFFFFF70011",
    INIT_05 => x"110003AFFFFFFFFFFFE9AAAAAAAAAAAAA779AAAAAAAAAAA9CFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFFFFFFD8888888889EFFFFFFD9999999999DFFFFFFFFFFFFFFB99999",
    INIT_07 => x"FFFFFFFE42333323CFFBADFFFFFFFFFFFFDACFFFFFFFFB323333325EFFFFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFC7777777777789ABBAAAAA9AAAAAAAAAAAA9DFFFF901111",
    INIT_09 => x"11111005EFFFFFFFFFE9AAAAAAAAAAAAAAAAAAAAAAAAAAAAEFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFFFFFB888888888BFFFFFFD9999999999DFFFFFFFFFFFFFF99999B",
    INIT_0b => x"FFFFFFF823333329FFFDABEFFFFFFFFFFFCADFFFFFFFFFB323333328FFFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFB777777777789ABAAAAAAAA9AAAAAAAAAAAA9CFFFF401111",
    INIT_0d => x"111111104EFFFFFFFFE9AAAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFFFE9888888889FFFFFFD9999999999DFFFFFFFFFFFFFD89999D",
    INIT_0f => x"FFFFFFD32333326FFFFFCACFFFFFFFFFFFCAEFFFFFFFFFFB32333332BFFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFB7777777778AABAAAAAAAAAAA9AAAAAAAAAAA9BFFFD111111",
    INIT_11 => x"1111111106FFFFFFFFD9AAAAAAAAAAAAAAAAAAAAAAAAAA9DFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFFFB888888888CFFFFFE9999999999EFFFFFFFFFFFFFB99999F",
    INIT_13 => x"FFFFFF82333323DFFFFFFBADFFFFFFFFFFBBFFFFFFFFFFFFA23333325FFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFB777777789ABBAAAAAAAAAAAAAA9AAAAAAAAAA9AEFFC111111",
    INIT_15 => x"1111111111CFFFFFFFC9AAAAAAAAAAAAAAAAAAAAAAAAA9AFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFFE888888888AFFFFFFA99999999AFFFFFFFFFFFFFF99999BF",
    INIT_17 => x"FFFFFE42333328FFFFFFFEAAEFFFFFFFFEABFFFFFFFFFFFFF823333329FFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFB77777789ABBAAAAAAAAAAAAAAAAAAAAAAAAAAAA9CFFD111110",
    INIT_19 => x"11111111108FFFFFFFB9AAAAAAAAAAAAAAAAAAAAAAAAA9CFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFA888888888EFFFFFC99999999CFFFFFFFFFFFFFE99999DF",
    INIT_1b => x"FFFFFA2333323DFFFFFFFFCABFFFFFFFFEACFFFFFFFFFFFFEB42333324EFFFFF",
    INIT_1c => x"FFFFFFFFFFFFB777778AABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AFFF304CB4",
    INIT_1d => x"01111111107FFFFFFEA9AAAAAAAAAAAAAAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFC888888888CFFFFFFB999999BFFFFFFFFFFFFFFC99999EF",
    INIT_1f => x"FFFFF62333327FFFFFFFFFFBACFFFFFFFDADFFFFFFFFFFFCABA33333329FFFFF",
    INIT_20 => x"FFFFFFFFFFFB77789ABBAAAAAAAAAAAAAAAAAAAAAAA9AAAAAAAAAA9CFF80AFFF",
    INIT_21 => x"30111111109FFFFFFC9AAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFE988888888AFFFFFFB99999AFFFFFFFFFFFFFFFB9999AFF",
    INIT_23 => x"FFFFE3233322CFFFFFFFFFFEAAEFFFFFFCADFFFFFFFFFEBAADF82333324EFFFF",
    INIT_24 => x"FFFFFFFFFFB7789ABBAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAAAAAAA99EFE25FFF",
    INIT_25 => x"7001111111DFFFFFFA9AAAAAAAAAAAAAAAAAAAAAAAAA9EFFFFFFFFFFFFFFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFA888888889EFFFFD999999DFFFFFFFFFFFFFFFA9998CFF",
    INIT_27 => x"FFFFB2333325FFFFFFFFFFFFDABFFFFFFBAEFFFFFFFFDAABEFFE4233332BFFFF",
    INIT_28 => x"FFFFFFFFFB789ABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAAAAAAA9AEFC26EE",
    INIT_29 => x"3771111106FFFFFFB9AAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFF",
    INIT_2a => x"FFFFFFFFFFFFFFFFFFB888888888DFFFE999998BFFFFFFFFFFFFFFFE99999CEE",
    INIT_2b => x"FFFF82222228FFFFFFFFFFFFFCACFFFFFBBFFFFFFFECAACFFFFF92333326FFFF",
    INIT_2c => x"FFFFFFFFB89ABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AFFD312",
    INIT_2d => x"1CC111102DFFFFFD9AAAAAAAAAAAAAAAAAAAAAAAAAA9DFFFFFFFFFFFFFFFFFFF",
    INIT_2e => x"FFFFFFFFFFFFFFFFFFD888888888CFFFB89999AFFFFFEDDCCBBAA99999999999",
    INIT_2f => x"99AA8665543BFFFFFFFFFFFFFEBADFFFEABFFFFFFDBABEFFFFFFE3233323EFFF",
    INIT_30 => x"FFFFFFFD9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AEFF82",
    INIT_31 => x"01100004DFFFFFD99AAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFFF",
    INIT_32 => x"FFFFFFFFFFFFFFFFFFE888888888BFFD999999ACBAA999999899999999999999",
    INIT_33 => x"9999999999999ABCDEEFFFFFFFDABFFFDACFFFFFCAACFFFFFFFFF7233332BFFF",
    INIT_34 => x"FFFFFFFFEDDCBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAAAAAAAA9ADFFE",
    INIT_35 => x"A64335AFFFFFFC99AAAAAAAAAAAAAAAAAAAAAAAAA99EFFFFFFFFFFFFFFFFFFFF",
    INIT_36 => x"FFFFFFFFFFFFFFFFFFF988888888AFF999999999999999999999999999999999",
    INIT_37 => x"9999999999999999899ABCDEFFFCACFFDADFFFEBABDFFFFFFFFFFB2333328FFF",
    INIT_38 => x"FFFFFFFFFFFFFFEEDCCBBBAAAAAAAAAAAAAAAAAAAAAAAAAA99AAAAAAAAA99CFF",
    INIT_39 => x"FFFFFFFFFFFEB99AAAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFFFF",
    INIT_3a => x"FFFFFFFFFFFFFFFFFFF9888888889FB999999999999999999999999999999999",
    INIT_3b => x"999999999999999999999999ABDDBACDBAEFFCAACEFFFFFFFFFFFE4233325FFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFEEEDDCCCBBBBBBBBBBBBBBBBCCCA9AAAAAAAAA99AC",
    INIT_3d => x"EFFFFFFFFDB99AAAAAAAAAAAAAAAAAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFF",
    INIT_3e => x"FFFFFFFFFFFFFFFFFFFA888888889B9999999999999999999999999999999999",
    INIT_3f => x"9999999999999999999999999999976667DEBABDFFFFFFFFFFFFFF6233324EFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD99AAAAAAAAAA99",
    INIT_41 => x"ABCDDDCBA99AAAAAAAAAAAAAAAAAAAAAAAAAAAAA9CFFFFFFFFFFFFFFFFFFFFFF",
    INIT_42 => x"FFFFFFFFFFFFFFFFFFFA88888888899999999999999998899999999999AAAAAA",
    INIT_43 => x"99998999999899999999999999986666667AABEFFFFFFFFFFFFFFF8233333DFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA9AAAAAAAAAAA",
    INIT_45 => x"999999999AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_46 => x"FFFFFFFFFFFFFFFFFFFA8888888889999999999999AABBCCDDEEEEFFFFFFFFFF",
    INIT_47 => x"FFFC3344448CCBBAA9999889999866666667DFFFFFFFFFFFFFFFFFA233332CFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9AAAAAAAAAA",
    INIT_49 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99EFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4a => x"FFFFFFFFFFFFFFFFFFFA8888888889999999ABCDEFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFFD3222227FFFFFFFEDDCBA999766666666DFFFFFFFFFFFFFFFFFC233332BFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9AAAAAAAAA",
    INIT_4d => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9CFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4e => x"FFFFFFFFFFFFFFFFFFFA8888888889999AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FFFD3233327FFFFFFFFFFFFFFEE8666666669BBCDEFFFFFFFFFFFFC333332AFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99AAAAAAA",
    INIT_51 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_52 => x"FFFFFFFFFFFFFFFFFFFA8888888889999EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FFFE4233325FFFFFFFFFFFFFFFFB66666666ABAAAAABCDDEFFFFFFC333332BFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC99AAAAAA",
    INIT_55 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AEFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_56 => x"FFFFFFFFFFFFFFFFFFF9888888888999CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FFFF5233324EFFFFFFFFFFFFFFFB66666668FFEDCCBAAAAABBCDEFC333332BFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA9AAAAA",
    INIT_59 => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99EFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5a => x"FFFFFFFFFFFFFFFFFFF988888888899AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"FFFF7233333DFFFFFFFFFFFFFEBAA766666AFFFFFFFEEDCBBAAAAB8233332CFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB99AAA",
    INIT_5d => x"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99DFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5e => x"FFFFFFFFFFFFFFFFFFE888888888889EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5f => x"FFFF9233332AFFFFFFFFFFFFCAACFFB79CBACFFFFFFFFFFFFEDDCB7233333DFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC99AA",
    INIT_61 => x"AAAAAA988AAAAAAAAAAAAAAAAAAAAAAAA99CFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_62 => x"FFFFFFFFFFFFFFFFFFE88888888888DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_63 => x"FFFFC2333327FFFFFFFFFFEBAADFFFDADFFBADFFFFFFFFFFFFFFFF7233324EFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA99",
    INIT_65 => x"AAAAAA978A989A9AAAAAAAAAAAAAAAAA99CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_66 => x"FFFFFFFFFFFFFFFFFFE9888888888BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_67 => x"FFFFE4233324EFFFFFFFFDAABEFFFFCAEFFDABEFFFFFFFFFFFFFFF5233325FFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA",
    INIT_69 => x"9AAAA9879A879989AAAAAAAAAAAAAAA99DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6a => x"FFFFFFFFFFFFFFFFFFFA88888888AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6b => x"FFFFF7233332AFFFFFFEBAACFFFFFFBAEFFFCACFFFFFFFFFFFFFFC3333328FFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
    INIT_6d => x"B99AA978A9889979AAAAAAAAAAAAAA9ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6e => x"FFFFFFFFFFFFFFFFFFFC88888889EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6f => x"FFFFFB2333325FFFFFDBABEFFFFFFFBBFFFFFBADFFFFFFFFFFFFF8233332BFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_71 => x"FDB99879A978A979AAAAAAAAAAAA99AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_72 => x"FFFFFFFFFFFFFFFFFFFFA888888CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_73 => x"FFFFFF4233332BFFFCAACFFFFFFFFEACFFFFFEAAEFFFFFFFFFFFE4233324EFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_75 => x"FFFD978AA978A979AAAAAAAAAAA9ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_76 => x"FFFFFFFFFFFFFFFFFFFFFB989ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_77 => x"FFFFFF82333325FEBABDFFFFFFFFFDACFFFFFFCABFFFFFFFFFFF92333327FFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_79 => x"FFFE88BA9879A979AAAAAAAA999BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7a => x"FFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7b => x"FFFFFFD32333328BACFFFFFFFFFFFCADFFFFFFFBACFFFFFFFFFD3233332BFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7d => x"FFFA7BFEC8799879AAAAA999ABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7f => x"FFFFFFF823333239EFFFFFFFFFFFFBAEFFFFFFFEAAEFFFFFFFF72333325FFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_5,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_6 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_01 => x"FFD78FFFE88CB9799999AABDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_03 => x"FFFFFFFD32333325FFFFFFFFFFFFFBBFFFFFFFFFDABFFFFFFFA2333332AFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_05 => x"FF97CFFFD7AFFB7BEDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_07 => x"FFFFFFFF923333327FFFFFFFFFFFEABFFFFFFFFFFCACFFFFFD32333325FFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_09 => x"FC79FFFFB7CFFB7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0b => x"FFFFFFFFF523333328FFFFFFFFFFDACFFFFFFFFFFEBADFFFE42333332CFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0d => x"F87DFFFF97EFFB7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0f => x"FFFFFFFFFD323333328FFFFFFFFFDADFFFFFFFFFFFDABEFE523333327FFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_11 => x"C7AFFFFE88FFFC7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_13 => x"FFFFFFFFFFA233333327FFFFFFFFCAEFFFFFFFFFFFFCACD423333324EFFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_15 => x"97DFFFFD7AFFFC7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_17 => x"FFFFFFFFFFF7233333325DFFFFFFBAEFFFFFFFFFFFFFC8323333323CFFFFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_19 => x"BBFFFFFB7CFFFC7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1b => x"FFFFFFFFFFFF6233333323AFFFFFBBFFFFFFFFFFFFFF7223333322AFFFFFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1d => x"FFFFFFF97EFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1f => x"FFFFFFFFFFFFF52333333226CFFEABFFFFFFFFFFFFB42333333329FFFFFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_21 => x"FFFFFFE79FFFFFCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_23 => x"FFFFFFFFFFFFFE623333333237CDADFFFFFFFFFEA522333333229FFFFFFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_25 => x"FFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_27 => x"FFFFFFFFFFFFFFF72233333332246ADEFFEDCA74223333333229FFFFFFFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_29 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2b => x"FFFFFFFFFFFFFFFF9223333333322234444322223333333323BFFFFFFFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2f => x"FFFFFFFFFFFFFFFFFB4223333333332222223333333333225DFFFFFFFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_31 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_32 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_33 => x"FFFFFFFFFFFFFFFFFFE72233333333333333333333332239FFFFFFFFFFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_35 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_36 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_37 => x"FFFFFFFFFFFFFFFFFFFFC6222333333333333333332237DFFFFFFFFFFFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_39 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3b => x"FFFFFFFFFFFFFFFFFFFFFFC732223333333333322237DFFFFFFFFFFFFFFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3f => x"FFFFFFFFFFFFFFFFFFFFFFFFEA642222222222246AEFFFFFFFFFFFFFFFFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_41 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_42 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_43 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFECA8766678ACEFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_45 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_46 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_47 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_49 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_51 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_52 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_55 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_56 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_59 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_61 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_62 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_63 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_65 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_66 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_67 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_72 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_73 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_75 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_76 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_77 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_79 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_6,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

RAMB36E1_7 : RAMB36E1
generic map (
    -- Address Collision Mode: "PERFORMANCE" or "DELAYED_WRITE" 
    RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
    -- Collision check: Values ("ALL", "WARNING_ONLY", "GENERATE_X_ONLY" or "NONE")
    SIM_COLLISION_CHECK => "ALL",
    -- DOA_REG, DOB_REG: Optional output register (0 or 1)
    DOA_REG => 0,
    DOB_REG => 0,
    EN_ECC_READ => FALSE,                                                            -- Enable ECC decoder,
                                                                          -- FALSE, TRUE
    EN_ECC_WRITE => FALSE,                                                           -- Enable ECC encoder,
                                                                          -- FALSE, TRUE
    -- INITP_00 to INITP_0F: Initial contents of the parity memory array
    INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
    INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
    -- INIT_00 to INIT_7F: Initial contents of the data memory array
    INIT_00 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_01 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_02 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_03 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_04 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_05 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_06 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_07 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_08 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_09 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_0f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_10 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_11 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_12 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_13 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_14 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_15 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_16 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_17 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_18 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_19 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_1f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_20 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_21 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_22 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_23 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_24 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_25 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_26 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_27 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_28 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_29 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_2f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_30 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_31 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_32 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_33 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_34 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_35 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_36 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_37 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_38 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_39 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_3f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_40 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_41 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_42 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_43 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_44 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_45 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_46 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_47 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_48 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_49 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_4f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_50 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_51 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_52 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_53 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_54 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_55 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_56 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_57 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_58 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_59 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_5f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_60 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_61 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_62 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_63 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_64 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_65 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_66 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_67 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_68 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_69 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_6f => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_70 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_71 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_72 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_73 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_74 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_75 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_76 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_77 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_78 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_79 => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7a => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7b => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7c => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7d => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    INIT_7e => x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
    -- INIT_A, INIT_B: Initial values on output ports
    INIT_A          => X"000000000",
    INIT_B          => X"000000000",
    -- Initialization File: RAM initialization file
    INIT_FILE       => "NONE",
    -- RAM Mode: "SDP" or "TDP" 
    RAM_MODE        => "TDP",
    -- RAM_EXTENSION_A, RAM_EXTENSION_B: Selects cascade mode ("UPPER", "LOWER", or "NONE")
    RAM_EXTENSION_A => "NONE",
    RAM_EXTENSION_B => "NONE",
    -- READ_WIDTH_A/B, WRITE_WIDTH_A/B: Read/write width per port
    READ_WIDTH_A    => 9,                                                               -- 0-72
    READ_WIDTH_B    => 9,                                                               -- 0-36
    WRITE_WIDTH_A   => 9,                                                              -- 0-36
    WRITE_WIDTH_B   => 9,                                                              -- 0-72
    -- RSTREG_PRIORITY_A, RSTREG_PRIORITY_B: Reset or enable priority ("RSTREG" or "REGCE")
    RSTREG_PRIORITY_A => "RSTREG",
    RSTREG_PRIORITY_B => "RSTREG",
    -- SRVAL_A, SRVAL_B: Set/reset value for output
    SRVAL_A => X"000000000",
    SRVAL_B => X"000000000",
    -- Simulation Device: Must be set to "7SERIES" for simulation behavior
    SIM_DEVICE => "7SERIES",
    -- WriteMode: Value on output upon a write ("WRITE_FIRST", "READ_FIRST", or "NO_CHANGE")
    WRITE_MODE_A => "WRITE_FIRST",
    WRITE_MODE_B => "WRITE_FIRST" 
)
port map (
    -- Cascade Signals: 1-bit (each) output: BRAM cascade ports (to create 64kx1)
--    CASCADEOUTA     => CASCADEOUTA,       -- 1-bit output: A port cascade
--    CASCADEOUTB     => CASCADEOUTB,       -- 1-bit output: B port cascade
    -- ECC Signals: 1-bit (each) output: Error Correction Circuitry ports
--    DBITERR         => DBITERR,             -- 1-bit output: Double bit error status
--    ECCPARITY       => ECCPARITY,           -- 8-bit output: Generated error correction parity
--    RDADDRECC       => RDADDRECC,           -- 9-bit output: ECC read address
--    SBITERR         => SBITERR,             -- 1-bit output: Single bit error status
    -- Port A Data: 32-bit (each) output: Port A data
    DOADO           => RAM_O_7,             -- 32-bit output: A port data/LSB data
--    DOPADOP         => DOPADOP,           -- 4-bit output: A port parity/LSB parity
    -- Port B Data: 32-bit (each) output: Port B data
--    DOBDO           => DOBDO,             -- 32-bit output: B port data/MSB data
--    DOPBDOP         => DOPBDOP,           -- 4-bit output: B port parity/MSB parity
    -- Cascade Signals: 1-bit (each) input: BRAM cascade ports (to create 64kx1)
    CASCADEINA      => '0',                 -- 1-bit input: A port cascade
    CASCADEINB      => '0',                 -- 1-bit input: B port cascade
    -- ECC Signals: 1-bit (each) input: Error Correction Circuitry ports
    INJECTDBITERR   => '0',                 -- 1-bit input: Inject a double bit error
    INJECTSBITERR   => '0',                 -- 1-bit input: Inject a single bit error
    -- Port A Address/Control Signals: 16-bit (each) input: Port A address and control signals (read port
    -- when RAM_MODE="SDP")
    ADDRARDADDR     => ADR_LOW,             -- 16-bit input: A port address/Read address
    CLKARDCLK       => CLK_I,               -- 1-bit input: A port clock/Read clock
    ENARDEN         => '1',                 -- 1-bit input: A port enable/Read enable
    REGCEAREGCE     => '0',                 -- 1-bit input: A port register enable/Register enable
    RSTRAMARSTRAM   => '0',                 -- 1-bit input: A port set/reset
    RSTREGARSTREG   => '0',                 -- 1-bit input: A port register set/reset
    WEA             => (others=>'0'),                     -- 4-bit input: A port write enable
    -- Port A Data: 32-bit (each) input: Port A data
    DIADI           => (others => '0'),               -- 32-bit input: A port data/LSB data
    DIPADIP         => (others=>'0'),       -- 4-bit input: A port parity/LSB parity
    -- Port B Address/Control Signals: 16-bit (each) input: Port B address and control signals (write port
    -- when RAM_MODE="SDP")
    ADDRBWRADDR     => (others=>'0'),       -- 16-bit input: B port address/Write address
    CLKBWRCLK       => '0',                 -- 1-bit input: B port clock/Write clock
    ENBWREN         => '0',                 -- 1-bit input: B port enable/Write enable
    REGCEB          => '0',                 -- 1-bit input: B port register enable
    RSTRAMB         => '0',                 -- 1-bit input: B port set/reset
    RSTREGB         => '0',                 -- 1-bit input: B port register set/reset
    WEBWE           => (others=>'0'),       -- 8-bit input: B port write enable/Write enable
    -- Port B Data: 32-bit (each) input: Port B data
    DIBDI           => (others=>'0'),       -- 32-bit input: B port data/MSB data
    DIPBDIP         => (others=>'0')        -- 4-bit input: B port parity/MSB parity
);

end Behavioral;

