$timescale 10ns $end
$scope module logic $end
$var wire 8 ! PINA $end
$var wire 1 " PINA0 $end
$var wire 8 # PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
bxxxxxxxx !
x"
bxxxxxxxx #
$end
#2187
b00000000 #
#2250
b00000000 #
#2251
b00000000 #
#2362
b00000000 !
0"
#2575
b00000000 #
#2576
b00000000 #
#2662
b00000000 !
#2875
b00000000 #
#2876
b00000000 #
#2962
b00000000 !
#3175
b00000000 #
#3176
b00000000 #
#3262
b00000000 !
#3475
b00000000 #
#3476
b00000000 #
#3562
b00000000 !
#3775
b00000000 #
#3776
b00000000 #
#3862
b00000001 !
1"
#4100
b00000001 #
#4101
b00000001 #
#4187
b00000001 !
#4425
b00000001 #
#4426
b00000001 #
#4512
b00000001 !
#4750
b00000001 #
#4751
b00000001 #
#4837
b00000001 !
#5075
b00000001 #
#5076
b00000001 #
#5162
b00000001 !
#5400
b00000001 #
#5401
b00000001 #
#5487
b00000010 !
0"
#5700
b00000000 #
#5701
b00000000 #
#5787
b00000010 !
#6000
b00000000 #
#6001
b00000000 #
#6087
b00000010 !
#6300
b00000000 #
#6301
b00000000 #
#6387
b00000010 !
#6600
b00000000 #
#6601
b00000000 #
#6687
b00000010 !
#6900
b00000000 #
#6901
b00000000 #
#6987
b00000011 !
1"
#7200
b00000000 #
#7201
b00000000 #
#7287
b00000011 !
#7500
b00000000 #
#7501
b00000000 #
#7587
b00000011 !
#7800
b00000000 #
#7801
b00000000 #
#7887
b00000011 !
#8100
b00000000 #
#8101
b00000000 #
#8187
b00000011 !
#8400
b00000000 #
#8401
b00000000 #
