// Seed: 1162706989
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    output supply0 id_11,
    input supply0 id_12
    , id_18,
    output wand id_13,
    input supply1 id_14,
    output supply1 id_15,
    output wor id_16
);
  logic id_19;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd45,
    parameter id_1 = 32'd46
) (
    input wor _id_0,
    input supply0 _id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    output uwire id_5
);
  wire [id_1  ==  id_0 : id_0] id_7;
  wire id_8;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_2,
      id_3,
      id_5,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
