# Reading List: CSC 586C (Data Management on Modern Hardware)

 - Midterm 1
 - Midterm 2


 - Course outline, motivation, objectives, ILO's, in-scope versus topical
 - Skyline problem as running example, BSkyTree/OSP?
 - DB background, what is query processing, what is in scope? Shared memory.

 - Herb Sutter articles, motivation, relevance, memory wall, transistor size, power wall
   * Sutter (2005). _The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software_. http://www.gotw.ca/publications/concurrency-ddj.htm
   * Sutter (2012). _Welcome to the Jungle: Or, A Heterogeneous Supercomputer in Every Pocket_. https://herbsutter.com/welcome-to-the-jungle/

 - ILP, micro- vs macro-instructions

 - Bit-level parallelism
   * Li & Patel (2013). "BitWeaving: Fast Scans for Main Memory Data Processing." _SIGMOD_. http://pages.cs.wisc.edu/~jignesh/publ/BitWeaving.pdf

 - Branch predictoin, pipeline flush, branch-free code

 - Hot spots and profiling, c++ timing libraries, microbenchmarking

 - Tiling + cache profiling + cache hierarchy + physical distance
   * Drepper (2007). _What Every Programmer Should Know About Memory_, Chapter 3: "CPU Caches". https://people.freebsd.org/~lstewart/articles/cpumemory.pdf

 - c++ functors, templates, const, ref/ptr, xval/rval, inlining, STL, namespaces

 - Intel guide, top-down diagnosis
   * Intel (2019). _IntelÂ® 64 and IA-32 ArchitecturesOptimization Reference Manual_, Appendix B: "Using Performance Monitoring Events". https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-optimization-reference-manual

 - Threading models (MPI, c++ threads, OpenMP)

 - Multicore, multi-socket, shared cache, NUMA effects, cache coherency, hyperthreads

 - AVX, SIMD, vectorisation, measuring AVX usage

 - Designing for data-level parallelism (mention thread-level)

 - Isolated testing of ideas, conditional compilation, plots

 - PSkyline as example of tiling for multi-core; sync barriers

 - NUMA islands, EPFL paper

 - cache-oblivious algorithms

 - thread blocks, warps, and step-locking

 - context switching + latency hiding + thread population

 - texture cache, shared memory, thread-local memory, PCIe, CUDA streams, iGPU

 - GPU Overview, motivation, integrated analytics, history, overall arch, SIMT, many weak cores vs few fat cores

 - Thrust + CUDA + OpenCL + nvcc + nvidia profiler

 - SkyAlign?

 - IBM DPU paper
 - UpMem paper
 - FPGA skyline paper
 - quantum?
   * qubits, motivation, hype, computational model
   * simulator
   * some algorithmic paper

 - heterogeneous parallelism?
 - wrap up course, clouds, revisit Sutter?
