<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_pwm.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_pwm.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_PWM_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_PWM_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_PWM Pulse Width Modulation Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief PwmCh_num hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_pwm_ch__num.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_pwm_ch__num.html#a6214028091bb04f2fae21b10c204eac7">00042</a>   __IO uint32_t PWM_CMR;     <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register */</span>
<a name="l00043"></a><a class="code" href="struct_pwm_ch__num.html#aace480403c8aaff5871ba2e4dd486272">00043</a>   __IO uint32_t PWM_CDTY;    <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register */</span>
<a name="l00044"></a><a class="code" href="struct_pwm_ch__num.html#a9a1b5f6fef4c3dd45167a1c048022cdd">00044</a>   __O  uint32_t PWM_CDTYUPD; <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register */</span>
<a name="l00045"></a><a class="code" href="struct_pwm_ch__num.html#aa931e2fbe63d8e5104cbc6605d4cd19f">00045</a>   __IO uint32_t PWM_CPRD;    <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0xC) PWM Channel Period Register */</span>
<a name="l00046"></a><a class="code" href="struct_pwm_ch__num.html#a4890730c296599df60c71441cd33a173">00046</a>   __O  uint32_t PWM_CPRDUPD; <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x10) PWM Channel Period Update Register */</span>
<a name="l00047"></a><a class="code" href="struct_pwm_ch__num.html#a57f094a421256dd066de5115edb2660e">00047</a>   __I  uint32_t PWM_CCNT;    <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x14) PWM Channel Counter Register */</span>
<a name="l00048"></a><a class="code" href="struct_pwm_ch__num.html#af66125bdfd293b434fbb50611edcc735">00048</a>   __IO uint32_t PWM_DT;      <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x18) PWM Channel Dead Time Register */</span>
<a name="l00049"></a><a class="code" href="struct_pwm_ch__num.html#a078f485478b95cd1e7a168ab5eab8067">00049</a>   __O  uint32_t PWM_DTUPD;   <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register */</span>
<a name="l00050"></a>00050 } <a class="code" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a>;<span class="comment"></span>
<a name="l00051"></a>00051 <span class="comment">/** \brief PwmCmp hardware registers */</span>
<a name="l00052"></a><a class="code" href="struct_pwm_cmp.html">00052</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00053"></a><a class="code" href="struct_pwm_cmp.html#a3aed4d2faffef1fd31542d1dfe2ad100">00053</a>   __IO uint32_t PWM_CMPV;    <span class="comment">/**&lt; \brief (PwmCmp Offset: 0x0) PWM Comparison 0 Value Register */</span>
<a name="l00054"></a><a class="code" href="struct_pwm_cmp.html#acc0f9de0d0b12b5d9f5b68314f56681d">00054</a>   __O  uint32_t PWM_CMPVUPD; <span class="comment">/**&lt; \brief (PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register */</span>
<a name="l00055"></a><a class="code" href="struct_pwm_cmp.html#a284c659bca7e07ff35fc8c2ec7f6e55b">00055</a>   __IO uint32_t PWM_CMPM;    <span class="comment">/**&lt; \brief (PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register */</span>
<a name="l00056"></a><a class="code" href="struct_pwm_cmp.html#a47b8bfca2fac66f3f5103a0bc9a1f550">00056</a>   __O  uint32_t PWM_CMPMUPD; <span class="comment">/**&lt; \brief (PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register */</span>
<a name="l00057"></a>00057 } <a class="code" href="struct_pwm_cmp.html" title="PwmCmp hardware registers.">PwmCmp</a>;<span class="comment"></span>
<a name="l00058"></a>00058 <span class="comment">/** \brief Pwm hardware registers */</span>
<a name="l00059"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gace381626974919cd4b1106113a792dd5">00059</a> <span class="preprocessor">#define PWMCMP_NUMBER 8</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define PWMCH_NUM_NUMBER 4</span>
<a name="l00061"></a><a class="code" href="struct_pwm.html">00061</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00062"></a><a class="code" href="struct_pwm.html#af44b7c080ed575114213168f370af1fe">00062</a>   __IO uint32_t  PWM_CLK;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x00) PWM Clock Register */</span>
<a name="l00063"></a><a class="code" href="struct_pwm.html#af98a5a75cda31546c3f10d98e40b1df2">00063</a>   __O  uint32_t  PWM_ENA;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x04) PWM Enable Register */</span>
<a name="l00064"></a><a class="code" href="struct_pwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">00064</a>   __O  uint32_t  PWM_DIS;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x08) PWM Disable Register */</span>
<a name="l00065"></a><a class="code" href="struct_pwm.html#a698461997ab5f9b9b0a768cd6f35727a">00065</a>   __I  uint32_t  PWM_SR;                       <span class="comment">/**&lt; \brief (Pwm Offset: 0x0C) PWM Status Register */</span>
<a name="l00066"></a><a class="code" href="struct_pwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">00066</a>   __O  uint32_t  PWM_IER1;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x10) PWM Interrupt Enable Register 1 */</span>
<a name="l00067"></a><a class="code" href="struct_pwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">00067</a>   __O  uint32_t  PWM_IDR1;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x14) PWM Interrupt Disable Register 1 */</span>
<a name="l00068"></a><a class="code" href="struct_pwm.html#a2c3b2b816a7371aa969783b0581a07f1">00068</a>   __I  uint32_t  PWM_IMR1;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x18) PWM Interrupt Mask Register 1 */</span>
<a name="l00069"></a><a class="code" href="struct_pwm.html#ad51a82155083c0a472e38ec35ead027b">00069</a>   __I  uint32_t  PWM_ISR1;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x1C) PWM Interrupt Status Register 1 */</span>
<a name="l00070"></a><a class="code" href="struct_pwm.html#a4af7499a8a8c38dc36a90f07838c235c">00070</a>   __IO uint32_t  PWM_SCM;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x20) PWM Sync Channels Mode Register */</span>
<a name="l00071"></a><a class="code" href="struct_pwm.html#aad190db63b9c3c51d3a40856f3925aeb">00071</a>   __O  uint32_t  PWM_DMAR;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x24) PWM DMA Register */</span>
<a name="l00072"></a><a class="code" href="struct_pwm.html#a531917d3f450f7ad0d55e8a2106906fe">00072</a>   __IO uint32_t  PWM_SCUC;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x28) PWM Sync Channels Update Control Register */</span>
<a name="l00073"></a><a class="code" href="struct_pwm.html#af45588bc983b3bd8b68feae558217f4f">00073</a>   __IO uint32_t  PWM_SCUP;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x2C) PWM Sync Channels Update Period Register */</span>
<a name="l00074"></a><a class="code" href="struct_pwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">00074</a>   __O  uint32_t  PWM_SCUPUPD;                  <span class="comment">/**&lt; \brief (Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register */</span>
<a name="l00075"></a><a class="code" href="struct_pwm.html#aa42f42c91e02a16ceae07e1ffd29b006">00075</a>   __O  uint32_t  PWM_IER2;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x34) PWM Interrupt Enable Register 2 */</span>
<a name="l00076"></a><a class="code" href="struct_pwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">00076</a>   __O  uint32_t  PWM_IDR2;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x38) PWM Interrupt Disable Register 2 */</span>
<a name="l00077"></a><a class="code" href="struct_pwm.html#a385a537ddc9c6c395d83d95c1a06ef19">00077</a>   __I  uint32_t  PWM_IMR2;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 */</span>
<a name="l00078"></a><a class="code" href="struct_pwm.html#a815d3fa2563b0e4d6e9d0da560689263">00078</a>   __I  uint32_t  PWM_ISR2;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x40) PWM Interrupt Status Register 2 */</span>
<a name="l00079"></a><a class="code" href="struct_pwm.html#ab49467577b36a316a1785624f658b983">00079</a>   __IO uint32_t  PWM_OOV;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x44) PWM Output Override Value Register */</span>
<a name="l00080"></a><a class="code" href="struct_pwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">00080</a>   __IO uint32_t  PWM_OS;                       <span class="comment">/**&lt; \brief (Pwm Offset: 0x48) PWM Output Selection Register */</span>
<a name="l00081"></a><a class="code" href="struct_pwm.html#aaaeaaa05fb609641fb915fadcc3dc440">00081</a>   __O  uint32_t  PWM_OSS;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x4C) PWM Output Selection Set Register */</span>
<a name="l00082"></a><a class="code" href="struct_pwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">00082</a>   __O  uint32_t  PWM_OSC;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x50) PWM Output Selection Clear Register */</span>
<a name="l00083"></a><a class="code" href="struct_pwm.html#a7aa925947ae2f13035028966882c7887">00083</a>   __O  uint32_t  PWM_OSSUPD;                   <span class="comment">/**&lt; \brief (Pwm Offset: 0x54) PWM Output Selection Set Update Register */</span>
<a name="l00084"></a><a class="code" href="struct_pwm.html#a43a2bcdf60ea492aa45213f1e86df095">00084</a>   __O  uint32_t  PWM_OSCUPD;                   <span class="comment">/**&lt; \brief (Pwm Offset: 0x58) PWM Output Selection Clear Update Register */</span>
<a name="l00085"></a><a class="code" href="struct_pwm.html#a00025ddbc45edc6db0c57987237d2851">00085</a>   __IO uint32_t  PWM_FMR;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x5C) PWM Fault Mode Register */</span>
<a name="l00086"></a><a class="code" href="struct_pwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">00086</a>   __I  uint32_t  PWM_FSR;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x60) PWM Fault Status Register */</span>
<a name="l00087"></a><a class="code" href="struct_pwm.html#acbca535e1afb2eea771be902a805d603">00087</a>   __O  uint32_t  PWM_FCR;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x64) PWM Fault Clear Register */</span>
<a name="l00088"></a><a class="code" href="struct_pwm.html#a4ed48cde0dfe14386ba64aeedcfe7b1b">00088</a>   __IO uint32_t  PWM_FPV1;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0x68) PWM Fault Protection Value Register 1 */</span>
<a name="l00089"></a><a class="code" href="struct_pwm.html#a89a77674da2327301735f8890839b60f">00089</a>   __IO uint32_t  PWM_FPE;                      <span class="comment">/**&lt; \brief (Pwm Offset: 0x6C) PWM Fault Protection Enable Register */</span>
<a name="l00090"></a>00090   __I  uint32_t  Reserved1[3];
<a name="l00091"></a><a class="code" href="struct_pwm.html#a5f73618fc6f45fc2e6b5c7618d89cf7a">00091</a>   __IO uint32_t  PWM_ELMR[2];                  <span class="comment">/**&lt; \brief (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register */</span>
<a name="l00092"></a>00092   __I  uint32_t  Reserved2[7];
<a name="l00093"></a><a class="code" href="struct_pwm.html#a7999c9cc2034e2cd8082c307bc02e070">00093</a>   __IO uint32_t  PWM_SSPR;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0xA0) PWM Spread Spectrum Register */</span>
<a name="l00094"></a><a class="code" href="struct_pwm.html#a9eaa5140cd0ab84ba47f03090834f23c">00094</a>   __O  uint32_t  PWM_SSPUP;                    <span class="comment">/**&lt; \brief (Pwm Offset: 0xA4) PWM Spread Spectrum Update Register */</span>
<a name="l00095"></a>00095   __I  uint32_t  Reserved3[2];
<a name="l00096"></a><a class="code" href="struct_pwm.html#adc82466754e7003ffc6f0017aaef1b41">00096</a>   __IO uint32_t  PWM_SMMR;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register */</span>
<a name="l00097"></a>00097   __I  uint32_t  Reserved4[3];
<a name="l00098"></a><a class="code" href="struct_pwm.html#a1b068d9100376c38d9ea70c401a94f6b">00098</a>   __IO uint32_t  PWM_FPV2;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0xC0) PWM Fault Protection Value 2 Register */</span>
<a name="l00099"></a>00099   __I  uint32_t  Reserved5[8];
<a name="l00100"></a><a class="code" href="struct_pwm.html#a442b89c8b56e3742c6a060979443c6c6">00100</a>   __O  uint32_t  PWM_WPCR;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0xE4) PWM Write Protection Control Register */</span>
<a name="l00101"></a><a class="code" href="struct_pwm.html#ab7152d66306ca3dd7a8847787c220efa">00101</a>   __I  uint32_t  PWM_WPSR;                     <span class="comment">/**&lt; \brief (Pwm Offset: 0xE8) PWM Write Protection Status Register */</span>
<a name="l00102"></a>00102   __I  uint32_t  Reserved6[17];
<a name="l00103"></a><a class="code" href="struct_pwm.html#ad7310a51a3ba7fa81d591518591a1efb">00103</a>        <a class="code" href="struct_pwm_cmp.html" title="PwmCmp hardware registers.">PwmCmp</a>    PWM_CMP[PWMCMP_NUMBER];       <span class="comment">/**&lt; \brief (Pwm Offset: 0x130) 0 .. 7 */</span>
<a name="l00104"></a>00104   __I  uint32_t  Reserved7[20];
<a name="l00105"></a><a class="code" href="struct_pwm.html#abe60a63466a852695d918b9bc5551ef7">00105</a>        <a class="code" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a> PWM_CH_NUM[PWMCH_NUM_NUMBER]; <span class="comment">/**&lt; \brief (Pwm Offset: 0x200) ch_num = 0 .. 3 */</span>
<a name="l00106"></a>00106   __I  uint32_t  Reserved8[96];
<a name="l00107"></a><a class="code" href="struct_pwm.html#a953079455e6417e6a2fd560524363563">00107</a>   __O  uint32_t  PWM_CMUPD0;                   <span class="comment">/**&lt; \brief (Pwm Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) */</span>
<a name="l00108"></a>00108   __I  uint32_t  Reserved9[7];
<a name="l00109"></a><a class="code" href="struct_pwm.html#a4988962d16500530519049802c5daf34">00109</a>   __O  uint32_t  PWM_CMUPD1;                   <span class="comment">/**&lt; \brief (Pwm Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) */</span>
<a name="l00110"></a>00110   __I  uint32_t  Reserved10[2];
<a name="l00111"></a><a class="code" href="struct_pwm.html#aa79825783f70ac69e200029c7858b309">00111</a>   __IO uint32_t  PWM_ETRG1;                    <span class="comment">/**&lt; \brief (Pwm Offset: 0x42C) PWM External Trigger Register (trg_num = 1) */</span>
<a name="l00112"></a><a class="code" href="struct_pwm.html#a6daf0d3cf7806f04cf6fdfdf1068b79e">00112</a>   __IO uint32_t  PWM_LEBR1;                    <span class="comment">/**&lt; \brief (Pwm Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) */</span>
<a name="l00113"></a>00113   __I  uint32_t  Reserved11[3];
<a name="l00114"></a><a class="code" href="struct_pwm.html#a44305cae6a0e803334e9a34ad5238555">00114</a>   __O  uint32_t  PWM_CMUPD2;                   <span class="comment">/**&lt; \brief (Pwm Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) */</span>
<a name="l00115"></a>00115   __I  uint32_t  Reserved12[2];
<a name="l00116"></a><a class="code" href="struct_pwm.html#a5099c5bd5bee102dbd4a1f883bc58dd8">00116</a>   __IO uint32_t  PWM_ETRG2;                    <span class="comment">/**&lt; \brief (Pwm Offset: 0x44C) PWM External Trigger Register (trg_num = 2) */</span>
<a name="l00117"></a><a class="code" href="struct_pwm.html#a659974ffb8eeb2512077e7e464866af3">00117</a>   __IO uint32_t  PWM_LEBR2;                    <span class="comment">/**&lt; \brief (Pwm Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) */</span>
<a name="l00118"></a>00118   __I  uint32_t  Reserved13[3];
<a name="l00119"></a><a class="code" href="struct_pwm.html#a90782f05debeb04617fbf7f0c38ed6ba">00119</a>   __O  uint32_t  PWM_CMUPD3;                   <span class="comment">/**&lt; \brief (Pwm Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) */</span>
<a name="l00120"></a>00120 } <a class="code" href="struct_pwm.html">Pwm</a>;
<a name="l00121"></a>00121 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00122"></a>00122 <span class="comment">/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define PWM_CLK_DIVA_Pos 0</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_DIVA_Msk (0xffu &lt;&lt; PWM_CLK_DIVA_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA Divide Factor */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVA_Pos)))</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf333c9ff5302685fd4ef18860428d30b">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_CLK_DIVA_CLKA_POFF (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA clock is turned off */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga61ceccd8bb496ddef9650533b6168bd4">00127</a> <span class="preprocessor">#define   PWM_CLK_DIVA_PREA (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA clock is clock selected by PREA */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define PWM_CLK_PREA_Pos 8</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_PREA_Msk (0xfu &lt;&lt; PWM_CLK_PREA_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA Source Clock Selection */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREA_Pos)))</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab300b068db4180313e75b24ddaa91f39">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_CLK_PREA_CLK (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga38558e2ea043d4cca8f6c35c0bb0ff4e">00132</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV2 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/2 */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga03dadde787d0e63c8b8768808fe99a2a">00133</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV4 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/4 */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga75a88000ff27a08dbbeebf81334c5da6">00134</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV8 (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/8 */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7f267cef8537959fed3cef3ed7ef469f">00135</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV16 (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/16 */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga1aef63cb91c8c22ddfd7b0cf2cedf0df">00136</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV32 (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/32 */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga178e412966e10c888eac32104042a581">00137</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV64 (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/64 */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8dcee1a03b78b3780326312cee74a047">00138</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV128 (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/128 */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2b6c73e5a4deebd5e429bd3aaadf837b">00139</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV256 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/256 */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf721401087a93bac5aeb4bf8a9ac235e">00140</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV512 (0x9u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/512 */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4ac8af0adc0d5842914af03ef91e93ce">00141</a> <span class="preprocessor">#define   PWM_CLK_PREA_CLK_DIV1024 (0xAu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/1024 */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define PWM_CLK_DIVB_Pos 16</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0f10b800816f89c333627527117fdf61">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_DIVB_Msk (0xffu &lt;&lt; PWM_CLK_DIVB_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKB Divide Factor */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVB_Pos)))</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae74dee51491421d03783282b256287e8">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_CLK_DIVB_CLKB_POFF (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKB clock is turned off */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaab33aacf0706fdcd8ca7363dc41ad65a">00146</a> <span class="preprocessor">#define   PWM_CLK_DIVB_PREB (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKB clock is clock selected by PREB */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define PWM_CLK_PREB_Pos 24</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_PREB_Msk (0xfu &lt;&lt; PWM_CLK_PREB_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKB Source Clock Selection */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREB_Pos)))</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gada8a99142a42d9837ff2a44e705d2151">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_CLK_PREB_CLK (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9cb79daa408c2df519f53f37f31abd80">00151</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV2 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/2 */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad2e2eea88e4ca9f8e81343ad1d9e89e7">00152</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV4 (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/4 */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0bb7053788983f89006d89f91cde9c0a">00153</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV8 (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/8 */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga272798784c4448ea5da47865ea948ca8">00154</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV16 (0x4u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/16 */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad4de5b8ddb644118817ce6b1f79a8b30">00155</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV32 (0x5u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/32 */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga377f7927763346eff57e2098755ab1e2">00156</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV64 (0x6u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/64 */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae47109fac5979f7f7f1db16ae132e46c">00157</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV128 (0x7u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/128 */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaf3614b1a76b5b63428c8231cc383504">00158</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV256 (0x8u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/256 */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa53b1dd4e614b72e3637aa44763d1620">00159</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV512 (0x9u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/512 */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae9f6d0e24b13520c2a68e86b083210e2">00160</a> <span class="preprocessor">#define   PWM_CLK_PREB_CLK_DIV1024 (0xAu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CLK) Peripheral clock/1024 */</span>
<a name="l00161"></a>00161 <span class="comment">/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">00162</a> <span class="preprocessor">#define PWM_ENA_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">00163</a> <span class="preprocessor">#define PWM_ENA_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">00164</a> <span class="preprocessor">#define PWM_ENA_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">00165</a> <span class="preprocessor">#define PWM_ENA_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l00166"></a>00166 <span class="comment">/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">00167</a> <span class="preprocessor">#define PWM_DIS_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">00168</a> <span class="preprocessor">#define PWM_DIS_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">00169</a> <span class="preprocessor">#define PWM_DIS_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga036f740d5b634027628c0f87918132d1">00170</a> <span class="preprocessor">#define PWM_DIS_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l00171"></a>00171 <span class="comment">/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">00172</a> <span class="preprocessor">#define PWM_SR_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">00173</a> <span class="preprocessor">#define PWM_SR_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">00174</a> <span class="preprocessor">#define PWM_SR_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">00175</a> <span class="preprocessor">#define PWM_SR_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l00176"></a>00176 <span class="comment">/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gacec10dad8055a8b5b3c7d901efc11c44">00177</a> <span class="preprocessor">#define PWM_IER1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 0 Interrupt Enable */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gadf1bd2e8c79a879b4137063f1c78db41">00178</a> <span class="preprocessor">#define PWM_IER1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 1 Interrupt Enable */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa396fa0bb6991b994c66401939fdabc8">00179</a> <span class="preprocessor">#define PWM_IER1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 2 Interrupt Enable */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6a7cf8ae79684535dd2b5461dd9dae96">00180</a> <span class="preprocessor">#define PWM_IER1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 3 Interrupt Enable */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gadddf859bc39129c1ea60d629dec93bb4">00181</a> <span class="preprocessor">#define PWM_IER1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaba6b66691e3a876e5b8307b16f579550">00182</a> <span class="preprocessor">#define PWM_IER1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9694d6928071c3f4655ebabbcc6dbca3">00183</a> <span class="preprocessor">#define PWM_IER1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab9b0794397320c6bed971ab0a638f6c3">00184</a> <span class="preprocessor">#define PWM_IER1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable */</span>
<a name="l00185"></a>00185 <span class="comment">/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">00186</a> <span class="preprocessor">#define PWM_IDR1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 0 Interrupt Disable */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga80cc87b54b89b298d6bf32700df8cb9a">00187</a> <span class="preprocessor">#define PWM_IDR1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 1 Interrupt Disable */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga668fe202fa0cdba3d8e740339740a455">00188</a> <span class="preprocessor">#define PWM_IDR1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 2 Interrupt Disable */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5436d6d3d46e185a265960da08b61718">00189</a> <span class="preprocessor">#define PWM_IDR1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 3 Interrupt Disable */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5d0b864d7c46d711e67f258576bdb695">00190</a> <span class="preprocessor">#define PWM_IDR1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga976e7c6018476e56eb5499fe014ecd91">00191</a> <span class="preprocessor">#define PWM_IDR1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae1441d80727769a23cf3938e11040fe2">00192</a> <span class="preprocessor">#define PWM_IDR1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaba474b42f512547290bc189f1241469a">00193</a> <span class="preprocessor">#define PWM_IDR1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable */</span>
<a name="l00194"></a>00194 <span class="comment">/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9ee97f78b7948e40e46566ffbbcbe47c">00195</a> <span class="preprocessor">#define PWM_IMR1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 0 Interrupt Mask */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga828ed6030cac5bfa5316be0546d17d94">00196</a> <span class="preprocessor">#define PWM_IMR1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 1 Interrupt Mask */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6f1acc4c35ff8edd7f942f7373df293c">00197</a> <span class="preprocessor">#define PWM_IMR1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 2 Interrupt Mask */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2e15587fb7becf372540aa69cb05eb80">00198</a> <span class="preprocessor">#define PWM_IMR1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 3 Interrupt Mask */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf36c2ed812ff1a0db8cdf19b99a638c5">00199</a> <span class="preprocessor">#define PWM_IMR1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7b1b162661cc04e05022140e326c28de">00200</a> <span class="preprocessor">#define PWM_IMR1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6186867169ba180d0a2d5577ffdc7ec9">00201</a> <span class="preprocessor">#define PWM_IMR1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac76de31d226d65cee7647b5528702f38">00202</a> <span class="preprocessor">#define PWM_IMR1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask */</span>
<a name="l00203"></a>00203 <span class="comment">/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9a88a70dbfc521ccca132513e74e24df">00204</a> <span class="preprocessor">#define PWM_ISR1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 0 */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga59c811d09679a3521831806584ba9e78">00205</a> <span class="preprocessor">#define PWM_ISR1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 1 */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga877d53e5a7f56b6fa1a120a152504a75">00206</a> <span class="preprocessor">#define PWM_ISR1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 2 */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa9bfd7b941b6dd602ec557c93b048b7c">00207</a> <span class="preprocessor">#define PWM_ISR1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 3 */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga57d6aa67fe3a37f1fa0ab36d04be164f">00208</a> <span class="preprocessor">#define PWM_ISR1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 0 */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga440b312b3cdf88e66ac626741fbc5427">00209</a> <span class="preprocessor">#define PWM_ISR1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 1 */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaff4258f3fafae81aa9d871e8bf9d656e">00210</a> <span class="preprocessor">#define PWM_ISR1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 2 */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad44b49b584c2c3f42c4b3ca78d9e86bf">00211</a> <span class="preprocessor">#define PWM_ISR1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 3 */</span>
<a name="l00212"></a>00212 <span class="comment">/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaba5a800dc0108c6efdf60e6e87946071">00213</a> <span class="preprocessor">#define PWM_SCM_SYNC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 0 */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8238b59e1eedc70791a3c2ac21b6198c">00214</a> <span class="preprocessor">#define PWM_SCM_SYNC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 1 */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga10d1db9baeea99e727a31c8968e3a5f7">00215</a> <span class="preprocessor">#define PWM_SCM_SYNC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 2 */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga58c6cd52a750aa0343f28d6fccc7e077">00216</a> <span class="preprocessor">#define PWM_SCM_SYNC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 3 */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define PWM_SCM_UPDM_Pos 16</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae3588984289a0472559bc899f4d5d6c0">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCM_UPDM_Msk (0x3u &lt;&lt; PWM_SCM_UPDM_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channels Update Mode */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define PWM_SCM_UPDM(value) ((PWM_SCM_UPDM_Msk &amp; ((value) &lt;&lt; PWM_SCM_UPDM_Pos)))</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga07abbb7fd1bdf195ef742e35afb09eb6">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_SCM_UPDM_MODE0 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels */</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8d1b5e8907d68adc1a06118c8683fe42">00221</a> <span class="preprocessor">#define   PWM_SCM_UPDM_MODE1 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabbf6218250178d29f413eec64ff66ef1">00222</a> <span class="preprocessor">#define   PWM_SCM_UPDM_MODE2 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SCM) Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga1264bf08a1e9bccb101711725529f141">00223</a> <span class="preprocessor">#define PWM_SCM_PTRM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_SCM) DMA Controller Transfer Request Mode */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define PWM_SCM_PTRCS_Pos 21</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae9dd366737be0232f74583c2232b8876">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCM_PTRCS_Msk (0x7u &lt;&lt; PWM_SCM_PTRCS_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCM) DMA Controller Transfer Request Comparison Selection */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk &amp; ((value) &lt;&lt; PWM_SCM_PTRCS_Pos)))</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="comment">/* -------- PWM_DMAR : (PWM Offset: 0x24) PWM DMA Register -------- */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define PWM_DMAR_DMADUTY_Pos 0</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5f39eb994ea9e8db2aa770e1f2b14c70">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DMAR_DMADUTY_Msk (0xffffffu &lt;&lt; PWM_DMAR_DMADUTY_Pos) </span><span class="comment">/**&lt; \brief (PWM_DMAR) Duty-Cycle Holding Register for DMA Access */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define PWM_DMAR_DMADUTY(value) ((PWM_DMAR_DMADUTY_Msk &amp; ((value) &lt;&lt; PWM_DMAR_DMADUTY_Pos)))</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="comment">/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gacad27e1647e1d8274a07c4212e6c63ab">00232</a> <span class="preprocessor">#define PWM_SCUC_UPDULOCK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SCUC) Synchronous Channels Update Unlock */</span>
<a name="l00233"></a>00233 <span class="comment">/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define PWM_SCUP_UPR_Pos 0</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUP_UPR_Msk (0xfu &lt;&lt; PWM_SCUP_UPR_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCUP) Update Period */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPR_Pos)))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUP_UPRCNT_Pos 4</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUP_UPRCNT_Msk (0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCUP) Update Period Counter */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPRCNT_Pos)))</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Pos 0</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Msk (0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCUPUPD) Update Period Update */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk &amp; ((value) &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)))</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="comment">/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga80cfa2e47a93ae5d84efefd8bef8bf84">00245</a> <span class="preprocessor">#define PWM_IER2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga953a62894cdd41fbc9ce21d6017efd2d">00246</a> <span class="preprocessor">#define PWM_IER2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0d36911f0ab55b9c3a3c5c74cfe952d0">00247</a> <span class="preprocessor">#define PWM_IER2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 0 Match Interrupt Enable */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaf86f969f8c5bf773eb2b16c06206b4f">00248</a> <span class="preprocessor">#define PWM_IER2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 1 Match Interrupt Enable */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga18263d30e12ee83892d12a627bd5b2d9">00249</a> <span class="preprocessor">#define PWM_IER2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 2 Match Interrupt Enable */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf76789bb910bb6be7e33f80e7ab61478">00250</a> <span class="preprocessor">#define PWM_IER2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 3 Match Interrupt Enable */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad34069cf0d0a952ec93e25ab6e0393f0">00251</a> <span class="preprocessor">#define PWM_IER2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 4 Match Interrupt Enable */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac85a721c9751d05ea064ca180b45d98a">00252</a> <span class="preprocessor">#define PWM_IER2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 5 Match Interrupt Enable */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5a109538ada1094ded88aa1e09d0aca6">00253</a> <span class="preprocessor">#define PWM_IER2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 6 Match Interrupt Enable */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa9a7c0c83f409e3d87e205bc17d3c5e5">00254</a> <span class="preprocessor">#define PWM_IER2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 7 Match Interrupt Enable */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf396a39569076b54e9a66a796b9d293d">00255</a> <span class="preprocessor">#define PWM_IER2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 0 Update Interrupt Enable */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9967f725c1d96722b8fad64a5f64aa5f">00256</a> <span class="preprocessor">#define PWM_IER2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 1 Update Interrupt Enable */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae667128f8fa9c5f9bbd69e95e1048d5b">00257</a> <span class="preprocessor">#define PWM_IER2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 2 Update Interrupt Enable */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8102890a171428ceb327609ef13a6fbe">00258</a> <span class="preprocessor">#define PWM_IER2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 3 Update Interrupt Enable */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga58f7af77460aa19da719827f6fbf8ed8">00259</a> <span class="preprocessor">#define PWM_IER2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 4 Update Interrupt Enable */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaffffa6f11a120f504a27311afad72182">00260</a> <span class="preprocessor">#define PWM_IER2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 5 Update Interrupt Enable */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4540e6876cf084b0b43a3babddcb6eeb">00261</a> <span class="preprocessor">#define PWM_IER2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 6 Update Interrupt Enable */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga61e0f7f0a72e26960e25d864347fd490">00262</a> <span class="preprocessor">#define PWM_IER2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 7 Update Interrupt Enable */</span>
<a name="l00263"></a>00263 <span class="comment">/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga98ee7de3368f975b0eea10fcefb8c2f2">00264</a> <span class="preprocessor">#define PWM_IDR2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga94428564f270df1c0e1605970f49f669">00265</a> <span class="preprocessor">#define PWM_IDR2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab45de8d48554f6be73fd3e08949cea86">00266</a> <span class="preprocessor">#define PWM_IDR2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 0 Match Interrupt Disable */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac6f97bd578e09de48d19582ba4d00e96">00267</a> <span class="preprocessor">#define PWM_IDR2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 1 Match Interrupt Disable */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae7e538a4712ff4289a80c371e32fa69c">00268</a> <span class="preprocessor">#define PWM_IDR2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 2 Match Interrupt Disable */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5b6201a3eeb9896bdb992a8fe2abdee3">00269</a> <span class="preprocessor">#define PWM_IDR2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 3 Match Interrupt Disable */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf26d7d76c444b2109535e143c1e18e77">00270</a> <span class="preprocessor">#define PWM_IDR2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 4 Match Interrupt Disable */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaeddaa7bca051fe5112906cd2c9393cd">00271</a> <span class="preprocessor">#define PWM_IDR2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 5 Match Interrupt Disable */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8cd11a0634a985265b9aade0459a91e6">00272</a> <span class="preprocessor">#define PWM_IDR2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 6 Match Interrupt Disable */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabc7b93057992ff6fc2052969a73a7654">00273</a> <span class="preprocessor">#define PWM_IDR2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 7 Match Interrupt Disable */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga127c7d3f21eebb3c2404e5295c373567">00274</a> <span class="preprocessor">#define PWM_IDR2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 0 Update Interrupt Disable */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5c5a299736bbcce28d62a005a967fd6d">00275</a> <span class="preprocessor">#define PWM_IDR2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 1 Update Interrupt Disable */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8c4148bf2bb9caba0bcab82cd29f5019">00276</a> <span class="preprocessor">#define PWM_IDR2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 2 Update Interrupt Disable */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga07119f650f026cfc4c411d07c1944889">00277</a> <span class="preprocessor">#define PWM_IDR2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 3 Update Interrupt Disable */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3342a146f8a948c8f0af9d0c46b05a99">00278</a> <span class="preprocessor">#define PWM_IDR2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 4 Update Interrupt Disable */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac63645d38973d3aa9467ab216d8cdf5d">00279</a> <span class="preprocessor">#define PWM_IDR2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 5 Update Interrupt Disable */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad620b71a34180707bcdf2f9da09ee749">00280</a> <span class="preprocessor">#define PWM_IDR2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 6 Update Interrupt Disable */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaeb08f9b69c0bb9eacf4667c27e94549b">00281</a> <span class="preprocessor">#define PWM_IDR2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 7 Update Interrupt Disable */</span>
<a name="l00282"></a>00282 <span class="comment">/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga81e160d048da79f139239f215faa2ac7">00283</a> <span class="preprocessor">#define PWM_IMR2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga85e7cc43a764e203d90db792459a49c7">00284</a> <span class="preprocessor">#define PWM_IMR2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga37414bfbc6978c6fe9b00fa217792ca5">00285</a> <span class="preprocessor">#define PWM_IMR2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 0 Match Interrupt Mask */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3ea81ef42b970526d8bbd56cb4b5d423">00286</a> <span class="preprocessor">#define PWM_IMR2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 1 Match Interrupt Mask */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9c940d51b51456920df0a6a30166023d">00287</a> <span class="preprocessor">#define PWM_IMR2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 2 Match Interrupt Mask */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2106152052701756a91b5189fb60dcea">00288</a> <span class="preprocessor">#define PWM_IMR2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 3 Match Interrupt Mask */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaa95dd3bb04cc7fdd7affa78ad408a42">00289</a> <span class="preprocessor">#define PWM_IMR2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 4 Match Interrupt Mask */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga82183a2b2704e9c4c33a9190303c6dbe">00290</a> <span class="preprocessor">#define PWM_IMR2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 5 Match Interrupt Mask */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga99dda52ca8fbf33351bcd40f7613d8fd">00291</a> <span class="preprocessor">#define PWM_IMR2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 6 Match Interrupt Mask */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga17da40db8d060c5b8c549373979ba5d6">00292</a> <span class="preprocessor">#define PWM_IMR2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 7 Match Interrupt Mask */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gadd9fe93ef57317fb571b13fb3f02acce">00293</a> <span class="preprocessor">#define PWM_IMR2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 0 Update Interrupt Mask */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga85320c2964e2273799154cbb6df51f85">00294</a> <span class="preprocessor">#define PWM_IMR2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 1 Update Interrupt Mask */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaabbf03b3890a7cd9119c68c26c5fbb9a">00295</a> <span class="preprocessor">#define PWM_IMR2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 2 Update Interrupt Mask */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga572a55bdb93d2b19940818b363020729">00296</a> <span class="preprocessor">#define PWM_IMR2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 3 Update Interrupt Mask */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga07e94e5f08d7ededb0365897d87afa87">00297</a> <span class="preprocessor">#define PWM_IMR2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 4 Update Interrupt Mask */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga633f24c044b3b8358d110b14aba452f5">00298</a> <span class="preprocessor">#define PWM_IMR2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 5 Update Interrupt Mask */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">00299</a> <span class="preprocessor">#define PWM_IMR2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 6 Update Interrupt Mask */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaef112cbcbce269750a6c549c01becafb">00300</a> <span class="preprocessor">#define PWM_IMR2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 7 Update Interrupt Mask */</span>
<a name="l00301"></a>00301 <span class="comment">/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab0d3d12903c694f9effd628984b7d198">00302</a> <span class="preprocessor">#define PWM_ISR2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Write Ready for Synchronous Channels Update */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4f891ac664df435c654fac36302a55e4">00303</a> <span class="preprocessor">#define PWM_ISR2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Synchronous Channels Update Underrun Error */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5045773e8d5d53f330ed573b419623e4">00304</a> <span class="preprocessor">#define PWM_ISR2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 0 Match */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf3e6a85fe528741a0a1c32a8a8bb3755">00305</a> <span class="preprocessor">#define PWM_ISR2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 1 Match */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">00306</a> <span class="preprocessor">#define PWM_ISR2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 2 Match */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae70463799be2768ca584ccdb80f89257">00307</a> <span class="preprocessor">#define PWM_ISR2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 3 Match */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3c9fd7834754a7d163c36dfecb729558">00308</a> <span class="preprocessor">#define PWM_ISR2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 4 Match */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac8cc637e69f50bd5682836481a62e263">00309</a> <span class="preprocessor">#define PWM_ISR2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 5 Match */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga65a1ca405f983245488c8d2a490ce122">00310</a> <span class="preprocessor">#define PWM_ISR2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 6 Match */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa9288ab7206493566c1f4823a40906da">00311</a> <span class="preprocessor">#define PWM_ISR2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 7 Match */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga31f013f1f640aef78a30bedbb45bcd7a">00312</a> <span class="preprocessor">#define PWM_ISR2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 0 Update */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0e3b8371adc4fdd3c09e92b64d7f80bf">00313</a> <span class="preprocessor">#define PWM_ISR2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 1 Update */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab580d9ce9fe7ad120ddb0ce37af4a032">00314</a> <span class="preprocessor">#define PWM_ISR2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 2 Update */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae36833b4a117c2855f8a1f23aa6b7c21">00315</a> <span class="preprocessor">#define PWM_ISR2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 3 Update */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaba0de560e45856c32c10b0f8999d0638">00316</a> <span class="preprocessor">#define PWM_ISR2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 4 Update */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga569332e5e110b0690938fe2dc211fa3c">00317</a> <span class="preprocessor">#define PWM_ISR2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 5 Update */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga62eebe660ee3605cf6488686a2aed84c">00318</a> <span class="preprocessor">#define PWM_ISR2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 6 Update */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga23f4a640d8df4bcf64a7be7bc7041f9d">00319</a> <span class="preprocessor">#define PWM_ISR2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 7 Update */</span>
<a name="l00320"></a>00320 <span class="comment">/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae6ff439e0779f5f91ca132cd943648b4">00321</a> <span class="preprocessor">#define PWM_OOV_OOVH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 0 */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3e6776a2f64781a242093125db11b9dc">00322</a> <span class="preprocessor">#define PWM_OOV_OOVH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 1 */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaa354da8e120d09e39c8917d54dd0d31">00323</a> <span class="preprocessor">#define PWM_OOV_OOVH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 2 */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga074772692beb617e0cda4ac7cb69e214">00324</a> <span class="preprocessor">#define PWM_OOV_OOVH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 3 */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa28d79c8662129fb9f656199e0c77ff9">00325</a> <span class="preprocessor">#define PWM_OOV_OOVL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 0 */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7fde71f06f7907e95816dc62b79a48e6">00326</a> <span class="preprocessor">#define PWM_OOV_OOVL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 1 */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae96833b545645028bb8085ee770f712b">00327</a> <span class="preprocessor">#define PWM_OOV_OOVL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 2 */</span>
<a name="l00328"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0f9f80a389f9b126dddbe088c413c859">00328</a> <span class="preprocessor">#define PWM_OOV_OOVL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 3 */</span>
<a name="l00329"></a>00329 <span class="comment">/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga25f8b6e5987a53e6f03c4a28b00fd809">00330</a> <span class="preprocessor">#define PWM_OS_OSH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 0 */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf2d959066b2b74f028b75b4cef458006">00331</a> <span class="preprocessor">#define PWM_OS_OSH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 1 */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6ea1c76332c521897e0888298fa86f28">00332</a> <span class="preprocessor">#define PWM_OS_OSH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 2 */</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabb61ef4930de967d5130142686da648a">00333</a> <span class="preprocessor">#define PWM_OS_OSH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 3 */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac5e0b471cd3204dfae585a01b6a1e851">00334</a> <span class="preprocessor">#define PWM_OS_OSL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 0 */</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga115f4e7c105beaee094189329a78b554">00335</a> <span class="preprocessor">#define PWM_OS_OSL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 1 */</span>
<a name="l00336"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga535f3886f72b58bcbf46a36a96c3c81f">00336</a> <span class="preprocessor">#define PWM_OS_OSL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 2 */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5ee0efb0c79c2dc5afdc67fe709ce250">00337</a> <span class="preprocessor">#define PWM_OS_OSL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 3 */</span>
<a name="l00338"></a>00338 <span class="comment">/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6b23c4f15ea5bb0ec47783c25aa9e237">00339</a> <span class="preprocessor">#define PWM_OSS_OSSH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 0 */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8dace49061f8c9618e0aa69286efaf67">00340</a> <span class="preprocessor">#define PWM_OSS_OSSH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 1 */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga45be524b44aa437dd5b450c73453673e">00341</a> <span class="preprocessor">#define PWM_OSS_OSSH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 2 */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac3dd2a5be39e742b7fb03897a7469460">00342</a> <span class="preprocessor">#define PWM_OSS_OSSH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 3 */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaf27227163d1b122a0851ec9e8ca8675">00343</a> <span class="preprocessor">#define PWM_OSS_OSSL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 0 */</span>
<a name="l00344"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7d2aa22a2ea9308f31791f9df7d568df">00344</a> <span class="preprocessor">#define PWM_OSS_OSSL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 1 */</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga17b4e9807df91f7e90f0137b1af1b411">00345</a> <span class="preprocessor">#define PWM_OSS_OSSL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 2 */</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga449887747a9e6596f5ae12b16018d485">00346</a> <span class="preprocessor">#define PWM_OSS_OSSL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 3 */</span>
<a name="l00347"></a>00347 <span class="comment">/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7e8bd8aaa8a760a9801f47dc4eec6303">00348</a> <span class="preprocessor">#define PWM_OSC_OSCH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 0 */</span>
<a name="l00349"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga27bd1571e08fa6f9365471735b389044">00349</a> <span class="preprocessor">#define PWM_OSC_OSCH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 1 */</span>
<a name="l00350"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga1636c8fa741f023032b2e32029ed7348">00350</a> <span class="preprocessor">#define PWM_OSC_OSCH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 2 */</span>
<a name="l00351"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga1655a5d0e0ec43389976542ca2cf1e86">00351</a> <span class="preprocessor">#define PWM_OSC_OSCH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 3 */</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga806e103e8db2498f0bde225ca98c6c62">00352</a> <span class="preprocessor">#define PWM_OSC_OSCL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 0 */</span>
<a name="l00353"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gacdf59242655abf415765e59bc22c1e3b">00353</a> <span class="preprocessor">#define PWM_OSC_OSCL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 1 */</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga24f8a22b816cc12034d75e9ad8c36cbd">00354</a> <span class="preprocessor">#define PWM_OSC_OSCL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 2 */</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga705966b35a8986fdd48a787130c95e18">00355</a> <span class="preprocessor">#define PWM_OSC_OSCL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 3 */</span>
<a name="l00356"></a>00356 <span class="comment">/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */</span>
<a name="l00357"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaf27588b697195288e1645c01de1aa8a">00357</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0 */</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2fb78ee3b72236f21a37dcf5c45f6347">00358</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1 */</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabd9957d849685620c2b1386135c01bfe">00359</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2 */</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga205af3b8a9ec5ffab21ef4cb55df79bf">00360</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3 */</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac35e76bcb2b7795022e5117eec690bfc">00361</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 0 */</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3326e4bb5f84da296e7ac992ac029553">00362</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 1 */</span>
<a name="l00363"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3e9d15e834de3bb5db7f1549d86f1a57">00363</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 2 */</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2e53b31cb8b3a9ce73db36088eb131f1">00364</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 3 */</span>
<a name="l00365"></a>00365 <span class="comment">/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf19f80cf218be24bc6d033802d46735d">00366</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0 */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7520de992c0db573287f89908f651fa7">00367</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1 */</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga09453efb5b8e52407f7e5e822e427272">00368</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2 */</span>
<a name="l00369"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga775e037072deb539a7e9f50a2b4b35b8">00369</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3 */</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaee4ddd7412fdfc47dfb81c44b81df30f">00370</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0 */</span>
<a name="l00371"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaec215d05bca7caec5091a8d90a7e777f">00371</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1 */</span>
<a name="l00372"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga193aa5a47d8158d172b4fb8a9d676a7c">00372</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2 */</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9a71cf7ec9223cf781b0684f601c4643">00373</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3 */</span>
<a name="l00374"></a>00374 <span class="comment">/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define PWM_FMR_FPOL_Pos 0</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FPOL_Msk (0xffu &lt;&lt; PWM_FMR_FPOL_Pos) </span><span class="comment">/**&lt; \brief (PWM_FMR) Fault Polarity */</span>
<a name="l00377"></a>00377 <span class="preprocessor">#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FPOL_Pos)))</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FMOD_Pos 8</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FMOD_Msk (0xffu &lt;&lt; PWM_FMR_FMOD_Pos) </span><span class="comment">/**&lt; \brief (PWM_FMR) Fault Activation Mode */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk &amp; ((value) &lt;&lt; PWM_FMR_FMOD_Pos)))</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FFIL_Pos 16</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FFIL_Msk (0xffu &lt;&lt; PWM_FMR_FFIL_Pos) </span><span class="comment">/**&lt; \brief (PWM_FMR) Fault Filtering */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FFIL_Pos)))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="comment">/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#define PWM_FSR_FIV_Pos 0</span>
<a name="l00386"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab90ff794843da9f1701ae359a063c0e6">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FSR_FIV_Msk (0xffu &lt;&lt; PWM_FSR_FIV_Pos) </span><span class="comment">/**&lt; \brief (PWM_FSR) Fault Input Value */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define PWM_FSR_FS_Pos 8</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabca73a5219e79e2cef1417d2085fc37a">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FSR_FS_Msk (0xffu &lt;&lt; PWM_FSR_FS_Pos) </span><span class="comment">/**&lt; \brief (PWM_FSR) Fault Status */</span>
<a name="l00389"></a>00389 <span class="comment">/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */</span>
<a name="l00390"></a>00390 <span class="preprocessor">#define PWM_FCR_FCLR_Pos 0</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FCR_FCLR_Msk (0xffu &lt;&lt; PWM_FCR_FCLR_Pos) </span><span class="comment">/**&lt; \brief (PWM_FCR) Fault Clear */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk &amp; ((value) &lt;&lt; PWM_FCR_FCLR_Pos)))</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="comment">/* -------- PWM_FPV1 : (PWM Offset: 0x68) PWM Fault Protection Value Register 1 -------- */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac69f6f654ef50e2b12545007e8360951">00394</a> <span class="preprocessor">#define PWM_FPV1_FPVH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWMH output on channel 0 */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf17ed6828277d3e71a7e375d725983e2">00395</a> <span class="preprocessor">#define PWM_FPV1_FPVH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWMH output on channel 1 */</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4be1a208d6bea23cc71e08ee12e1783c">00396</a> <span class="preprocessor">#define PWM_FPV1_FPVH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWMH output on channel 2 */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga21ff5e7140ed04927720166f280e9377">00397</a> <span class="preprocessor">#define PWM_FPV1_FPVH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWMH output on channel 3 */</span>
<a name="l00398"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga328cc66ab3c535588096aea0b7ae21e5">00398</a> <span class="preprocessor">#define PWM_FPV1_FPVL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWML output on channel 0 */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga25d587b4254153c0fe30eaa3ef5443e8">00399</a> <span class="preprocessor">#define PWM_FPV1_FPVL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWML output on channel 1 */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gafe428a8ac4e577fcc2b578452b10fa4f">00400</a> <span class="preprocessor">#define PWM_FPV1_FPVL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWML output on channel 2 */</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7e0af5cbe9fed2f4df286fc02af113bf">00401</a> <span class="preprocessor">#define PWM_FPV1_FPVL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_FPV1) Fault Protection Value for PWML output on channel 3 */</span>
<a name="l00402"></a>00402 <span class="comment">/* -------- PWM_FPE : (PWM Offset: 0x6C) PWM Fault Protection Enable Register -------- */</span>
<a name="l00403"></a>00403 <span class="preprocessor">#define PWM_FPE_FPE0_Pos 0</span>
<a name="l00404"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga883b1a6b32d3255fe62e1e584659cb30">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE0_Msk (0xffu &lt;&lt; PWM_FPE_FPE0_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 0 */</span>
<a name="l00405"></a>00405 <span class="preprocessor">#define PWM_FPE_FPE0(value) ((PWM_FPE_FPE0_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE0_Pos)))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE1_Pos 8</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga41c1d32975b17740532d30eb42912879">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE1_Msk (0xffu &lt;&lt; PWM_FPE_FPE1_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 1 */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#define PWM_FPE_FPE1(value) ((PWM_FPE_FPE1_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE1_Pos)))</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE2_Pos 16</span>
<a name="l00410"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3dbe9d68d6f74bdebf54e40585180117">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE2_Msk (0xffu &lt;&lt; PWM_FPE_FPE2_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 2 */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define PWM_FPE_FPE2(value) ((PWM_FPE_FPE2_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE2_Pos)))</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE3_Pos 24</span>
<a name="l00413"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaca9a5e5dcb472caf52d3c2c8b0321657">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE3_Msk (0xffu &lt;&lt; PWM_FPE_FPE3_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 3 */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define PWM_FPE_FPE3(value) ((PWM_FPE_FPE3_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE3_Pos)))</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="comment">/* -------- PWM_ELMR[2] : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga469a975b28cf04cd35f871f253b7a3b3">00416</a> <span class="preprocessor">#define PWM_ELMR_CSEL0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 0 Selection */</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga08f6b7258c6bc91e429811ccd14a8310">00417</a> <span class="preprocessor">#define PWM_ELMR_CSEL1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 1 Selection */</span>
<a name="l00418"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabec0c8acd271024f3e167e644a3d2d27">00418</a> <span class="preprocessor">#define PWM_ELMR_CSEL2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 2 Selection */</span>
<a name="l00419"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga02f65ca00c0fbbfe5b44af28f6a73f63">00419</a> <span class="preprocessor">#define PWM_ELMR_CSEL3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 3 Selection */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5c0348a9525eb00101b564a982be4c8d">00420</a> <span class="preprocessor">#define PWM_ELMR_CSEL4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 4 Selection */</span>
<a name="l00421"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gafa8d31d1dfabab5ddc3c1d025f1e49a1">00421</a> <span class="preprocessor">#define PWM_ELMR_CSEL5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 5 Selection */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga88f1b104829914629dce9a552a3be037">00422</a> <span class="preprocessor">#define PWM_ELMR_CSEL6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 6 Selection */</span>
<a name="l00423"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga049921051c31567a21f2ca271a7c56c9">00423</a> <span class="preprocessor">#define PWM_ELMR_CSEL7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_ELMR[2]) Comparison 7 Selection */</span>
<a name="l00424"></a>00424 <span class="comment">/* -------- PWM_SSPR : (PWM Offset: 0xA0) PWM Spread Spectrum Register -------- */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#define PWM_SSPR_SPRD_Pos 0</span>
<a name="l00426"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga421a427ef76bfe8a7ac611ee5b4d1783">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SSPR_SPRD_Msk (0xffffffu &lt;&lt; PWM_SSPR_SPRD_Pos) </span><span class="comment">/**&lt; \brief (PWM_SSPR) Spread Spectrum Limit Value */</span>
<a name="l00427"></a>00427 <span class="preprocessor">#define PWM_SSPR_SPRD(value) ((PWM_SSPR_SPRD_Msk &amp; ((value) &lt;&lt; PWM_SSPR_SPRD_Pos)))</span>
<a name="l00428"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac38272eac614983e443be09671c7acb3">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SSPR_SPRDM (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_SSPR) Spread Spectrum Counter Mode */</span>
<a name="l00429"></a>00429 <span class="comment">/* -------- PWM_SSPUP : (PWM Offset: 0xA4) PWM Spread Spectrum Update Register -------- */</span>
<a name="l00430"></a>00430 <span class="preprocessor">#define PWM_SSPUP_SPRDUP_Pos 0</span>
<a name="l00431"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga76e5eb1a58cd894374de72674e5dbe4b">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SSPUP_SPRDUP_Msk (0xffffffu &lt;&lt; PWM_SSPUP_SPRDUP_Pos) </span><span class="comment">/**&lt; \brief (PWM_SSPUP) Spread Spectrum Limit Value Update */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define PWM_SSPUP_SPRDUP(value) ((PWM_SSPUP_SPRDUP_Msk &amp; ((value) &lt;&lt; PWM_SSPUP_SPRDUP_Pos)))</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="comment">/* -------- PWM_SMMR : (PWM Offset: 0xB0) PWM Stepper Motor Mode Register -------- */</span>
<a name="l00434"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf1518a1da5a4c1b5d32067575f8a739d">00434</a> <span class="preprocessor">#define PWM_SMMR_GCEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SMMR) Gray Count ENable */</span>
<a name="l00435"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gada70734e4809b9886a051c44ae10bdea">00435</a> <span class="preprocessor">#define PWM_SMMR_GCEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SMMR) Gray Count ENable */</span>
<a name="l00436"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga761056425aa02bd82bc39edfd3c0be2a">00436</a> <span class="preprocessor">#define PWM_SMMR_DOWN0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SMMR) DOWN Count */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9fac8e2f4988eb9487755679b524baea">00437</a> <span class="preprocessor">#define PWM_SMMR_DOWN1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_SMMR) DOWN Count */</span>
<a name="l00438"></a>00438 <span class="comment">/* -------- PWM_FPV2 : (PWM Offset: 0xC0) PWM Fault Protection Value 2 Register -------- */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf40bdd04578cb341f6d6d1f02db82135">00439</a> <span class="preprocessor">#define PWM_FPV2_FPZH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 0 */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga00852771fbfc71aff94b61036421cef2">00440</a> <span class="preprocessor">#define PWM_FPV2_FPZH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 1 */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabdd5ede76d1d9f0eb5df161a76c9aa33">00441</a> <span class="preprocessor">#define PWM_FPV2_FPZH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 2 */</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa59d7dd046e39434bffb3cf9898a1300">00442</a> <span class="preprocessor">#define PWM_FPV2_FPZH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWMH output on channel 3 */</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6d62ea6f94ef657bc673108d69c2fb0c">00443</a> <span class="preprocessor">#define PWM_FPV2_FPZL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 0 */</span>
<a name="l00444"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga147127b7839716910ce218d2d95a6bfb">00444</a> <span class="preprocessor">#define PWM_FPV2_FPZL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 1 */</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8dfd8292ee88bbc5d29dfbd95ee13fa5">00445</a> <span class="preprocessor">#define PWM_FPV2_FPZL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 2 */</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac0e13917da26fc4f78fbfe7fd4e427bd">00446</a> <span class="preprocessor">#define PWM_FPV2_FPZL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_FPV2) Fault Protection to Hi-Z for PWML output on channel 3 */</span>
<a name="l00447"></a>00447 <span class="comment">/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protection Control Register -------- */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define PWM_WPCR_WPCMD_Pos 0</span>
<a name="l00449"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPCR_WPCMD_Msk (0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Command */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPCMD_Pos)))</span>
<a name="l00451"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab2d512be66c678ac9d977f2bc8cd01ea">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_WPCR_WPCMD_DISABLE_SW_PROT (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Disables the software write protection of the register groups of which the bit WPRGx is at &#39;1&#39;. */</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad0d48ff8ca75be8265e7caf42e9c8e37">00452</a> <span class="preprocessor">#define   PWM_WPCR_WPCMD_ENABLE_SW_PROT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Enables the software write protection of the register groups of which the bit WPRGx is at &#39;1&#39;. */</span>
<a name="l00453"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gacc00a56188165fb09bc3482cb2728946">00453</a> <span class="preprocessor">#define   PWM_WPCR_WPCMD_ENABLE_HW_PROT (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Enables the hardware write protection of the register groups of which the bit WPRGx is at &#39;1&#39;. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface. */</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gafa18dd34b9952720314eaac4d894f935">00454</a> <span class="preprocessor">#define PWM_WPCR_WPRG0 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Register Group 0 */</span>
<a name="l00455"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga22bbd2f5f339ce837464c918b42947e4">00455</a> <span class="preprocessor">#define PWM_WPCR_WPRG1 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Register Group 1 */</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac162ea420e73732f2377033303f5513e">00456</a> <span class="preprocessor">#define PWM_WPCR_WPRG2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Register Group 2 */</span>
<a name="l00457"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2459c32b0e27b05eacfdd943c706fad5">00457</a> <span class="preprocessor">#define PWM_WPCR_WPRG3 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Register Group 3 */</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga76c582a235a049238238cde31dffd8ed">00458</a> <span class="preprocessor">#define PWM_WPCR_WPRG4 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Register Group 4 */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa3d7f99067043f6c0384045de15cefe2">00459</a> <span class="preprocessor">#define PWM_WPCR_WPRG5 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Register Group 5 */</span>
<a name="l00460"></a>00460 <span class="preprocessor">#define PWM_WPCR_WPKEY_Pos 8</span>
<a name="l00461"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPCR_WPKEY_Msk (0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protection Key */</span>
<a name="l00462"></a>00462 <span class="preprocessor">#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPKEY_Pos)))</span>
<a name="l00463"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4e2631576285918b7f18551b347adaf9">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_WPCR_WPKEY_PASSWD (0x50574Du &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0 */</span>
<a name="l00464"></a>00464 <span class="comment">/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protection Status Register -------- */</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga559d91595e9dc987ce9b85428625ec37">00465</a> <span class="preprocessor">#define PWM_WPSR_WPSWS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l00466"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga46c2d89aefda18e6d8a2fbf9233c8002">00466</a> <span class="preprocessor">#define PWM_WPSR_WPSWS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga232173f80b5d95a0dc3f3e3ed98973de">00467</a> <span class="preprocessor">#define PWM_WPSR_WPSWS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l00468"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab2c27c13adebee1cdd31dfe24d11d747">00468</a> <span class="preprocessor">#define PWM_WPSR_WPSWS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l00469"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5d1554655175492c6bf1cc86448650ef">00469</a> <span class="preprocessor">#define PWM_WPSR_WPSWS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l00470"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0768cfcf47672715e0123a7fb345e3c8">00470</a> <span class="preprocessor">#define PWM_WPSR_WPSWS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l00471"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8d57bf1b1bfac2bf2e2e752c5175df37">00471</a> <span class="preprocessor">#define PWM_WPSR_WPVS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect Violation Status */</span>
<a name="l00472"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga92af4f31403a7b45edfd344b249ff40e">00472</a> <span class="preprocessor">#define PWM_WPSR_WPHWS0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l00473"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0356fdd944bdf6354e5bd9ae32517b67">00473</a> <span class="preprocessor">#define PWM_WPSR_WPHWS1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l00474"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7a12e5a417e07a06c23cba3e64b3ab6e">00474</a> <span class="preprocessor">#define PWM_WPSR_WPHWS2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l00475"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae30c95e1f9f0698094737ff0d0148ae0">00475</a> <span class="preprocessor">#define PWM_WPSR_WPHWS3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l00476"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga70f5378f620fbaebd02aedb7ef54c5fb">00476</a> <span class="preprocessor">#define PWM_WPSR_WPHWS4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l00477"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3b73f74236c8fefeb78205a385c9a895">00477</a> <span class="preprocessor">#define PWM_WPSR_WPHWS5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l00478"></a>00478 <span class="preprocessor">#define PWM_WPSR_WPVSRC_Pos 16</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac48a1ab59a4e311dbdd1abba533a1ef2">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect Violation Source */</span>
<a name="l00480"></a>00480 <span class="comment">/* -------- PWM_CMPV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */</span>
<a name="l00481"></a>00481 <span class="preprocessor">#define PWM_CMPV_CV_Pos 0</span>
<a name="l00482"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6f836e7af802c562b6c84db59f333e93">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPV_CV_Msk (0xffffffu &lt;&lt; PWM_CMPV_CV_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPV) Comparison x Value */</span>
<a name="l00483"></a>00483 <span class="preprocessor">#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk &amp; ((value) &lt;&lt; PWM_CMPV_CV_Pos)))</span>
<a name="l00484"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga24cfa2d6b73b73550360250af30a5224">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPV_CVM (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CMPV) Comparison x Value Mode */</span>
<a name="l00485"></a>00485 <span class="comment">/* -------- PWM_CMPVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */</span>
<a name="l00486"></a>00486 <span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Pos 0</span>
<a name="l00487"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga814522233f8137b734c794b115c82d08">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu &lt;&lt; PWM_CMPVUPD_CVUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPVUPD) Comparison x Value Update */</span>
<a name="l00488"></a>00488 <span class="preprocessor">#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPVUPD_CVUPD_Pos)))</span>
<a name="l00489"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga588c81afa5376f6abb27ce1dbe05578f">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPVUPD_CVMUPD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CMPVUPD) Comparison x Value Mode Update */</span>
<a name="l00490"></a>00490 <span class="comment">/* -------- PWM_CMPM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */</span>
<a name="l00491"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad3f9538f09a306acf682d98930f2a954">00491</a> <span class="preprocessor">#define PWM_CMPM_CEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMPM) Comparison x Enable */</span>
<a name="l00492"></a>00492 <span class="preprocessor">#define PWM_CMPM_CTR_Pos 4</span>
<a name="l00493"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga32b8e7533c5db154116c6f8797e18bdc">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CTR_Msk (0xfu &lt;&lt; PWM_CMPM_CTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPM) Comparison x Trigger */</span>
<a name="l00494"></a>00494 <span class="preprocessor">#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CTR_Pos)))</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CPR_Pos 8</span>
<a name="l00496"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7951fd10abe22d74f4c2c6e9802a3f2d">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CPR_Msk (0xfu &lt;&lt; PWM_CMPM_CPR_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPM) Comparison x Period */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPR_Pos)))</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CPRCNT_Pos 12</span>
<a name="l00499"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2945c884ad4aab06150ae99c19542202">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CPRCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPM) Comparison x Period Counter */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPRCNT_Pos)))</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CUPR_Pos 16</span>
<a name="l00502"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaadd54a225ed379648b3693dfbcc56a15">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CUPR_Msk (0xfu &lt;&lt; PWM_CMPM_CUPR_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPM) Comparison x Update Period */</span>
<a name="l00503"></a>00503 <span class="preprocessor">#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPR_Pos)))</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CUPRCNT_Pos 20</span>
<a name="l00505"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga2fbf78eae63da097297b020afcf6febe">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPM_CUPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CUPRCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPM) Comparison x Update Period Counter */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPRCNT_Pos)))</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */</span>
<a name="l00508"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga63120711aff24e164abacbf8283ad2f0">00508</a> <span class="preprocessor">#define PWM_CMPMUPD_CENUPD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMPMUPD) Comparison x Enable Update */</span>
<a name="l00509"></a>00509 <span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Pos 4</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae4963293459d57314102b2a14c2d9c89">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPMUPD) Comparison x Trigger Update */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos)))</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Pos 8</span>
<a name="l00513"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9a42f6b4ac753fe27df637c3cfba9ec7">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPMUPD) Comparison x Period Update */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos)))</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Pos 16</span>
<a name="l00516"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga54677fe388d0a3e54a38a078f36137bf">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPMUPD) Comparison x Update Period Update */</span>
<a name="l00517"></a>00517 <span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos)))</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */</span>
<a name="l00519"></a>00519 <span class="preprocessor">#define PWM_CMR_CPRE_Pos 0</span>
<a name="l00520"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR_CPRE_Msk (0xfu &lt;&lt; PWM_CMR_CPRE_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Pre-scaler */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#define PWM_CMR_CPRE(value) ((PWM_CMR_CPRE_Msk &amp; ((value) &lt;&lt; PWM_CMR_CPRE_Pos)))</span>
<a name="l00522"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">00522</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_CMR_CPRE_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock */</span>
<a name="l00523"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga37ce0b9a18a244345e0bfa53ca090dae">00523</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_2 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/2 */</span>
<a name="l00524"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa64626b14684edb5448046b2ba3ddcdf">00524</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_4 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/4 */</span>
<a name="l00525"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae7938e69e6d1c6f171c8f0cc14c18f61">00525</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_8 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/8 */</span>
<a name="l00526"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga891db67f708bac4e03b331dbe2b9b736">00526</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_16 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/16 */</span>
<a name="l00527"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab46686466d77516d464299debf2704d1">00527</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_32 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/32 */</span>
<a name="l00528"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gabf069ffac1c8b10527ca0aa9172007f7">00528</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_64 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/64 */</span>
<a name="l00529"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6a10a7bb26e066c5898b0e543488c024">00529</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_128 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/128 */</span>
<a name="l00530"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga9225f1847a5fd90ee574dcb2621d1837">00530</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_256 (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/256 */</span>
<a name="l00531"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab1f378d7d346306ac6c6db37fcbf3a4e">00531</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_512 (0x9u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/512 */</span>
<a name="l00532"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gafaead3bc15fbccd0c23d23c9f357c33e">00532</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_1024 (0xAu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Peripheral clock/1024 */</span>
<a name="l00533"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8bc71e46b25f8e3523370fac72f5d033">00533</a> <span class="preprocessor">#define   PWM_CMR_CPRE_CLKA (0xBu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Clock A */</span>
<a name="l00534"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga61f75d57082c66e697b6e9a0d1c7a871">00534</a> <span class="preprocessor">#define   PWM_CMR_CPRE_CLKB (0xCu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Clock B */</span>
<a name="l00535"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">00535</a> <span class="preprocessor">#define PWM_CMR_CALG (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Alignment */</span>
<a name="l00536"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">00536</a> <span class="preprocessor">#define PWM_CMR_CPOL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Polarity */</span>
<a name="l00537"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0bb07f5754d14efb326e0a4a6d0d275c">00537</a> <span class="preprocessor">#define PWM_CMR_CES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_CMR) Counter Event Selection */</span>
<a name="l00538"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0286fa373fce5c6a2e8a5caa773fa792">00538</a> <span class="preprocessor">#define PWM_CMR_UPDS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_CMR) Update Selection */</span>
<a name="l00539"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad4e1477bf352624727ff3a58db213be8">00539</a> <span class="preprocessor">#define PWM_CMR_DPOLI (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_CMR) Disabled Polarity Inverted */</span>
<a name="l00540"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5b0bd8f4431c759ed715d81de18a8eac">00540</a> <span class="preprocessor">#define PWM_CMR_TCTS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_CMR) Timer Counter Trigger Selection */</span>
<a name="l00541"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga10f3a5ee3f69d0a8a1c74b8d439b0383">00541</a> <span class="preprocessor">#define PWM_CMR_DTE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_CMR) Dead-Time Generator Enable */</span>
<a name="l00542"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaab717ec6a8d10c26426079bd5f86e9b2">00542</a> <span class="preprocessor">#define PWM_CMR_DTHI (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_CMR) Dead-Time PWMHx Output Inverted */</span>
<a name="l00543"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa403af8b6427a80c569435793bc32a30">00543</a> <span class="preprocessor">#define PWM_CMR_DTLI (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_CMR) Dead-Time PWMLx Output Inverted */</span>
<a name="l00544"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8e3a78a54d45a88c4de5489532254612">00544</a> <span class="preprocessor">#define PWM_CMR_PPM (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_CMR) Push-Pull Mode */</span>
<a name="l00545"></a>00545 <span class="comment">/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */</span>
<a name="l00546"></a>00546 <span class="preprocessor">#define PWM_CDTY_CDTY_Pos 0</span>
<a name="l00547"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">00547</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY_CDTY_Msk (0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos) </span><span class="comment">/**&lt; \brief (PWM_CDTY) Channel Duty-Cycle */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Pos 0</span>
<a name="l00551"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">00551</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CDTYUPD) Channel Duty-Cycle Update */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk &amp; ((value) &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)))</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define PWM_CPRD_CPRD_Pos 0</span>
<a name="l00555"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">00555</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD_CPRD_Msk (0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CPRD) Channel Period */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Pos 0</span>
<a name="l00559"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CPRDUPD) Channel Period Update */</span>
<a name="l00560"></a>00560 <span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk &amp; ((value) &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)))</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define PWM_CCNT_CNT_Pos 0</span>
<a name="l00563"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT_CNT_Msk (0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CCNT) Channel Counter Register */</span>
<a name="l00564"></a>00564 <span class="comment">/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define PWM_DT_DTH_Pos 0</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DT_DTH_Msk (0xffffu &lt;&lt; PWM_DT_DTH_Pos) </span><span class="comment">/**&lt; \brief (PWM_DT) Dead-Time Value for PWMHx Output */</span>
<a name="l00567"></a>00567 <span class="preprocessor">#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk &amp; ((value) &lt;&lt; PWM_DT_DTH_Pos)))</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#define PWM_DT_DTL_Pos 16</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DT_DTL_Msk (0xffffu &lt;&lt; PWM_DT_DTL_Pos) </span><span class="comment">/**&lt; \brief (PWM_DT) Dead-Time Value for PWMLx Output */</span>
<a name="l00570"></a>00570 <span class="preprocessor">#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk &amp; ((value) &lt;&lt; PWM_DT_DTL_Pos)))</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="comment">/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define PWM_DTUPD_DTHUPD_Pos 0</span>
<a name="l00573"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga57ae02641d423c938151d286815103df">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DTUPD_DTHUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_DTUPD) Dead-Time Value Update for PWMHx Output */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTHUPD_Pos)))</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define PWM_DTUPD_DTLUPD_Pos 16</span>
<a name="l00576"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DTUPD_DTLUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_DTUPD) Dead-Time Value Update for PWMLx Output */</span>
<a name="l00577"></a>00577 <span class="preprocessor">#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTLUPD_Pos)))</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CMUPD0 : (PWM Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) -------- */</span>
<a name="l00579"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga56fd5395da2c945ec0e94ebde1670a25">00579</a> <span class="preprocessor">#define PWM_CMUPD0_CPOLUP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMUPD0) Channel Polarity Update */</span>
<a name="l00580"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaeacc079939259afb417d8e9fb9ff4300">00580</a> <span class="preprocessor">#define PWM_CMUPD0_CPOLINVUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_CMUPD0) Channel Polarity Inversion Update */</span>
<a name="l00581"></a>00581 <span class="comment">/* -------- PWM_CMUPD1 : (PWM Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) -------- */</span>
<a name="l00582"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga383258dd68353cc8e9cdb6e4685da924">00582</a> <span class="preprocessor">#define PWM_CMUPD1_CPOLUP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMUPD1) Channel Polarity Update */</span>
<a name="l00583"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaa50bff84255cf8d47bb7e2c4e775b5ee">00583</a> <span class="preprocessor">#define PWM_CMUPD1_CPOLINVUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_CMUPD1) Channel Polarity Inversion Update */</span>
<a name="l00584"></a>00584 <span class="comment">/* -------- PWM_ETRG1 : (PWM Offset: 0x42C) PWM External Trigger Register (trg_num = 1) -------- */</span>
<a name="l00585"></a>00585 <span class="preprocessor">#define PWM_ETRG1_MAXCNT_Pos 0</span>
<a name="l00586"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga40e436b483863606b48f361c07907623">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ETRG1_MAXCNT_Msk (0xffffffu &lt;&lt; PWM_ETRG1_MAXCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) Maximum Counter value */</span>
<a name="l00587"></a>00587 <span class="preprocessor">#define PWM_ETRG1_MAXCNT(value) ((PWM_ETRG1_MAXCNT_Msk &amp; ((value) &lt;&lt; PWM_ETRG1_MAXCNT_Pos)))</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#define PWM_ETRG1_TRGMODE_Pos 24</span>
<a name="l00589"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaec425b88b6c97857d3997c8344b36320">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ETRG1_TRGMODE_Msk (0x3u &lt;&lt; PWM_ETRG1_TRGMODE_Pos) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) External Trigger Mode */</span>
<a name="l00590"></a>00590 <span class="preprocessor">#define PWM_ETRG1_TRGMODE(value) ((PWM_ETRG1_TRGMODE_Msk &amp; ((value) &lt;&lt; PWM_ETRG1_TRGMODE_Pos)))</span>
<a name="l00591"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gab78ee7b73c5e1f7bbdf482379c2327a4">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_ETRG1_TRGMODE_OFF (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) External trigger is not enabled. */</span>
<a name="l00592"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga8e6f77af5ddfbe450441c05ef8c03986">00592</a> <span class="preprocessor">#define   PWM_ETRG1_TRGMODE_MODE1 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) External PWM Reset Mode */</span>
<a name="l00593"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad3d2b1a7d8f9be6ebe009a60434084ee">00593</a> <span class="preprocessor">#define   PWM_ETRG1_TRGMODE_MODE2 (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) External PWM Start Mode */</span>
<a name="l00594"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga59cd934d93706f2eaad1f8daa1bb004e">00594</a> <span class="preprocessor">#define   PWM_ETRG1_TRGMODE_MODE3 (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) Cycle-by-cycle Duty Mode */</span>
<a name="l00595"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaaf0120437d89414d59690742b3efa100">00595</a> <span class="preprocessor">#define PWM_ETRG1_TRGEDGE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) Edge Selection */</span>
<a name="l00596"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac266df7e4f0b79f5bcb40bb827b592fb">00596</a> <span class="preprocessor">#define   PWM_ETRG1_TRGEDGE_FALLING_ZERO (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0 */</span>
<a name="l00597"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6b672d5ab66c44eda17f0224b2117447">00597</a> <span class="preprocessor">#define   PWM_ETRG1_TRGEDGE_RISING_ONE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1 */</span>
<a name="l00598"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga31025a4e43c73075e8035dace5874ffa">00598</a> <span class="preprocessor">#define PWM_ETRG1_TRGFILT (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) Filtered input */</span>
<a name="l00599"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga616ec21bb9207fdb750346ff7c510f20">00599</a> <span class="preprocessor">#define PWM_ETRG1_TRGSRC (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) Trigger Source */</span>
<a name="l00600"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gaf62f0bc7d9db8450ab1c1ecde517d9a2">00600</a> <span class="preprocessor">#define PWM_ETRG1_RFEN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PWM_ETRG1) Recoverable Fault Enable */</span>
<a name="l00601"></a>00601 <span class="comment">/* -------- PWM_LEBR1 : (PWM Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) -------- */</span>
<a name="l00602"></a>00602 <span class="preprocessor">#define PWM_LEBR1_LEBDELAY_Pos 0</span>
<a name="l00603"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga80e118631de809b0488bbfbcc5c1ade2">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_LEBR1_LEBDELAY_Msk (0x7fu &lt;&lt; PWM_LEBR1_LEBDELAY_Pos) </span><span class="comment">/**&lt; \brief (PWM_LEBR1) Leading-Edge Blanking Delay for TRGINx */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define PWM_LEBR1_LEBDELAY(value) ((PWM_LEBR1_LEBDELAY_Msk &amp; ((value) &lt;&lt; PWM_LEBR1_LEBDELAY_Pos)))</span>
<a name="l00605"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga0c148eb9b70c985a577669a6115a7731">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_LEBR1_PWMLFEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_LEBR1) PWML Falling Edge Enable */</span>
<a name="l00606"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga21c0d10aa0794ea08fa5a4137d9648a3">00606</a> <span class="preprocessor">#define PWM_LEBR1_PWMLREN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_LEBR1) PWML Rising Edge Enable */</span>
<a name="l00607"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga3097a80df30369f61b77e3759b2fb168">00607</a> <span class="preprocessor">#define PWM_LEBR1_PWMHFEN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_LEBR1) PWMH Falling Edge Enable */</span>
<a name="l00608"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga666994d0422c9658261cb2ba94bda345">00608</a> <span class="preprocessor">#define PWM_LEBR1_PWMHREN (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_LEBR1) PWMH Rising Edge Enable */</span>
<a name="l00609"></a>00609 <span class="comment">/* -------- PWM_CMUPD2 : (PWM Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) -------- */</span>
<a name="l00610"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga5dff80eff38ba41b19437319c77f17b1">00610</a> <span class="preprocessor">#define PWM_CMUPD2_CPOLUP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMUPD2) Channel Polarity Update */</span>
<a name="l00611"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga41b747b7dce5a1fc7f53615b8965d928">00611</a> <span class="preprocessor">#define PWM_CMUPD2_CPOLINVUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_CMUPD2) Channel Polarity Inversion Update */</span>
<a name="l00612"></a>00612 <span class="comment">/* -------- PWM_ETRG2 : (PWM Offset: 0x44C) PWM External Trigger Register (trg_num = 2) -------- */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#define PWM_ETRG2_MAXCNT_Pos 0</span>
<a name="l00614"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga33d9ea63bd5af4f285fe8136c552b1c3">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ETRG2_MAXCNT_Msk (0xffffffu &lt;&lt; PWM_ETRG2_MAXCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) Maximum Counter value */</span>
<a name="l00615"></a>00615 <span class="preprocessor">#define PWM_ETRG2_MAXCNT(value) ((PWM_ETRG2_MAXCNT_Msk &amp; ((value) &lt;&lt; PWM_ETRG2_MAXCNT_Pos)))</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define PWM_ETRG2_TRGMODE_Pos 24</span>
<a name="l00617"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga45abf04dad528ecca6bb48ce802e1604">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ETRG2_TRGMODE_Msk (0x3u &lt;&lt; PWM_ETRG2_TRGMODE_Pos) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) External Trigger Mode */</span>
<a name="l00618"></a>00618 <span class="preprocessor">#define PWM_ETRG2_TRGMODE(value) ((PWM_ETRG2_TRGMODE_Msk &amp; ((value) &lt;&lt; PWM_ETRG2_TRGMODE_Pos)))</span>
<a name="l00619"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6d89a826b5465b0522869c23cecaf7b0">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define   PWM_ETRG2_TRGMODE_OFF (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) External trigger is not enabled. */</span>
<a name="l00620"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac5b9d07ea4fb954ac651e771ea2950b3">00620</a> <span class="preprocessor">#define   PWM_ETRG2_TRGMODE_MODE1 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) External PWM Reset Mode */</span>
<a name="l00621"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga62131ad36ab4ee457cfb8b7802748cf4">00621</a> <span class="preprocessor">#define   PWM_ETRG2_TRGMODE_MODE2 (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) External PWM Start Mode */</span>
<a name="l00622"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga1301375474c413ec7b447e16a169f3ba">00622</a> <span class="preprocessor">#define   PWM_ETRG2_TRGMODE_MODE3 (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) Cycle-by-cycle Duty Mode */</span>
<a name="l00623"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gad870723726d1dcc162f83d624855b12b">00623</a> <span class="preprocessor">#define PWM_ETRG2_TRGEDGE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) Edge Selection */</span>
<a name="l00624"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga934e06adba09c635569c96f999d80f0a">00624</a> <span class="preprocessor">#define   PWM_ETRG2_TRGEDGE_FALLING_ZERO (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) TRGMODE = 1: TRGINx event detection on falling edge.TRGMODE = 2, 3: TRGINx active level is 0 */</span>
<a name="l00625"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga60b0ef66c25c92f2cb53dc982aa679c9">00625</a> <span class="preprocessor">#define   PWM_ETRG2_TRGEDGE_RISING_ONE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) TRGMODE = 1: TRGINx event detection on rising edge.TRGMODE = 2, 3: TRGINx active level is 1 */</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga7abd54fd12e1034101295c7f1517ad99">00626</a> <span class="preprocessor">#define PWM_ETRG2_TRGFILT (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) Filtered input */</span>
<a name="l00627"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga4f0be694bd13e2e7e8638e7f3b96b631">00627</a> <span class="preprocessor">#define PWM_ETRG2_TRGSRC (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) Trigger Source */</span>
<a name="l00628"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gac1578b27277cba0582ea65c620ea5005">00628</a> <span class="preprocessor">#define PWM_ETRG2_RFEN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PWM_ETRG2) Recoverable Fault Enable */</span>
<a name="l00629"></a>00629 <span class="comment">/* -------- PWM_LEBR2 : (PWM Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) -------- */</span>
<a name="l00630"></a>00630 <span class="preprocessor">#define PWM_LEBR2_LEBDELAY_Pos 0</span>
<a name="l00631"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6217bfce3c3d3fc7be8b1ebdbeee8a7b">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_LEBR2_LEBDELAY_Msk (0x7fu &lt;&lt; PWM_LEBR2_LEBDELAY_Pos) </span><span class="comment">/**&lt; \brief (PWM_LEBR2) Leading-Edge Blanking Delay for TRGINx */</span>
<a name="l00632"></a>00632 <span class="preprocessor">#define PWM_LEBR2_LEBDELAY(value) ((PWM_LEBR2_LEBDELAY_Msk &amp; ((value) &lt;&lt; PWM_LEBR2_LEBDELAY_Pos)))</span>
<a name="l00633"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga6ed17098b3cf97e2d00a6198259e93a8">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_LEBR2_PWMLFEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_LEBR2) PWML Falling Edge Enable */</span>
<a name="l00634"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga284196fdc7b855a2f550855d437dd86e">00634</a> <span class="preprocessor">#define PWM_LEBR2_PWMLREN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_LEBR2) PWML Rising Edge Enable */</span>
<a name="l00635"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae015ab5851301e4bfc757130818ae196">00635</a> <span class="preprocessor">#define PWM_LEBR2_PWMHFEN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_LEBR2) PWMH Falling Edge Enable */</span>
<a name="l00636"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga33ec5866d3fca1b57c1d71a4ec7ced29">00636</a> <span class="preprocessor">#define PWM_LEBR2_PWMHREN (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_LEBR2) PWMH Rising Edge Enable */</span>
<a name="l00637"></a>00637 <span class="comment">/* -------- PWM_CMUPD3 : (PWM Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) -------- */</span>
<a name="l00638"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#ga14cfa3eca93d568658b9f59641473437">00638</a> <span class="preprocessor">#define PWM_CMUPD3_CPOLUP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMUPD3) Channel Polarity Update */</span>
<a name="l00639"></a><a class="code" href="group___s_a_m_e70___p_w_m.html#gae2999f989a5f1c10f4662d070919f8b5">00639</a> <span class="preprocessor">#define PWM_CMUPD3_CPOLINVUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_CMUPD3) Channel Polarity Inversion Update */</span>
<a name="l00640"></a>00640 <span class="comment"></span>
<a name="l00641"></a>00641 <span class="comment">/*@}*/</span>
<a name="l00642"></a>00642 
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_PWM_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
