#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 30 12:39:42 2018
# Process ID: 24063
# Current directory: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1
# Command line: vivado -log rsa_project_wrapper.vdi -applog -tempDir /tmp -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper.vdi
# Journal file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.020 ; gain = 358.164 ; free physical = 9123 ; free virtual = 45251
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1481.043 ; gain = 48.008 ; free physical = 9123 ; free virtual = 45251
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: efd54732

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18329121e

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1892.535 ; gain = 0.000 ; free physical = 8768 ; free virtual = 44895

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 17 load pin(s).
INFO: [Opt 31-10] Eliminated 349 cells.
Phase 2 Constant Propagation | Checksum: 1f94c1c85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1892.535 ; gain = 0.000 ; free physical = 8766 ; free virtual = 44894

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1165 unconnected nets.
INFO: [Opt 31-11] Eliminated 395 unconnected cells.
Phase 3 Sweep | Checksum: 14f98ae2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.535 ; gain = 0.000 ; free physical = 8766 ; free virtual = 44894

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1892.535 ; gain = 0.000 ; free physical = 8766 ; free virtual = 44894
Ending Logic Optimization Task | Checksum: 14f98ae2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.535 ; gain = 0.000 ; free physical = 8766 ; free virtual = 44894

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14f98ae2d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1892.535 ; gain = 0.000 ; free physical = 8766 ; free virtual = 44893
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1892.535 ; gain = 459.500 ; free physical = 8766 ; free virtual = 44893
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1924.551 ; gain = 0.000 ; free physical = 8764 ; free virtual = 44894
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1940.559 ; gain = 0.000 ; free physical = 8762 ; free virtual = 44893
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1940.559 ; gain = 0.000 ; free physical = 8762 ; free virtual = 44893

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 58689435

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1940.559 ; gain = 0.000 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 58689435

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1940.559 ; gain = 0.000 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.6 DisallowedInsts
Phase 1.1.1.6 DisallowedInsts | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.7 DanglingIBUFDSChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.8 GTChecker
Phase 1.1.1.7 DanglingIBUFDSChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.9 ShapesExcludeCompatibilityChecker
Phase 1.1.1.9 ShapesExcludeCompatibilityChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.10 HdioRelatedChecker
Phase 1.1.1.8 GTChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.10 HdioRelatedChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.12 CascadeElementConstraintsChecker
Phase 1.1.1.12 CascadeElementConstraintsChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.13 OverlappingPBlocksChecker
Phase 1.1.1.13 OverlappingPBlocksChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.578 ; gain = 40.020 ; free physical = 8762 ; free virtual = 44893
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.15 IO and Clk Clean Up

Phase 1.1.1.15.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.15.1 Constructing HAPIClkRuleMgr | Checksum: 58689435

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8746 ; free virtual = 44877
Phase 1.1.1.15 IO and Clk Clean Up | Checksum: 58689435

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8746 ; free virtual = 44877

Phase 1.1.1.16 Implementation Feasibility check On IDelay
Phase 1.1.1.16 Implementation Feasibility check On IDelay | Checksum: 58689435

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8746 ; free virtual = 44877

Phase 1.1.1.17 Commit IO Placement
Phase 1.1.1.17 Commit IO Placement | Checksum: 941ae8a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8746 ; free virtual = 44877
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 941ae8a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8746 ; free virtual = 44877
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1128798a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8746 ; free virtual = 44877

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1d3ad3caf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8732 ; free virtual = 44863

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1d3ad3caf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.570 ; gain = 47.012 ; free physical = 8710 ; free virtual = 44841
Phase 1.2.1 Place Init Design | Checksum: 187b060fa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.895 ; gain = 93.336 ; free physical = 8658 ; free virtual = 44789
Phase 1.2 Build Placer Netlist Model | Checksum: 187b060fa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.895 ; gain = 93.336 ; free physical = 8658 ; free virtual = 44789

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 187b060fa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.895 ; gain = 93.336 ; free physical = 8658 ; free virtual = 44789
Phase 1 Placer Initialization | Checksum: 187b060fa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.895 ; gain = 93.336 ; free physical = 8658 ; free virtual = 44789

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b38e1777

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8642 ; free virtual = 44773

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b38e1777

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8642 ; free virtual = 44773

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dbfa672b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8642 ; free virtual = 44773

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f55ccc4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8642 ; free virtual = 44773

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 14f55ccc4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8642 ; free virtual = 44773

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e9c6cf07

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8642 ; free virtual = 44773

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 169f3aa30

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8641 ; free virtual = 44773

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1eae59443

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8628 ; free virtual = 44760

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f6732fdb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8628 ; free virtual = 44759

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f6732fdb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8628 ; free virtual = 44759

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f6732fdb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8626 ; free virtual = 44758
Phase 3 Detail Placement | Checksum: 1f6732fdb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 2089.922 ; gain = 149.363 ; free physical = 8626 ; free virtual = 44758

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 25466b652

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.088. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 12a9220f5

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742
Phase 4.1 Post Commit Optimization | Checksum: 12a9220f5

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 12a9220f5

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 12a9220f5

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 12a9220f5

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 12a9220f5

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1170ae77b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1170ae77b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742
Ending Placer Task | Checksum: b897eca7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:26 . Memory (MB): peak = 2096.070 ; gain = 155.512 ; free physical = 8611 ; free virtual = 44742
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2096.070 ; gain = 0.000 ; free physical = 8582 ; free virtual = 44742
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8604 ; free virtual = 44742
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.088 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 2354bbec2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8603 ; free virtual = 44741

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/exp/mont/shift_select. Replicated 5 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 5 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.088 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741
Phase 21 Very High Fanout Optimization | Checksum: 19330ab4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741

Phase 22 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 22 Placement Based Optimization | Checksum: 19330ab4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741

Phase 23 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.088 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.088 | TNS=0.000 |
Phase 23 Critical Path Optimization | Checksum: 19330ab4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741

Phase 24 BRAM Enable Optimization
Phase 24 BRAM Enable Optimization | Checksum: 19330ab4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.088 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed (s)  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Very High Fanout   |          0.000  |          0.000  |            5  |              0  |                     1  |           0  |           1  |            3  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            0  |
|  Total              |          0.000  |          0.000  |            5  |              0  |                     1  |           0  |           2  |            3  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 25c64abe0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8602 ; free virtual = 44741
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2096.078 ; gain = 0.000 ; free physical = 8576 ; free virtual = 44741
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: ee20e37b ConstDB: 0 ShapeSum: 94150d25 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 68b05928

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.309 ; gain = 13.230 ; free physical = 8571 ; free virtual = 44716

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 68b05928

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.309 ; gain = 13.230 ; free physical = 8569 ; free virtual = 44713

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 68b05928

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.309 ; gain = 13.230 ; free physical = 8551 ; free virtual = 44695

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 68b05928

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.309 ; gain = 13.230 ; free physical = 8551 ; free virtual = 44695
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29810c1c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.805 ; gain = 41.727 ; free physical = 8513 ; free virtual = 44658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=-0.159 | THS=-288.849|

Phase 2 Router Initialization | Checksum: 26d43355a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.805 ; gain = 41.727 ; free physical = 8513 ; free virtual = 44657

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aaf728e5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8473 ; free virtual = 44617

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3348
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18a11cd06

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.362 | TNS=-8.541 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 16a5f53be

Time (s): cpu = 00:00:59 ; elapsed = 00:00:18 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 15aa66602

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 4.1.2 GlobIterForTiming | Checksum: 17d011115

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 4.1 Global Iteration 0 | Checksum: 17d011115

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 175822904

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.048 | TNS=-0.048 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 147077651

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: c20e9459

Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 4.2.2 GlobIterForTiming | Checksum: 1d2b5bc12

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 4.2 Global Iteration 1 | Checksum: 1d2b5bc12

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: fa8e8e0c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.096 | TNS=-0.108 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: fb253afe

Time (s): cpu = 00:01:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 4 Rip-up And Reroute | Checksum: fb253afe

Time (s): cpu = 00:01:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1259ba5fd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.048 | TNS=-0.048 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1af2ac2ad

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1af2ac2ad

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 5 Delay and Skew Optimization | Checksum: 1af2ac2ad

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 126923e3c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.002 | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1287ae0b9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
Phase 6 Post Hold Fix | Checksum: 1287ae0b9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18ae3ae2c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.002 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 18ae3ae2c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.7931 %
  Global Horizontal Routing Utilization  = 26.6436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
Phase 8 Route finalize | Checksum: 18ae3ae2c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18ae3ae2c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1508b4c2f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8472 ; free virtual = 44617

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2171.820 ; gain = 0.000 ; free physical = 8472 ; free virtual = 44617
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.001. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 978df1b5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.820 ; gain = 0.000 ; free physical = 8470 ; free virtual = 44615
Phase 11 Incr Placement Change | Checksum: 1508b4c2f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8470 ; free virtual = 44615

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1c0766ecb

Time (s): cpu = 00:01:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2171.820 ; gain = 59.742 ; free physical = 8470 ; free virtual = 44615

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: cfee6ef4

Time (s): cpu = 00:01:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8470 ; free virtual = 44614

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: cfee6ef4

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8469 ; free virtual = 44613

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: ebd8c680

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8469 ; free virtual = 44613
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 128dcb182

Time (s): cpu = 00:01:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.003 | TNS=-0.003 | WHS=-0.155 | THS=-284.026|

Phase 13 Router Initialization | Checksum: 1277a0c5c

Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 2955bd48a

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 1bb27af30

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 8abaf221

Time (s): cpu = 00:02:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
Phase 15 Rip-up And Reroute | Checksum: 8abaf221

Time (s): cpu = 00:02:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 623f215b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 623f215b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 623f215b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
Phase 16 Delay and Skew Optimization | Checksum: 623f215b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 15421802e

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 5d4591c3

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
Phase 17 Post Hold Fix | Checksum: 5d4591c3

Time (s): cpu = 00:02:12 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 124bcf129

Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 124bcf129

Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.7684 %
  Global Horizontal Routing Utilization  = 26.6512 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 124bcf129

Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 124bcf129

Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1f2a6d3b3

Time (s): cpu = 00:02:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 13b980e9d

Time (s): cpu = 00:02:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:24 ; elapsed = 00:00:55 . Memory (MB): peak = 2171.824 ; gain = 59.746 ; free physical = 8468 ; free virtual = 44613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2171.824 ; gain = 75.746 ; free physical = 8468 ; free virtual = 44613
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2203.836 ; gain = 0.000 ; free physical = 8430 ; free virtual = 44613
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 12:42:55 2018...
