# DSIM
*.env
*.log
filelist_SV.txt
*.dpf
VHDL_SystemVerilog\

build/*
!build/readme.md
!build/Makefile

src/rtl/*
!src/rtl/*.v

src/tb/*.fst

todo.md

doc/*
!doc/*.pdf
!doc/*.drawio
!doc/*.md