-- VHDL for IBM SMS ALD page 13.66.05.1
-- Title: F CH NOT READY BUSY
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/7/2020 4:47:08 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_66_05_1_F_CH_NOT_READY_BUSY is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MC_1301_READY_F_CH:	 in STD_LOGIC;
		MC_1405_READY_F_CH:	 in STD_LOGIC;
		PS_F_CH_READY_BUS_STAR_1414_STAR:	 in STD_LOGIC;
		PS_F_CH_READY_BUS_STAR_1412_19:	 in STD_LOGIC;
		PS_F_CH_READY_BUS_STAR_SIF:	 in STD_LOGIC;
		MC_TAPE_READY:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A:	 in STD_LOGIC;
		PS_F_CH_SELECT_TAPE:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		MC_SELECT_AND_REWIND_STAR_F_CH:	 in STD_LOGIC;
		MS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_F_CH_BUSY_BUS_STAR_1414_STAR:	 in STD_LOGIC;
		PS_F_CH_BUSY_BUS_STAR_1412_19:	 in STD_LOGIC;
		MC_1301_BUSY_F_CH:	 in STD_LOGIC;
		MS_F_CH_SELECT_TAPE:	 in STD_LOGIC;
		MC_1405_BUSY_F_CH:	 in STD_LOGIC;
		MC_TAPE_BUSY:	 in STD_LOGIC;
		MS_F_CH_READY_BUS:	 out STD_LOGIC;
		PS_F_CH_NOT_READY:	 out STD_LOGIC;
		MS_F_CH_NOT_READY:	 out STD_LOGIC;
		PS_F_CH_READY_BUS:	 out STD_LOGIC;
		MS_F_CH_BUSY:	 out STD_LOGIC;
		PS_F_CH_BUSY:	 out STD_LOGIC;
		MS_F_CH_BUSY_BUS:	 out STD_LOGIC;
		LAMP_15A1A17:	 out STD_LOGIC;
		LAMP_15A1C17:	 out STD_LOGIC);
end ALD_13_66_05_1_F_CH_NOT_READY_BUSY;

architecture behavioral of ALD_13_66_05_1_F_CH_NOT_READY_BUSY is 

	signal OUT_5A_B: STD_LOGIC;
	signal OUT_2A_C: STD_LOGIC;
	signal OUT_5B_C: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_2B_E: STD_LOGIC;
	signal OUT_5C_P: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_4D_E: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_3D_P_Latch: STD_LOGIC;
	signal OUT_2D_NoPin: STD_LOGIC;
	signal OUT_2D_NoPin_Latch: STD_LOGIC;
	signal OUT_1D_B: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_K: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_3F_NoPin_Latch: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_2F_F_Latch: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_5H_A: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_5I_L: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_2I_D: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_2F: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;

begin

	OUT_5A_B <= NOT(OUT_DOT_5D OR MS_F_CH_SELECT_UNIT_F );
	OUT_2A_C <= NOT(OUT_4B_D AND PS_F_CH_STATUS_SAMPLE_A );
	OUT_5B_C <= NOT(MC_TAPE_READY OR MS_F_CH_SELECT_TAPE );
	OUT_4B_D <= NOT OUT_DOT_5A;
	OUT_2B_E <= NOT OUT_1D_B;
	LAMP_15A1A17 <= OUT_2B_E;
	OUT_5C_P <= NOT(OUT_4G_G );
	OUT_4C_D <= NOT(OUT_4B_D AND PS_F_CH_STATUS_SAMPLE_B AND PS_F_CH_2ND_ADDR_TRF );
	OUT_2C_C <= NOT OUT_3D_P;
	OUT_4D_E <= NOT(PS_F_CH_2ND_ADDR_TRF AND PS_F_CH_STATUS_SAMPLE_B AND OUT_3I_C );
	OUT_3D_P_Latch <= NOT(MS_F_CH_RESET AND OUT_2D_NoPin );
	OUT_2D_NoPin_Latch <= NOT(OUT_2A_C AND OUT_4C_D AND OUT_3D_P );
	OUT_1D_B <= NOT OUT_2D_NoPin;
	OUT_4E_P <= NOT(PS_F_CH_SELECT_TAPE AND PS_I_RING_5_TIME );
	OUT_3E_K <= NOT(OUT_4D_E );
	OUT_2E_C <= NOT OUT_4B_D;
	OUT_4F_C <= NOT(PS_LOGIC_GATE_C_1 AND PS_LOZENGE_OR_ASTERISK AND OUT_3I_C );
	OUT_3F_NoPin_Latch <= NOT(OUT_DOT_2F AND MS_F_CH_RESET );
	OUT_2F_F_Latch <= NOT(OUT_3F_NoPin AND OUT_DOT_4E AND OUT_2I_D );
	OUT_1F_D <= NOT OUT_DOT_2F;
	OUT_5G_C <= NOT(MC_SELECT_AND_REWIND_STAR_F_CH OR MS_F_CH_SELECT_TAPE );
	OUT_4G_G <= NOT(OUT_5G_C AND MS_I_RING_5_TIME );
	OUT_3G_P <= NOT(OUT_4G_G );
	OUT_2G_E <= NOT OUT_3F_NoPin;
	OUT_5H_A <= NOT(OUT_DOT_5F OR MS_F_CH_SELECT_UNIT_F );
	OUT_2H_B <= NOT OUT_1F_D;
	LAMP_15A1C17 <= OUT_2H_B;
	OUT_5I_L <= NOT(MC_TAPE_BUSY OR MS_F_CH_SELECT_TAPE );
	OUT_4I_R <= NOT OUT_DOT_3G;
	OUT_3I_C <= NOT OUT_4I_R;
	OUT_2I_D <= NOT(OUT_2E_C AND OUT_3I_C AND PS_F_CH_STATUS_SAMPLE_A );
	OUT_DOT_5A <= OUT_5A_B OR OUT_5B_C OR PS_F_CH_READY_BUS_STAR_1414_STAR OR PS_F_CH_READY_BUS_STAR_1412_19 OR PS_F_CH_READY_BUS_STAR_SIF OR OUT_5C_P;
	OUT_DOT_5D <= MC_1301_READY_F_CH AND MC_1405_READY_F_CH;
	OUT_DOT_4E <= OUT_4E_P OR OUT_4F_C;
	OUT_DOT_2F <= OUT_3E_K OR OUT_2F_F;
	OUT_DOT_3G <= OUT_3G_P OR PS_F_CH_BUSY_BUS_STAR_1414_STAR OR PS_F_CH_BUSY_BUS_STAR_1412_19 OR OUT_5H_A OR OUT_5I_L;
	OUT_DOT_5F <= MC_1301_BUSY_F_CH AND MC_1405_BUSY_F_CH;

	MS_F_CH_READY_BUS <= OUT_4B_D;
	PS_F_CH_NOT_READY <= OUT_2C_C;
	MS_F_CH_NOT_READY <= OUT_1D_B;
	PS_F_CH_READY_BUS <= OUT_2E_C;
	MS_F_CH_BUSY <= OUT_1F_D;
	PS_F_CH_BUSY <= OUT_2G_E;
	MS_F_CH_BUSY_BUS <= OUT_4I_R;

	Latch_3D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3D_P_Latch,
		Q => OUT_3D_P,
		QBar => OPEN );

	Latch_2D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2D_NoPin_Latch,
		Q => OUT_2D_NoPin,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_NoPin_Latch,
		Q => OUT_3F_NoPin,
		QBar => OPEN );

	Latch_2F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2F_F_Latch,
		Q => OUT_2F_F,
		QBar => OPEN );


end;
