
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Xilinx/DualPortVGA/pa.fromHdl.tcl
# create_project -name DualPortVGA -dir "C:/Xilinx/DualPortVGA/planAhead_run_2" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "DualVGA.ucf" [current_fileset -constrset]
Adding file 'C:/Xilinx/DualPortVGA/DualVGA.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/DualMemory.ngc}]
# set hdlfile [add_files [list {ipcore_dir/DualMemory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DualVGA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TopBell.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TopBell $srcset
# add_files [list {DualVGA.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/DualMemory.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Xilinx/DualPortVGA/ipcore_dir/DualMemory.v" into library work
Analyzing Verilog file "C:/Xilinx/DualPortVGA/TopBell.v" into library work
WARNING: [HDL 9-806] Syntax error near "[". [C:/Xilinx/DualPortVGA/TopBell.v:54]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DualMemory.ngc ...
WARNING:NetListWriters:298 - No output is written to DualMemory.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DualMemory.edif ...
ngc2edif: Total memory usage is 88448 kilobytes

Reading core file 'C:/Xilinx/DualPortVGA/ipcore_dir/DualMemory.ngc' for (cell view 'DualMemory', library 'work', file 'DualMemory.v')
Parsing EDIF File [./.Xil/PlanAhead-15092-AsusX/ngc2edif/DualMemory.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-15092-AsusX/ngc2edif/DualMemory.edif]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'DualVGA' instantiated as 'VGA' [C:/Xilinx/DualPortVGA/TopBell.v:51]
Resolution: File names need to match cell names: an EDIF definition will be found in DualVGA.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Xilinx/DualPortVGA/DualVGA.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Green[0]' [C:/Xilinx/DualPortVGA/DualVGA.ucf:6]
Finished Parsing UCF File [C:/Xilinx/DualPortVGA/DualVGA.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 31d71047
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 602.270 ; gain = 197.227
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 15 11:27:24 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
