#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Mar 18 09:35:58 2016
# Process ID: 4832
# Log file: C:/Users/TM/Desktop/FPGA/SpiLink/SpiLink/planAhead_run_2/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/SpiLink/SpiLink/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/TM/Desktop/FPGA/SpiLink/SpiLink/pa.fromNetlist.tcl
startgroup
set_property package_pin P56 [get_ports clk]
endgroup
startgroup
set_property package_pin P105 [get_ports SCLK]
endgroup
save_constraints
