\relax 
\providecommand\hyper@newdestlabel[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {6}SYS\_02 — Hardware Primer}{60}{section.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1}Moore’s Law e l’evoluzione del calcolo}{60}{subsection.6.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2}Fine della crescita lineare e parallelismo}{60}{subsection.6.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {6.3}Pipeline e architettura superscalare}{60}{subsection.6.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {34}{\ignorespaces Architettura pipeline MIPS}}{60}{figure.caption.53}\protected@file@percent }
\newlabel{fig:pipeline}{{34}{60}{Architettura pipeline MIPS}{figure.caption.53}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {35}{\ignorespaces Esecuzione parallela di più istruzioni sulla stessa CPU}}{60}{figure.caption.53}\protected@file@percent }
\newlabel{fig:pipeline2}{{35}{60}{Esecuzione parallela di più istruzioni sulla stessa CPU}{figure.caption.53}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.4}Branch Prediction: principi e strategie}{60}{subsection.6.4}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.0.1}Perché serve una predizione}{61}{paragraph.6.4.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.0.2}Tipi di predizione}{61}{paragraph.6.4.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.0.3}Contatore a 2 bit saturante}{61}{paragraph.6.4.0.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {36}{\ignorespaces 2 bit saturating counter}}{61}{figure.caption.54}\protected@file@percent }
\newlabel{fig:twobit}{{36}{61}{2 bit saturating counter}{figure.caption.54}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.0.4}Predittori correlati e multilivello}{61}{paragraph.6.4.0.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {37}{\ignorespaces Pattern History Table}}{62}{figure.caption.55}\protected@file@percent }
\newlabel{fig:pht}{{37}{62}{Pattern History Table}{figure.caption.55}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.0.5}Ottimizzazioni hardware}{62}{paragraph.6.4.0.5}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.0.6}Importanza crescente della predizione}{62}{paragraph.6.4.0.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {6.5}Simultaneous Multithreading (SMT)}{63}{subsection.6.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {6.6}Pipeline interna nei processori Intel Xeon}{63}{subsection.6.6}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {38}{\ignorespaces Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph  {retirement} nel \textbf  {Reorder Buffer}, che garantisce il commit in ordine architetturale.}}{63}{figure.caption.56}\protected@file@percent }
\newlabel{fig:xeon_ooo}{{38}{63}{Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph {retirement} nel \textbf {Reorder Buffer}, che garantisce il commit in ordine architetturale}{figure.caption.56}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {39}{\ignorespaces Flusso del \textbf  {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph  {µops}) e memorizzate nella \textbf  {Trace Cache}. In caso di \emph  {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode.}}{64}{figure.caption.57}\protected@file@percent }
\newlabel{fig:trace_cache_pipeline}{{39}{64}{Flusso del \textbf {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph {µops}) e memorizzate nella \textbf {Trace Cache}. In caso di \emph {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode}{figure.caption.57}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.7}Gerarchia di memoria}{64}{subsection.6.7}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {40}{\ignorespaces Schema piramidale della gerarchia di memoria}}{64}{figure.caption.58}\protected@file@percent }
\newlabel{fig:memory}{{40}{64}{Schema piramidale della gerarchia di memoria}{figure.caption.58}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.7.0.1}Inclusività e mappatura}{64}{paragraph.6.7.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {41}{\ignorespaces Direct mapped cache}}{65}{figure.caption.59}\protected@file@percent }
\newlabel{fig:dm}{{41}{65}{Direct mapped cache}{figure.caption.59}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {42}{\ignorespaces Fully associative cache}}{66}{figure.caption.60}\protected@file@percent }
\newlabel{fig:fac}{{42}{66}{Fully associative cache}{figure.caption.60}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {43}{\ignorespaces 4way set Associative cache}}{66}{figure.caption.61}\protected@file@percent }
\newlabel{fig:4way}{{43}{66}{4way set Associative cache}{figure.caption.61}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.7.0.2}Sostituzione ed aggiornamento}{66}{paragraph.6.7.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {6.8}Cache coherence nei multicore}{67}{subsection.6.8}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.8.0.1}Protocolli di coerenza}{68}{paragraph.6.8.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {44}{\ignorespaces Snooping cache system model}}{69}{figure.caption.62}\protected@file@percent }
\newlabel{fig: snooping}{{44}{69}{Snooping cache system model}{figure.caption.62}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.9}Protocolli MOESI e VI}{69}{subsection.6.9}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {45}{\ignorespaces The vi protocol}}{70}{figure.caption.63}\protected@file@percent }
\newlabel{fig:vi}{{45}{70}{The vi protocol}{figure.caption.63}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.9.0.1}Virtual vs. Physical Cache Indexing}{70}{paragraph.6.9.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {46}{\ignorespaces Virtual Vs Physical cache indexing}}{71}{figure.caption.64}\protected@file@percent }
\newlabel{fig:cache}{{46}{71}{Virtual Vs Physical cache indexing}{figure.caption.64}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.10}Hardware Transactional Memory (HTM)}{71}{subsection.6.10}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {47}{\ignorespaces Confronto tra implementazione C e assembly di una transazione TSX}}{71}{figure.caption.65}\protected@file@percent }
\newlabel{fig:tsx_confronto}{{47}{71}{Confronto tra implementazione C e assembly di una transazione TSX}{figure.caption.65}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.10.0.1}Principio di funzionamento}{71}{paragraph.6.10.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.10.0.2}Casi di abort e codici di stato}{72}{paragraph.6.10.0.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Codici di stato restituiti nel registro \texttt  {EAX} in caso di abort transazionale}}{72}{table.caption.66}\protected@file@percent }
\newlabel{tab:tsx_abort_codes}{{1}{72}{Codici di stato restituiti nel registro \texttt {EAX} in caso di abort transazionale}{table.caption.66}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.11}DRAM e Refresh}{72}{subsection.6.11}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.11.0.1}Effetti del refresh}{72}{paragraph.6.11.0.1}\protected@file@percent }
\@setckpt{sezioni/sys02}{
\setcounter{page}{74}
\setcounter{equation}{0}
\setcounter{enumi}{2}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{section}{6}
\setcounter{subsection}{11}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{1}
\setcounter{subparagraph}{0}
\setcounter{figure}{47}
\setcounter{table}{1}
\setcounter{parentequation}{0}
\setcounter{section@level}{4}
\setcounter{Item}{54}
\setcounter{Hfootnote}{0}
\setcounter{bookmark@seq@number}{205}
\setcounter{lstnumber}{8}
\setcounter{float@type}{8}
\setcounter{LT@tables}{0}
\setcounter{LT@chunks}{0}
\setcounter{nlinenum}{0}
\setcounter{caption@flags}{2}
\setcounter{continuedfloat}{0}
\setcounter{lstlisting}{15}
}
