# RiSCV_SOC_Tapeout
# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€” VSD  

Welcome to my journey through the **SoC Tapeout Program (VSD)**!  
This repository documents my **week-by-week progress**, tasks, and key learnings as part of **Indiaâ€™s largest collaborative RISC-V tapeout initiative**, empowering **3500+ participants** to design silicon and strengthen the nationâ€™s semiconductor ecosystem.  

---

## ğŸ“… Week 0 â€” Setup & Tools  

| Task   | Description | Status |
|--------|-------------|--------|
| Task 0 | ğŸ› ï¸ Tools Installation â€” Installed Icarus Verilog (iverilog), Yosys, and GTKWave | âœ… Done |

### ğŸŒŸ Key Learnings from Week 0
- Successfully installed and verified **open-source EDA tools**.  
- Understood the **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.  

---

## ğŸ™ Acknowledgments  
I am grateful to **Kunal Ghosh** and **Team VLSI System Design (VSD)** for providing this incredible opportunity to learn and contribute.  

Special thanks to:  
- **RISC-V International**  
- **India Semiconductor Mission (ISM)**  
- **VLSI Society of India (VSI)**  
- **Efabless**  

for supporting and enabling this initiative.  

---

## ğŸ“ˆ Weekly Progress Tracker  
- [x] Week 0 â€” Setup & Tools   

---

## ğŸ”— Program Links  
- ğŸŒ [VSD Website](https://www.vlsisystemdesign.com)  
- ğŸš€ [RISC-V International](https://riscv.org)  

---

ğŸ“Œ *This repository will be updated week by week as I progress through the program.*  
