{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416320976980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416320976983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 22:29:36 2014 " "Processing started: Tue Nov 18 22:29:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416320976983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416320976983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GeneralDatapath -c GeneralDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off GeneralDatapath -c GeneralDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416320976983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416320977594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yan yin/asicandfpgaproject/register_8bits/register_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /yan yin/asicandfpgaproject/register_8bits/register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bits " "Found entity 1: Register_8bits" {  } { { "../Register_8bits/Register_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/Register_8bits/Register_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320977798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320977798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yan yin/asicandfpgaproject/ram_8bits/ram_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /yan yin/asicandfpgaproject/ram_8bits/ram_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_8bits " "Found entity 1: RAM_8bits" {  } { { "../RAM_8bits/RAM_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/RAM_8bits/RAM_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320977801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320977801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yan yin/asicandfpgaproject/mux4to1_8bits/mux4to1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /yan yin/asicandfpgaproject/mux4to1_8bits/mux4to1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8bits " "Found entity 1: Mux4to1_8bits" {  } { { "../Mux4to1_8bits/Mux4to1_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/Mux4to1_8bits/Mux4to1_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320977804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320977804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yan yin/asicandfpgaproject/register_5bits/register_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /yan yin/asicandfpgaproject/register_5bits/register_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_5bits " "Found entity 1: Register_5bits" {  } { { "../Register_5bits/Register_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/Register_5bits/Register_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320977807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320977807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/yan yin/asicandfpgaproject/mux2to1_5bits/mux2to1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /yan yin/asicandfpgaproject/mux2to1_5bits/mux2to1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5bits " "Found entity 1: Mux2to1_5bits" {  } { { "../Mux2to1_5bits/Mux2to1_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/Mux2to1_5bits/Mux2to1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320977810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320977810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clock clock GeneralDatapath.v(3) " "Verilog HDL Declaration information at GeneralDatapath.v(3): object \"Clock\" differs only in case from object \"clock\" in the same scope" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416320977812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generaldatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file generaldatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320977813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320977813 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(13) " "Verilog HDL Instantiation warning at GeneralDatapath.v(13): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977813 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(14) " "Verilog HDL Instantiation warning at GeneralDatapath.v(14): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977813 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(24) " "Verilog HDL Instantiation warning at GeneralDatapath.v(24): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977813 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(26) " "Verilog HDL Instantiation warning at GeneralDatapath.v(26): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977813 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(27) " "Verilog HDL Instantiation warning at GeneralDatapath.v(27): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977814 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(29) " "Verilog HDL Instantiation warning at GeneralDatapath.v(29): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977814 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "GeneralDatapath.v(30) " "Verilog HDL Instantiation warning at GeneralDatapath.v(30): instance has no name" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1416320977814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416320977881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GeneralDatapath.v(15) " "Verilog HDL assignment warning at GeneralDatapath.v(15): truncated value with size 32 to match size of target (8)" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416320977882 "|datapath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out GeneralDatapath.v(20) " "Verilog HDL Always Construct warning at GeneralDatapath.v(20): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416320977882 "|datapath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RAM_out GeneralDatapath.v(20) " "Verilog HDL Always Construct warning at GeneralDatapath.v(20): variable \"RAM_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416320977883 "|datapath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out GeneralDatapath.v(22) " "Verilog HDL Always Construct warning at GeneralDatapath.v(22): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416320977883 "|datapath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RAM_out GeneralDatapath.v(22) " "Verilog HDL Always Construct warning at GeneralDatapath.v(22): variable \"RAM_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416320977883 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8bits Mux4to1_8bits:comb_3 " "Elaborating entity \"Mux4to1_8bits\" for hierarchy \"Mux4to1_8bits:comb_3\"" {  } { { "GeneralDatapath.v" "comb_3" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320978096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bits Register_8bits:comb_4 " "Elaborating entity \"Register_8bits\" for hierarchy \"Register_8bits:comb_4\"" {  } { { "GeneralDatapath.v" "comb_4" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320978149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5bits Mux2to1_5bits:comb_38 " "Elaborating entity \"Mux2to1_5bits\" for hierarchy \"Mux2to1_5bits:comb_38\"" {  } { { "GeneralDatapath.v" "comb_38" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320978177 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 Mux2to1_5bits.v(10) " "Verilog HDL Always Construct warning at Mux2to1_5bits.v(10): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Mux2to1_5bits/Mux2to1_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/Mux2to1_5bits/Mux2to1_5bits.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416320978178 "|datapath|Mux2to1_5bits:comb_38"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 Mux2to1_5bits.v(12) " "Verilog HDL Always Construct warning at Mux2to1_5bits.v(12): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Mux2to1_5bits/Mux2to1_5bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/Mux2to1_5bits/Mux2to1_5bits.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1416320978178 "|datapath|Mux2to1_5bits:comb_38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_5bits Register_5bits:comb_39 " "Elaborating entity \"Register_5bits\" for hierarchy \"Register_5bits:comb_39\"" {  } { { "GeneralDatapath.v" "comb_39" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320978200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_8bits RAM_8bits:comb_42 " "Elaborating entity \"RAM_8bits\" for hierarchy \"RAM_8bits:comb_42\"" {  } { { "GeneralDatapath.v" "comb_42" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320978271 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978329 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978329 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978330 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[7\] " "Net \"mux2to1_out\[7\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[7\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[6\] " "Net \"mux2to1_out\[6\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[6\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mux2to1_out\[5\] " "Net \"mux2to1_out\[5\]\" is missing source, defaulting to GND" {  } { { "GeneralDatapath.v" "mux2to1_out\[5\]" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978331 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416320978331 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_8bits:comb_42\|RAM_rtl_0 " "Inferred dual-clock RAM node \"RAM_8bits:comb_42\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1416320978593 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_8bits:comb_42\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_8bits:comb_42\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416320978624 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1416320978624 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1416320978624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_8bits:comb_42\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_8bits:comb_42\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416320979604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416320979604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416320979834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416320979834 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1416320980180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[1\] GND " "Pin \"Aeq0\[1\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[2\] GND " "Pin \"Aeq0\[2\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[3\] GND " "Pin \"Aeq0\[3\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[4\] GND " "Pin \"Aeq0\[4\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[5\] GND " "Pin \"Aeq0\[5\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[6\] GND " "Pin \"Aeq0\[6\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[7\] GND " "Pin \"Aeq0\[7\]\" is stuck at GND" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416320980209 "|datapath|Aeq0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416320980209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.map.smsg " "Generated suppressed messages file E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416320980401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416320981144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416320981144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "GeneralDatapath.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416320982671 "|datapath|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1416320982671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416320982672 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416320982672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416320982672 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416320982672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416320982672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416320982714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 22:29:42 2014 " "Processing ended: Tue Nov 18 22:29:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416320982714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416320982714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416320982714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416320982714 ""}
