Host command: /uusoc/facility/cad_tools/Cadence/IUS-F10/tools/verilog/bin/verilog.exe
Command arguments:
    -l xl.log
    -f APB_tb.v
        `timescale
        1ns
        /
        1ps
        module
        APB_tb;
        reg
        rst_n;
        reg
        TRANSFER;
        reg
        [31:0]
        PADDR;
        reg
        [31:0]
        PWDATA;
        reg
        PWRITE;
        wire
        [31:0]
        PRDATA;
        APB_TOP
        uut
        (
        .rst_n(rst_n),
        .TRANSFER(TRANSFER),
        .PADDR(PADDR),
        .PWDATA(PWDATA),
        .PRDATA(PRDATA),
        .PWRITE(PWRITE)
        );
        initial
        begin
        rst_n
        =
        0;
        TRANSFER
        =
        0;
        PADDR
        =
        0;
        PWDATA
        =
        0;
        PWRITE
        =
        0;
        #100;
        rst_n
        =
        0;
        #100;
        rst_n
        =
        1;
        #90
        TRANSFER
        =
        1;
        PWRITE
        =
        1;
        PADDR
        =
        9'h100;
        #20
        #20
        TRANSFER
        =
        0;
        PWRITE
        =
        0;
        #100
        $finish();
        end
        endmodule
    APB_TOP.v
    APB_MASTER_ASYNC.v
    APB_SLAVE_ASYNC.v

Tool:	VERILOG-XL	08.20.001-p log file created May  9, 2014  21:38:59
Tool:	VERILOG-XL	08.20.001-p   May  9, 2014  21:38:59

Copyright (c) 1995-2004 Cadence Design Systems, Inc.  All Rights Reserved.
Unpublished -- rights reserved under the copyright laws of the United States.

Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc.  Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION
AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC.  USE, DISCLOSURE, OR
REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF
CADENCE DESIGN SYSTEMS, INC.
RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.

                Cadence Design Systems, Inc.
                555 River Oaks Parkway
                San Jose, California  95134

For technical assistance please contact the Cadence Response Center at
1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to
talkv@cadence.com


System!   Source file "`timescale" cannot be opened for                        
          reading                                           [Verilog-SFCOR]
