
Embedded_Connect4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074c0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001224  08007670  08007670  00008670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008894  08008894  0000a06c  2**0
                  CONTENTS
  4 .ARM          00000008  08008894  08008894  00009894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800889c  0800889c  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800889c  0800889c  0000989c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088a0  080088a0  000098a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080088a4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a06c  2**0
                  CONTENTS
 10 .bss          00025d48  2000006c  2000006c  0000a06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025db4  20025db4  0000a06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001413b  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032a7  00000000  00000000  0001e1d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f8  00000000  00000000  00021480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001023  00000000  00000000  00022978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000270d9  00000000  00000000  0002399b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019280  00000000  00000000  0004aa74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3161  00000000  00000000  00063cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146e55  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c54  00000000  00000000  00146e98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000087  00000000  00000000  0014caec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007658 	.word	0x08007658

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08007658 	.word	0x08007658

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f002 ff36 	bl	80033f4 <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 faac 	bl	8000ae4 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 fa69 	bl	8000a64 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fc86 	bl	8000ea8 <LCD_Clear>

    buttonInit();
 800059c:	f000 f83e 	bl	800061c <buttonInit>
    addSchedulerEvent(START_MENU_EVENT);
 80005a0:	2001      	movs	r0, #1
 80005a2:	f001 fa59 	bl	8001a58 <addSchedulerEvent>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005a6:	f001 fa33 	bl	8001a10 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005aa:	4b02      	ldr	r3, [pc, #8]	@ (80005b4 <ApplicationInit+0x34>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000088 	.word	0x20000088

080005b8 <LCD_Start_Screen>:
void LCD_Visual_Demo(void)
{
	visualDemo();
}

void LCD_Start_Screen(){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	LCD_Draw_Start_Screen();
 80005bc:	f000 ffca 	bl	8001554 <LCD_Draw_Start_Screen>
	addSchedulerEvent(POLLING_MODE_SELECT_EVENT);
 80005c0:	2002      	movs	r0, #2
 80005c2:	f001 fa49 	bl	8001a58 <addSchedulerEvent>
	removeSchedulerEvent(START_MENU_EVENT);
 80005c6:	2001      	movs	r0, #1
 80005c8:	f001 fa58 	bl	8001a7c <removeSchedulerEvent>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <LCD_Select_Color_Screen>:

void LCD_Select_Color_Screen(){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
	LCD_Draw_Select_Color_Screen();
 80005d4:	f000 fffa 	bl	80015cc <LCD_Draw_Select_Color_Screen>
	removeSchedulerEvent(COLOR_SELECT_EVENT);
 80005d8:	2004      	movs	r0, #4
 80005da:	f001 fa4f 	bl	8001a7c <removeSchedulerEvent>
	addSchedulerEvent(POLLING_COLOR_SELECT_EVENT);
 80005de:	2008      	movs	r0, #8
 80005e0:	f001 fa3a 	bl	8001a58 <addSchedulerEvent>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <LCD_Game_Screen>:

void LCD_Game_Screen(){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	LCD_Update_Game_Start_Time();
 80005ec:	f000 f8ca 	bl	8000784 <LCD_Update_Game_Start_Time>
	//update the game starting time
	LCD_Draw_Game_Grid();
 80005f0:	f001 f83e 	bl	8001670 <LCD_Draw_Game_Grid>
	removeSchedulerEvent(BUILD_NEW_GAME_EVENT);
 80005f4:	2010      	movs	r0, #16
 80005f6:	f001 fa41 	bl	8001a7c <removeSchedulerEvent>
	addSchedulerEvent(POLLING_GAME_EVENT);
 80005fa:	2020      	movs	r0, #32
 80005fc:	f001 fa2c 	bl	8001a58 <addSchedulerEvent>
}
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}

08000604 <LCD_Score_Screen>:

void LCD_Score_Screen(){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	LCD_Draw_Score_Screen();
 8000608:	f001 f8b4 	bl	8001774 <LCD_Draw_Score_Screen>
	removeSchedulerEvent(SCORE_SCREEN_EVENT);
 800060c:	2040      	movs	r0, #64	@ 0x40
 800060e:	f001 fa35 	bl	8001a7c <removeSchedulerEvent>
	addSchedulerEvent(POLLING_RESTART_EVENT);
 8000612:	2080      	movs	r0, #128	@ 0x80
 8000614:	f001 fa20 	bl	8001a58 <addSchedulerEvent>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}

0800061c <buttonInit>:

void buttonInit(){
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	Button_Init();
 8000620:	f000 f880 	bl	8000724 <Button_Init>
}
 8000624:	bf00      	nop
 8000626:	bd80      	pop	{r7, pc}

08000628 <LCD_Polling_Mode>:
			}
		}
}


void LCD_Polling_Mode(){
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 800062c:	4808      	ldr	r0, [pc, #32]	@ (8000650 <LCD_Polling_Mode+0x28>)
 800062e:	f001 f9fa 	bl	8001a26 <returnTouchStateAndLocation>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d109      	bne.n	800064c <LCD_Polling_Mode+0x24>
		/* Touch valid */
		if(StaticTouchData.x < LCD_PIXEL_WIDTH/2){
 8000638:	4b05      	ldr	r3, [pc, #20]	@ (8000650 <LCD_Polling_Mode+0x28>)
 800063a:	881b      	ldrh	r3, [r3, #0]
 800063c:	2b77      	cmp	r3, #119	@ 0x77
 800063e:	d805      	bhi.n	800064c <LCD_Polling_Mode+0x24>
			//Bottom half
			removeSchedulerEvent(POLLING_MODE_SELECT_EVENT);
 8000640:	2002      	movs	r0, #2
 8000642:	f001 fa1b 	bl	8001a7c <removeSchedulerEvent>
			addSchedulerEvent(COLOR_SELECT_EVENT);
 8000646:	2004      	movs	r0, #4
 8000648:	f001 fa06 	bl	8001a58 <addSchedulerEvent>
		}
	}
}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000088 	.word	0x20000088

08000654 <LCD_Polling_Color>:

void LCD_Polling_Color(){
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
	if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 8000658:	480c      	ldr	r0, [pc, #48]	@ (800068c <LCD_Polling_Color+0x38>)
 800065a:	f001 f9e4 	bl	8001a26 <returnTouchStateAndLocation>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d110      	bne.n	8000686 <LCD_Polling_Color+0x32>
			/* Touch valid */
			if(StaticTouchData.x < LCD_PIXEL_WIDTH/2){
 8000664:	4b09      	ldr	r3, [pc, #36]	@ (800068c <LCD_Polling_Color+0x38>)
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	2b77      	cmp	r3, #119	@ 0x77
 800066a:	d803      	bhi.n	8000674 <LCD_Polling_Color+0x20>
				//left side
				LCD_Set_Player(PLAYER_RED);
 800066c:	2002      	movs	r0, #2
 800066e:	f000 f8b5 	bl	80007dc <LCD_Set_Player>
 8000672:	e002      	b.n	800067a <LCD_Polling_Color+0x26>
			}
			else{
				//right side
				LCD_Set_Player(PLAYER_YELLOW);
 8000674:	2001      	movs	r0, #1
 8000676:	f000 f8b1 	bl	80007dc <LCD_Set_Player>
			}
			removeSchedulerEvent(POLLING_COLOR_SELECT_EVENT);
 800067a:	2008      	movs	r0, #8
 800067c:	f001 f9fe 	bl	8001a7c <removeSchedulerEvent>
			addSchedulerEvent(BUILD_NEW_GAME_EVENT);
 8000680:	2010      	movs	r0, #16
 8000682:	f001 f9e9 	bl	8001a58 <addSchedulerEvent>
		}
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000088 	.word	0x20000088

08000690 <LCD_Touch_Polling_Game>:

void LCD_Touch_Polling_Game(){
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
	/* If touch pressed */
	if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 8000694:	4809      	ldr	r0, [pc, #36]	@ (80006bc <LCD_Touch_Polling_Game+0x2c>)
 8000696:	f001 f9c6 	bl	8001a26 <returnTouchStateAndLocation>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d10a      	bne.n	80006b6 <LCD_Touch_Polling_Game+0x26>
		/* Touch valid */
		if(StaticTouchData.x < LCD_PIXEL_WIDTH/2){
 80006a0:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <LCD_Touch_Polling_Game+0x2c>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	2b77      	cmp	r3, #119	@ 0x77
 80006a6:	d803      	bhi.n	80006b0 <LCD_Touch_Polling_Game+0x20>
			//left side
			LCD_Update_Chip_To_Drop(LEFT);
 80006a8:	2001      	movs	r0, #1
 80006aa:	f000 faf1 	bl	8000c90 <LCD_Update_Chip_To_Drop>
			LCD_Update_Chip_To_Drop(RIGHT);
		}
	}
	/* Touch not pressed */
	//do nothing
}
 80006ae:	e002      	b.n	80006b6 <LCD_Touch_Polling_Game+0x26>
			LCD_Update_Chip_To_Drop(RIGHT);
 80006b0:	2000      	movs	r0, #0
 80006b2:	f000 faed 	bl	8000c90 <LCD_Update_Chip_To_Drop>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000088 	.word	0x20000088

080006c0 <LCD_Polling_Restart>:

void LCD_Polling_Restart(){
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 80006c4:	4808      	ldr	r0, [pc, #32]	@ (80006e8 <LCD_Polling_Restart+0x28>)
 80006c6:	f001 f9ae 	bl	8001a26 <returnTouchStateAndLocation>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d109      	bne.n	80006e4 <LCD_Polling_Restart+0x24>
		/* Touch valid */
		if(StaticTouchData.y < LCD_PIXEL_HEIGHT/2){
 80006d0:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <LCD_Polling_Restart+0x28>)
 80006d2:	885b      	ldrh	r3, [r3, #2]
 80006d4:	2b9f      	cmp	r3, #159	@ 0x9f
 80006d6:	d805      	bhi.n	80006e4 <LCD_Polling_Restart+0x24>
			//Bottom half
			removeSchedulerEvent(POLLING_RESTART_EVENT);
 80006d8:	2080      	movs	r0, #128	@ 0x80
 80006da:	f001 f9cf 	bl	8001a7c <removeSchedulerEvent>
			addSchedulerEvent(START_MENU_EVENT);
 80006de:	2001      	movs	r0, #1
 80006e0:	f001 f9ba 	bl	8001a58 <addSchedulerEvent>
		}
	}
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000088 	.word	0x20000088

080006ec <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80006f2:	2006      	movs	r0, #6
 80006f4:	f003 f8b7 	bl	8003866 <HAL_NVIC_DisableIRQ>

	uint32_t eventsToRun = getScheduledEvents();
 80006f8:	f001 f9a2 	bl	8001a40 <getScheduledEvents>
 80006fc:	6078      	str	r0, [r7, #4]
	//only want to do stuff if the game screen is active
	if(eventsToRun & POLLING_GAME_EVENT){
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	f003 0320 	and.w	r3, r3, #32
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <EXTI0_IRQHandler+0x20>
		LCD_Insert_Chip_Game_Grid();
 8000708:	f000 fe4e 	bl	80013a8 <LCD_Insert_Chip_Game_Grid>
		//allows for you to insert a chip if the game is active
    }
	__HAL_GPIO_EXTI_CLEAR_FLAG(GPIO_PIN_0);
 800070c:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <EXTI0_IRQHandler+0x34>)
 800070e:	2201      	movs	r2, #1
 8000710:	615a      	str	r2, [r3, #20]
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000712:	2006      	movs	r0, #6
 8000714:	f003 f899 	bl	800384a <HAL_NVIC_EnableIRQ>
}
 8000718:	bf00      	nop
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40013c00 	.word	0x40013c00

08000724 <Button_Init>:
#include "Button_Driver.h"

void Button_Init(){
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	603b      	str	r3, [r7, #0]
 800072e:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <Button_Init+0x54>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a11      	ldr	r2, [pc, #68]	@ (8000778 <Button_Init+0x54>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <Button_Init+0x54>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	603b      	str	r3, [r7, #0]
 8000744:	683b      	ldr	r3, [r7, #0]
		GPIO_InitTypeDef buttonPin;
		buttonPin.Pin         = BUTTON_PIN;
 8000746:	2301      	movs	r3, #1
 8000748:	607b      	str	r3, [r7, #4]
		buttonPin.Mode        = GPIO_MODE_IT_RISING;
 800074a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800074e:	60bb      	str	r3, [r7, #8]
		buttonPin.Pull        = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
		buttonPin.Speed       = GPIO_SPEED_FREQ_HIGH;
 8000754:	2302      	movs	r3, #2
 8000756:	613b      	str	r3, [r7, #16]
		//buttonPin.Alternate   = GPIO_AF1_TIM2;
		HAL_GPIO_Init(BUTTON_PORT, &buttonPin);
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	4619      	mov	r1, r3
 800075c:	4807      	ldr	r0, [pc, #28]	@ (800077c <Button_Init+0x58>)
 800075e:	f003 f89d 	bl	800389c <HAL_GPIO_Init>
		__HAL_GPIO_EXTI_CLEAR_FLAG(GPIO_PIN_0);
 8000762:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <Button_Init+0x5c>)
 8000764:	2201      	movs	r2, #1
 8000766:	615a      	str	r2, [r3, #20]

		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000768:	2006      	movs	r0, #6
 800076a:	f003 f86e 	bl	800384a <HAL_NVIC_EnableIRQ>
}
 800076e:	bf00      	nop
 8000770:	3718      	adds	r7, #24
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40023800 	.word	0x40023800
 800077c:	40020000 	.word	0x40020000
 8000780:	40013c00 	.word	0x40013c00

08000784 <LCD_Update_Game_Start_Time>:

uint32_t gameStartTime    = 0;
uint32_t gameEndTime      = 0;
uint32_t gameLengthTime   = 0;

void LCD_Update_Game_Start_Time(){
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	gameStartTime = HAL_GetTick();
 8000788:	f002 ff14 	bl	80035b4 <HAL_GetTick>
 800078c:	4603      	mov	r3, r0
 800078e:	4a02      	ldr	r2, [pc, #8]	@ (8000798 <LCD_Update_Game_Start_Time+0x14>)
 8000790:	6013      	str	r3, [r2, #0]
}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200259f4 	.word	0x200259f4

0800079c <LCD_Update_Game_End_Time>:

void LCD_Update_Game_End_Time(){
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
	gameEndTime = HAL_GetTick();
 80007a0:	f002 ff08 	bl	80035b4 <HAL_GetTick>
 80007a4:	4603      	mov	r3, r0
 80007a6:	4a02      	ldr	r2, [pc, #8]	@ (80007b0 <LCD_Update_Game_End_Time+0x14>)
 80007a8:	6013      	str	r3, [r2, #0]
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200259f8 	.word	0x200259f8

080007b4 <LCD_Update_Game_Length_Time>:

void LCD_Update_Game_Length_Time(){
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
	gameLengthTime = gameEndTime - gameStartTime;
 80007b8:	4b05      	ldr	r3, [pc, #20]	@ (80007d0 <LCD_Update_Game_Length_Time+0x1c>)
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <LCD_Update_Game_Length_Time+0x20>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	1ad3      	subs	r3, r2, r3
 80007c2:	4a05      	ldr	r2, [pc, #20]	@ (80007d8 <LCD_Update_Game_Length_Time+0x24>)
 80007c4:	6013      	str	r3, [r2, #0]
}
 80007c6:	bf00      	nop
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	200259f8 	.word	0x200259f8
 80007d4:	200259f4 	.word	0x200259f4
 80007d8:	200259fc 	.word	0x200259fc

080007dc <LCD_Set_Player>:

void LCD_Set_Player(uint8_t color){
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
	playerTurn = color;
 80007e6:	4a04      	ldr	r2, [pc, #16]	@ (80007f8 <LCD_Set_Player+0x1c>)
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	7013      	strb	r3, [r2, #0]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	20000002 	.word	0x20000002

080007fc <Init_Chip_To_Drop>:

void Init_Chip_To_Drop(){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	chip.yPos        = CHIP_Y_POS;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <Init_Chip_To_Drop+0x20>)
 8000802:	223a      	movs	r2, #58	@ 0x3a
 8000804:	709a      	strb	r2, [r3, #2]
	chip.xPos        = CHIP_X_POS(CHIP_X_START_COLUMN);
 8000806:	4b05      	ldr	r3, [pc, #20]	@ (800081c <Init_Chip_To_Drop+0x20>)
 8000808:	2277      	movs	r2, #119	@ 0x77
 800080a:	705a      	strb	r2, [r3, #1]
	chip.column      = CHIP_X_START_COLUMN;
 800080c:	4b03      	ldr	r3, [pc, #12]	@ (800081c <Init_Chip_To_Drop+0x20>)
 800080e:	2203      	movs	r2, #3
 8000810:	701a      	strb	r2, [r3, #0]
	LCD_Draw_Chip_To_Drop();
 8000812:	f000 f9c5 	bl	8000ba0 <LCD_Draw_Chip_To_Drop>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	200259ec 	.word	0x200259ec

08000820 <Init_Grid>:

void Init_Grid(){
 8000820:	b490      	push	{r4, r7}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i<COLUMNS; i++){
 8000826:	2300      	movs	r3, #0
 8000828:	71fb      	strb	r3, [r7, #7]
 800082a:	e047      	b.n	80008bc <Init_Grid+0x9c>
		for(uint8_t j =0; j<ROWS; j++){
 800082c:	2300      	movs	r3, #0
 800082e:	71bb      	strb	r3, [r7, #6]
 8000830:	e03e      	b.n	80008b0 <Init_Grid+0x90>
			grid[i][j].xPos = SQUARE_SIZE/2+SQUARE_SIZE*i;
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	461a      	mov	r2, r3
 8000836:	0112      	lsls	r2, r2, #4
 8000838:	4413      	add	r3, r2
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	b2da      	uxtb	r2, r3
 800083e:	79f9      	ldrb	r1, [r7, #7]
 8000840:	79bb      	ldrb	r3, [r7, #6]
 8000842:	3211      	adds	r2, #17
 8000844:	b2d4      	uxtb	r4, r2
 8000846:	4822      	ldr	r0, [pc, #136]	@ (80008d0 <Init_Grid+0xb0>)
 8000848:	461a      	mov	r2, r3
 800084a:	0052      	lsls	r2, r2, #1
 800084c:	441a      	add	r2, r3
 800084e:	460b      	mov	r3, r1
 8000850:	00db      	lsls	r3, r3, #3
 8000852:	440b      	add	r3, r1
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	4413      	add	r3, r2
 8000858:	4403      	add	r3, r0
 800085a:	4622      	mov	r2, r4
 800085c:	701a      	strb	r2, [r3, #0]
			grid[i][j].yPos = SQUARE_SIZE/2 + SQUARE_SIZE*j;
 800085e:	79bb      	ldrb	r3, [r7, #6]
 8000860:	461a      	mov	r2, r3
 8000862:	0112      	lsls	r2, r2, #4
 8000864:	4413      	add	r3, r2
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	b2da      	uxtb	r2, r3
 800086a:	79f9      	ldrb	r1, [r7, #7]
 800086c:	79bb      	ldrb	r3, [r7, #6]
 800086e:	3211      	adds	r2, #17
 8000870:	b2d4      	uxtb	r4, r2
 8000872:	4817      	ldr	r0, [pc, #92]	@ (80008d0 <Init_Grid+0xb0>)
 8000874:	461a      	mov	r2, r3
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	441a      	add	r2, r3
 800087a:	460b      	mov	r3, r1
 800087c:	00db      	lsls	r3, r3, #3
 800087e:	440b      	add	r3, r1
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	4413      	add	r3, r2
 8000884:	4403      	add	r3, r0
 8000886:	3301      	adds	r3, #1
 8000888:	4622      	mov	r2, r4
 800088a:	701a      	strb	r2, [r3, #0]
			grid[i][j].playerColor = PLAYER_EMPTY;
 800088c:	79f9      	ldrb	r1, [r7, #7]
 800088e:	79bb      	ldrb	r3, [r7, #6]
 8000890:	480f      	ldr	r0, [pc, #60]	@ (80008d0 <Init_Grid+0xb0>)
 8000892:	461a      	mov	r2, r3
 8000894:	0052      	lsls	r2, r2, #1
 8000896:	441a      	add	r2, r3
 8000898:	460b      	mov	r3, r1
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	440b      	add	r3, r1
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	4413      	add	r3, r2
 80008a2:	4403      	add	r3, r0
 80008a4:	3302      	adds	r3, #2
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]
		for(uint8_t j =0; j<ROWS; j++){
 80008aa:	79bb      	ldrb	r3, [r7, #6]
 80008ac:	3301      	adds	r3, #1
 80008ae:	71bb      	strb	r3, [r7, #6]
 80008b0:	79bb      	ldrb	r3, [r7, #6]
 80008b2:	2b05      	cmp	r3, #5
 80008b4:	d9bd      	bls.n	8000832 <Init_Grid+0x12>
	for(uint8_t i = 0; i<COLUMNS; i++){
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	3301      	adds	r3, #1
 80008ba:	71fb      	strb	r3, [r7, #7]
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d9b4      	bls.n	800082c <Init_Grid+0xc>
			//this clears any old information about the colors from the previous game
		}
	}
}
 80008c2:	bf00      	nop
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bc90      	pop	{r4, r7}
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	2002596c 	.word	0x2002596c

080008d4 <LCD_GPIO_Init>:

void LCD_GPIO_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08c      	sub	sp, #48	@ 0x30
 80008d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	61bb      	str	r3, [r7, #24]
 80008de:	4b5a      	ldr	r3, [pc, #360]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 80008e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008e2:	4a59      	ldr	r2, [pc, #356]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 80008e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008ea:	4b57      	ldr	r3, [pc, #348]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 80008ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80008f2:	61bb      	str	r3, [r7, #24]
 80008f4:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
 80008fa:	4b53      	ldr	r3, [pc, #332]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	4a52      	ldr	r2, [pc, #328]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	6313      	str	r3, [r2, #48]	@ 0x30
 8000906:	4b50      	ldr	r3, [pc, #320]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	4b4c      	ldr	r3, [pc, #304]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a4b      	ldr	r2, [pc, #300]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b49      	ldr	r3, [pc, #292]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	4b45      	ldr	r3, [pc, #276]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a44      	ldr	r2, [pc, #272]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b42      	ldr	r3, [pc, #264]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	4b3e      	ldr	r3, [pc, #248]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a3d      	ldr	r2, [pc, #244]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000954:	f043 0308 	orr.w	r3, r3, #8
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b3b      	ldr	r3, [pc, #236]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0308 	and.w	r3, r3, #8
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	4b37      	ldr	r3, [pc, #220]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a36      	ldr	r2, [pc, #216]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000970:	f043 0320 	orr.w	r3, r3, #32
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b34      	ldr	r3, [pc, #208]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0320 	and.w	r3, r3, #32
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	603b      	str	r3, [r7, #0]
 8000986:	4b30      	ldr	r3, [pc, #192]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a2f      	ldr	r2, [pc, #188]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 800098c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b2d      	ldr	r3, [pc, #180]	@ (8000a48 <LCD_GPIO_Init+0x174>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800099e:	f641 0358 	movw	r3, #6232	@ 0x1858
 80009a2:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80009a4:	2302      	movs	r3, #2
 80009a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80009ac:	2302      	movs	r3, #2
 80009ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80009b0:	230e      	movs	r3, #14
 80009b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009b4:	f107 031c 	add.w	r3, r7, #28
 80009b8:	4619      	mov	r1, r3
 80009ba:	4824      	ldr	r0, [pc, #144]	@ (8000a4c <LCD_GPIO_Init+0x178>)
 80009bc:	f002 ff6e 	bl	800389c <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80009c0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80009c4:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80009c6:	f107 031c 	add.w	r3, r7, #28
 80009ca:	4619      	mov	r1, r3
 80009cc:	4820      	ldr	r0, [pc, #128]	@ (8000a50 <LCD_GPIO_Init+0x17c>)
 80009ce:	f002 ff65 	bl	800389c <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80009d2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80009d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80009d8:	f107 031c 	add.w	r3, r7, #28
 80009dc:	4619      	mov	r1, r3
 80009de:	481d      	ldr	r0, [pc, #116]	@ (8000a54 <LCD_GPIO_Init+0x180>)
 80009e0:	f002 ff5c 	bl	800389c <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80009e4:	2348      	movs	r3, #72	@ 0x48
 80009e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	4619      	mov	r1, r3
 80009ee:	481a      	ldr	r0, [pc, #104]	@ (8000a58 <LCD_GPIO_Init+0x184>)
 80009f0:	f002 ff54 	bl	800389c <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80009f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	4816      	ldr	r0, [pc, #88]	@ (8000a5c <LCD_GPIO_Init+0x188>)
 8000a02:	f002 ff4b 	bl	800389c <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000a06:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000a0a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a0c:	f107 031c 	add.w	r3, r7, #28
 8000a10:	4619      	mov	r1, r3
 8000a12:	4813      	ldr	r0, [pc, #76]	@ (8000a60 <LCD_GPIO_Init+0x18c>)
 8000a14:	f002 ff42 	bl	800389c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000a1c:	2309      	movs	r3, #9
 8000a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a20:	f107 031c 	add.w	r3, r7, #28
 8000a24:	4619      	mov	r1, r3
 8000a26:	480a      	ldr	r0, [pc, #40]	@ (8000a50 <LCD_GPIO_Init+0x17c>)
 8000a28:	f002 ff38 	bl	800389c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000a2c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	4809      	ldr	r0, [pc, #36]	@ (8000a60 <LCD_GPIO_Init+0x18c>)
 8000a3a:	f002 ff2f 	bl	800389c <HAL_GPIO_Init>
}
 8000a3e:	bf00      	nop
 8000a40:	3730      	adds	r7, #48	@ 0x30
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020000 	.word	0x40020000
 8000a50:	40020400 	.word	0x40020400
 8000a54:	40020800 	.word	0x40020800
 8000a58:	40020c00 	.word	0x40020c00
 8000a5c:	40021400 	.word	0x40021400
 8000a60:	40021800 	.word	0x40021800

08000a64 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b090      	sub	sp, #64	@ 0x40
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000a72:	23f0      	movs	r3, #240	@ 0xf0
 8000a74:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000a7a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000a7e:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000a80:	2302      	movs	r3, #2
 8000a82:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000a84:	23ff      	movs	r3, #255	@ 0xff
 8000a86:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000a8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a90:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000a92:	2305      	movs	r3, #5
 8000a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d101      	bne.n	8000aa0 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <LTCD_Layer_Init+0x78>)
 8000a9e:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000aa0:	23f0      	movs	r3, #240	@ 0xf0
 8000aa2:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000aa4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000abc:	79fa      	ldrb	r2, [r7, #7]
 8000abe:	f107 030c 	add.w	r3, r7, #12
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4806      	ldr	r0, [pc, #24]	@ (8000ae0 <LTCD_Layer_Init+0x7c>)
 8000ac6:	f004 fb2b 	bl	8005120 <HAL_LTDC_ConfigLayer>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000ad0:	f000 ff98 	bl	8001a04 <LCD_Error_Handler>
	}
}
 8000ad4:	bf00      	nop
 8000ad6:	3740      	adds	r7, #64	@ 0x40
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	2000016c 	.word	0x2000016c
 8000ae0:	20000090 	.word	0x20000090

08000ae4 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b94 <LTCD__Init+0xb0>)
 8000aea:	4a2b      	ldr	r2, [pc, #172]	@ (8000b98 <LTCD__Init+0xb4>)
 8000aec:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000aee:	4b29      	ldr	r3, [pc, #164]	@ (8000b94 <LTCD__Init+0xb0>)
 8000af0:	2209      	movs	r2, #9
 8000af2:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000af4:	4b27      	ldr	r3, [pc, #156]	@ (8000b94 <LTCD__Init+0xb0>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000afa:	4b26      	ldr	r3, [pc, #152]	@ (8000b94 <LTCD__Init+0xb0>)
 8000afc:	221d      	movs	r2, #29
 8000afe:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000b00:	4b24      	ldr	r3, [pc, #144]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b02:	2203      	movs	r2, #3
 8000b04:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000b06:	4b23      	ldr	r3, [pc, #140]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b08:	f240 120d 	movw	r2, #269	@ 0x10d
 8000b0c:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000b0e:	4b21      	ldr	r3, [pc, #132]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b10:	f240 1243 	movw	r2, #323	@ 0x143
 8000b14:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000b16:	4b1f      	ldr	r3, [pc, #124]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b18:	f240 1217 	movw	r2, #279	@ 0x117
 8000b1c:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b20:	f240 1247 	movw	r2, #327	@ 0x147
 8000b24:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000b26:	4b1b      	ldr	r3, [pc, #108]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000b2e:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000b36:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000b3e:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <LTCD__Init+0xb8>)
 8000b40:	2208      	movs	r2, #8
 8000b42:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000b44:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <LTCD__Init+0xb8>)
 8000b46:	22c0      	movs	r2, #192	@ 0xc0
 8000b48:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <LTCD__Init+0xb8>)
 8000b4c:	2204      	movs	r2, #4
 8000b4e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000b50:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <LTCD__Init+0xb8>)
 8000b52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b56:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000b58:	4810      	ldr	r0, [pc, #64]	@ (8000b9c <LTCD__Init+0xb8>)
 8000b5a:	f005 f93b 	bl	8005dd4 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b64:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b70:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000b76:	f7ff fead 	bl	80008d4 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b7a:	4806      	ldr	r0, [pc, #24]	@ (8000b94 <LTCD__Init+0xb0>)
 8000b7c:	f004 fa00 	bl	8004f80 <HAL_LTDC_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000b86:	f000 ff3d 	bl	8001a04 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000b8a:	f000 ff8b 	bl	8001aa4 <ili9341_Init>
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000090 	.word	0x20000090
 8000b98:	40016800 	.word	0x40016800
 8000b9c:	20000138 	.word	0x20000138

08000ba0 <LCD_Draw_Chip_To_Drop>:
/*
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Chip_To_Drop(){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
	if(playerTurn == PLAYER_RED){
 8000ba4:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <LCD_Draw_Chip_To_Drop+0x48>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d10b      	bne.n	8000bc4 <LCD_Draw_Chip_To_Drop+0x24>
		LCD_Draw_Circle_Fill(chip.xPos, chip.yPos, CIRCLE_RADIUS, LCD_COLOR_RED);
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <LCD_Draw_Chip_To_Drop+0x4c>)
 8000bae:	785b      	ldrb	r3, [r3, #1]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <LCD_Draw_Chip_To_Drop+0x4c>)
 8000bb4:	789b      	ldrb	r3, [r3, #2]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000bbc:	220c      	movs	r2, #12
 8000bbe:	f000 f895 	bl	8000cec <LCD_Draw_Circle_Fill>
	}
	else if(playerTurn == PLAYER_YELLOW){
		LCD_Draw_Circle_Fill(chip.xPos, chip.yPos, CIRCLE_RADIUS, LCD_COLOR_YELLOW);
	}
	//if nothing is updating then there is an error with playerTurn
}
 8000bc2:	e00e      	b.n	8000be2 <LCD_Draw_Chip_To_Drop+0x42>
	else if(playerTurn == PLAYER_YELLOW){
 8000bc4:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <LCD_Draw_Chip_To_Drop+0x48>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d10a      	bne.n	8000be2 <LCD_Draw_Chip_To_Drop+0x42>
		LCD_Draw_Circle_Fill(chip.xPos, chip.yPos, CIRCLE_RADIUS, LCD_COLOR_YELLOW);
 8000bcc:	4b07      	ldr	r3, [pc, #28]	@ (8000bec <LCD_Draw_Chip_To_Drop+0x4c>)
 8000bce:	785b      	ldrb	r3, [r3, #1]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <LCD_Draw_Chip_To_Drop+0x4c>)
 8000bd4:	789b      	ldrb	r3, [r3, #2]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000bdc:	220c      	movs	r2, #12
 8000bde:	f000 f885 	bl	8000cec <LCD_Draw_Circle_Fill>
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000002 	.word	0x20000002
 8000bec:	200259ec 	.word	0x200259ec

08000bf0 <LCD_Clear_Chip_To_Drop>:

void LCD_Clear_Chip_To_Drop(){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	LCD_Draw_Circle_Fill(chip.xPos, chip.yPos, CIRCLE_RADIUS, LCD_COLOR_WHITE);
 8000bf4:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <LCD_Clear_Chip_To_Drop+0x20>)
 8000bf6:	785b      	ldrb	r3, [r3, #1]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <LCD_Clear_Chip_To_Drop+0x20>)
 8000bfc:	789b      	ldrb	r3, [r3, #2]
 8000bfe:	4619      	mov	r1, r3
 8000c00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c04:	220c      	movs	r2, #12
 8000c06:	f000 f871 	bl	8000cec <LCD_Draw_Circle_Fill>
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200259ec 	.word	0x200259ec

08000c14 <LCD_Update_Chip_To_Drop_Column>:

void LCD_Update_Chip_To_Drop_Column(int direction){
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	if(direction == RIGHT && chip.column != RIGHT_MOST_COLUMN){
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d115      	bne.n	8000c4e <LCD_Update_Chip_To_Drop_Column+0x3a>
 8000c22:	4b1a      	ldr	r3, [pc, #104]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b06      	cmp	r3, #6
 8000c28:	d011      	beq.n	8000c4e <LCD_Update_Chip_To_Drop_Column+0x3a>
		//if its the 7th most do nothing
		chip.column = chip.column + 1;
 8000c2a:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4b16      	ldr	r3, [pc, #88]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c34:	701a      	strb	r2, [r3, #0]
		chip.xPos   = CHIP_X_POS(chip.column);
 8000c36:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	0112      	lsls	r2, r2, #4
 8000c3e:	4413      	add	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	3311      	adds	r3, #17
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	4b10      	ldr	r3, [pc, #64]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c4a:	705a      	strb	r2, [r3, #1]
	else if(direction == LEFT && chip.column != LEFT_MOST_COLUMN){
		//if its the 1st column do nothing
		chip.column = chip.column - 1;
		chip.xPos   = CHIP_X_POS(chip.column);
	}
}
 8000c4c:	e017      	b.n	8000c7e <LCD_Update_Chip_To_Drop_Column+0x6a>
	else if(direction == LEFT && chip.column != LEFT_MOST_COLUMN){
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d114      	bne.n	8000c7e <LCD_Update_Chip_To_Drop_Column+0x6a>
 8000c54:	4b0d      	ldr	r3, [pc, #52]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d010      	beq.n	8000c7e <LCD_Update_Chip_To_Drop_Column+0x6a>
		chip.column = chip.column - 1;
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c66:	701a      	strb	r2, [r3, #0]
		chip.xPos   = CHIP_X_POS(chip.column);
 8000c68:	4b08      	ldr	r3, [pc, #32]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	4413      	add	r3, r2
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	3311      	adds	r3, #17
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4b04      	ldr	r3, [pc, #16]	@ (8000c8c <LCD_Update_Chip_To_Drop_Column+0x78>)
 8000c7c:	705a      	strb	r2, [r3, #1]
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	200259ec 	.word	0x200259ec

08000c90 <LCD_Update_Chip_To_Drop>:

void LCD_Update_Chip_To_Drop(int dir){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	LCD_Clear_Chip_To_Drop();
 8000c98:	f7ff ffaa 	bl	8000bf0 <LCD_Clear_Chip_To_Drop>
	LCD_Update_Chip_To_Drop_Column(dir);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ffb9 	bl	8000c14 <LCD_Update_Chip_To_Drop_Column>
	LCD_Draw_Chip_To_Drop();
 8000ca2:	f7ff ff7d 	bl	8000ba0 <LCD_Draw_Chip_To_Drop>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <LCD_Draw_Pixel>:

void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	80fb      	strh	r3, [r7, #6]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	80bb      	strh	r3, [r7, #4]
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000cc2:	88ba      	ldrh	r2, [r7, #4]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	011b      	lsls	r3, r3, #4
 8000cc8:	1a9b      	subs	r3, r3, r2
 8000cca:	011b      	lsls	r3, r3, #4
 8000ccc:	461a      	mov	r2, r3
 8000cce:	88fb      	ldrh	r3, [r7, #6]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4905      	ldr	r1, [pc, #20]	@ (8000ce8 <LCD_Draw_Pixel+0x38>)
 8000cd4:	887a      	ldrh	r2, [r7, #2]
 8000cd6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	2000016c 	.word	0x2000016c

08000cec <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	4608      	mov	r0, r1
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4623      	mov	r3, r4
 8000cfc:	80fb      	strh	r3, [r7, #6]
 8000cfe:	4603      	mov	r3, r0
 8000d00:	80bb      	strh	r3, [r7, #4]
 8000d02:	460b      	mov	r3, r1
 8000d04:	807b      	strh	r3, [r7, #2]
 8000d06:	4613      	mov	r3, r2
 8000d08:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8000d0a:	887b      	ldrh	r3, [r7, #2]
 8000d0c:	425b      	negs	r3, r3
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	81fb      	strh	r3, [r7, #14]
 8000d12:	e034      	b.n	8000d7e <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8000d14:	887b      	ldrh	r3, [r7, #2]
 8000d16:	425b      	negs	r3, r3
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	81bb      	strh	r3, [r7, #12]
 8000d1c:	e024      	b.n	8000d68 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8000d1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d22:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000d26:	fb03 f202 	mul.w	r2, r3, r2
 8000d2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d2e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000d32:	fb01 f303 	mul.w	r3, r1, r3
 8000d36:	441a      	add	r2, r3
 8000d38:	887b      	ldrh	r3, [r7, #2]
 8000d3a:	8879      	ldrh	r1, [r7, #2]
 8000d3c:	fb01 f303 	mul.w	r3, r1, r3
 8000d40:	429a      	cmp	r2, r3
 8000d42:	dc0b      	bgt.n	8000d5c <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000d44:	89ba      	ldrh	r2, [r7, #12]
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	4413      	add	r3, r2
 8000d4a:	b298      	uxth	r0, r3
 8000d4c:	89fa      	ldrh	r2, [r7, #14]
 8000d4e:	88bb      	ldrh	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	883a      	ldrh	r2, [r7, #0]
 8000d56:	4619      	mov	r1, r3
 8000d58:	f7ff ffaa 	bl	8000cb0 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000d5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	3301      	adds	r3, #1
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	81bb      	strh	r3, [r7, #12]
 8000d68:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000d6c:	887b      	ldrh	r3, [r7, #2]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	ddd5      	ble.n	8000d1e <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8000d72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	3301      	adds	r3, #1
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	81fb      	strh	r3, [r7, #14]
 8000d7e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000d82:	887b      	ldrh	r3, [r7, #2]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	ddc5      	ble.n	8000d14 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000d88:	bf00      	nop
 8000d8a:	bf00      	nop
 8000d8c:	3714      	adds	r7, #20
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd90      	pop	{r4, r7, pc}

08000d92 <LCD_Draw_Rectangle_Fill>:

void LCD_Draw_Rectangle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t Length, uint16_t Height, uint16_t color){
 8000d92:	b590      	push	{r4, r7, lr}
 8000d94:	b085      	sub	sp, #20
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	4604      	mov	r4, r0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4623      	mov	r3, r4
 8000da2:	80fb      	strh	r3, [r7, #6]
 8000da4:	4603      	mov	r3, r0
 8000da6:	80bb      	strh	r3, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
 8000dac:	4613      	mov	r3, r2
 8000dae:	803b      	strh	r3, [r7, #0]
	for(int16_t y=0; y<Height; y++){
 8000db0:	2300      	movs	r3, #0
 8000db2:	81fb      	strh	r3, [r7, #14]
 8000db4:	e01f      	b.n	8000df6 <LCD_Draw_Rectangle_Fill+0x64>
		for(int16_t x=0; x<Length; x++){
 8000db6:	2300      	movs	r3, #0
 8000db8:	81bb      	strh	r3, [r7, #12]
 8000dba:	e011      	b.n	8000de0 <LCD_Draw_Rectangle_Fill+0x4e>
			LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000dbc:	89ba      	ldrh	r2, [r7, #12]
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	b298      	uxth	r0, r3
 8000dc4:	89fa      	ldrh	r2, [r7, #14]
 8000dc6:	88bb      	ldrh	r3, [r7, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	8c3a      	ldrh	r2, [r7, #32]
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f7ff ff6e 	bl	8000cb0 <LCD_Draw_Pixel>
		for(int16_t x=0; x<Length; x++){
 8000dd4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	3301      	adds	r3, #1
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	81bb      	strh	r3, [r7, #12]
 8000de0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000de4:	887b      	ldrh	r3, [r7, #2]
 8000de6:	429a      	cmp	r2, r3
 8000de8:	dbe8      	blt.n	8000dbc <LCD_Draw_Rectangle_Fill+0x2a>
	for(int16_t y=0; y<Height; y++){
 8000dea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	3301      	adds	r3, #1
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	81fb      	strh	r3, [r7, #14]
 8000df6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000dfa:	883b      	ldrh	r3, [r7, #0]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	dbda      	blt.n	8000db6 <LCD_Draw_Rectangle_Fill+0x24>
		}
	}
}
 8000e00:	bf00      	nop
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd90      	pop	{r4, r7, pc}

08000e0a <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000e0a:	b590      	push	{r4, r7, lr}
 8000e0c:	b085      	sub	sp, #20
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	4604      	mov	r4, r0
 8000e12:	4608      	mov	r0, r1
 8000e14:	4611      	mov	r1, r2
 8000e16:	461a      	mov	r2, r3
 8000e18:	4623      	mov	r3, r4
 8000e1a:	80fb      	strh	r3, [r7, #6]
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	80bb      	strh	r3, [r7, #4]
 8000e20:	460b      	mov	r3, r1
 8000e22:	807b      	strh	r3, [r7, #2]
 8000e24:	4613      	mov	r3, r2
 8000e26:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	81fb      	strh	r3, [r7, #14]
 8000e2c:	e00b      	b.n	8000e46 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000e2e:	89fa      	ldrh	r2, [r7, #14]
 8000e30:	88bb      	ldrh	r3, [r7, #4]
 8000e32:	4413      	add	r3, r2
 8000e34:	b299      	uxth	r1, r3
 8000e36:	883a      	ldrh	r2, [r7, #0]
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff ff38 	bl	8000cb0 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000e40:	89fb      	ldrh	r3, [r7, #14]
 8000e42:	3301      	adds	r3, #1
 8000e44:	81fb      	strh	r3, [r7, #14]
 8000e46:	89fa      	ldrh	r2, [r7, #14]
 8000e48:	887b      	ldrh	r3, [r7, #2]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d3ef      	bcc.n	8000e2e <LCD_Draw_Vertical_Line+0x24>
  }
}
 8000e4e:	bf00      	nop
 8000e50:	bf00      	nop
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd90      	pop	{r4, r7, pc}

08000e58 <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4604      	mov	r4, r0
 8000e60:	4608      	mov	r0, r1
 8000e62:	4611      	mov	r1, r2
 8000e64:	461a      	mov	r2, r3
 8000e66:	4623      	mov	r3, r4
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80bb      	strh	r3, [r7, #4]
 8000e6e:	460b      	mov	r3, r1
 8000e70:	807b      	strh	r3, [r7, #2]
 8000e72:	4613      	mov	r3, r2
 8000e74:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000e76:	2300      	movs	r3, #0
 8000e78:	81fb      	strh	r3, [r7, #14]
 8000e7a:	e00b      	b.n	8000e94 <LCD_Draw_Horizontal_Line+0x3c>
  {
	  LCD_Draw_Pixel(i+x, y, color);
 8000e7c:	89fa      	ldrh	r2, [r7, #14]
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	4413      	add	r3, r2
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	883a      	ldrh	r2, [r7, #0]
 8000e86:	88b9      	ldrh	r1, [r7, #4]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff11 	bl	8000cb0 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000e8e:	89fb      	ldrh	r3, [r7, #14]
 8000e90:	3301      	adds	r3, #1
 8000e92:	81fb      	strh	r3, [r7, #14]
 8000e94:	89fa      	ldrh	r2, [r7, #14]
 8000e96:	887b      	ldrh	r3, [r7, #2]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d3ef      	bcc.n	8000e7c <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8000e9c:	bf00      	nop
 8000e9e:	bf00      	nop
 8000ea0:	3714      	adds	r7, #20
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd90      	pop	{r4, r7, pc}
	...

08000ea8 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	460a      	mov	r2, r1
 8000eb2:	71fb      	strb	r3, [r7, #7]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d10e      	bne.n	8000edc <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	e007      	b.n	8000ed4 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000ec4:	4908      	ldr	r1, [pc, #32]	@ (8000ee8 <LCD_Clear+0x40>)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	88ba      	ldrh	r2, [r7, #4]
 8000eca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000eda:	d3f3      	bcc.n	8000ec4 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000edc:	bf00      	nop
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	2000016c 	.word	0x2000016c

08000eec <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000ef6:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <LCD_SetTextColor+0x1c>)
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	8013      	strh	r3, [r2, #0]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	20000000 	.word	0x20000000

08000f0c <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000f14:	4a04      	ldr	r2, [pc, #16]	@ (8000f28 <LCD_SetFont+0x1c>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6013      	str	r3, [r2, #0]
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000168 	.word	0x20000168

08000f2c <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	603a      	str	r2, [r7, #0]
 8000f36:	80fb      	strh	r3, [r7, #6]
 8000f38:	460b      	mov	r3, r1
 8000f3a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	e04c      	b.n	8000fe4 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	e03f      	b.n	8000fd0 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	881b      	ldrh	r3, [r3, #0]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4b27      	ldr	r3, [pc, #156]	@ (8000ffc <LCD_Draw_Char+0xd0>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	889b      	ldrh	r3, [r3, #4]
 8000f62:	4a27      	ldr	r2, [pc, #156]	@ (8001000 <LCD_Draw_Char+0xd4>)
 8000f64:	fba2 2303 	umull	r2, r3, r2, r3
 8000f68:	08db      	lsrs	r3, r3, #3
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	2280      	movs	r2, #128	@ 0x80
 8000f70:	409a      	lsls	r2, r3
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	fa42 f303 	asr.w	r3, r2, r3
 8000f78:	400b      	ands	r3, r1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d104      	bne.n	8000f88 <LCD_Draw_Char+0x5c>
 8000f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ffc <LCD_Draw_Char+0xd0>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	889b      	ldrh	r3, [r3, #4]
 8000f84:	2b0c      	cmp	r3, #12
 8000f86:	d920      	bls.n	8000fca <LCD_Draw_Char+0x9e>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	683a      	ldr	r2, [r7, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	fa42 f303 	asr.w	r3, r2, r3
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d104      	bne.n	8000fac <LCD_Draw_Char+0x80>
 8000fa2:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <LCD_Draw_Char+0xd0>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	889b      	ldrh	r3, [r3, #4]
 8000fa8:	2b0c      	cmp	r3, #12
 8000faa:	d80e      	bhi.n	8000fca <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	88fb      	ldrh	r3, [r7, #6]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	b298      	uxth	r0, r3
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	88bb      	ldrh	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	4a10      	ldr	r2, [pc, #64]	@ (8001004 <LCD_Draw_Char+0xd8>)
 8000fc2:	8812      	ldrh	r2, [r2, #0]
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f7ff fe73 	bl	8000cb0 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <LCD_Draw_Char+0xd0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	889b      	ldrh	r3, [r3, #4]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d3b8      	bcc.n	8000f50 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <LCD_Draw_Char+0xd0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	88db      	ldrh	r3, [r3, #6]
 8000fea:	461a      	mov	r2, r3
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d3ab      	bcc.n	8000f4a <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	bf00      	nop
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000168 	.word	0x20000168
 8001000:	aaaaaaab 	.word	0xaaaaaaab
 8001004:	20000000 	.word	0x20000000

08001008 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	80fb      	strh	r3, [r7, #6]
 8001012:	460b      	mov	r3, r1
 8001014:	80bb      	strh	r3, [r7, #4]
 8001016:	4613      	mov	r3, r2
 8001018:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 800101a:	78fb      	ldrb	r3, [r7, #3]
 800101c:	3b20      	subs	r3, #32
 800101e:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001020:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <LCD_DisplayChar+0x40>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	78fb      	ldrb	r3, [r7, #3]
 8001028:	4907      	ldr	r1, [pc, #28]	@ (8001048 <LCD_DisplayChar+0x40>)
 800102a:	6809      	ldr	r1, [r1, #0]
 800102c:	88c9      	ldrh	r1, [r1, #6]
 800102e:	fb01 f303 	mul.w	r3, r1, r3
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	441a      	add	r2, r3
 8001036:	88b9      	ldrh	r1, [r7, #4]
 8001038:	88fb      	ldrh	r3, [r7, #6]
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff ff76 	bl	8000f2c <LCD_Draw_Char>
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000168 	.word	0x20000168

0800104c <LCD_Game_Tie>:

bool LCD_Game_Tie(){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
	for(int i = 0; i<7; i++){
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	e00f      	b.n	8001078 <LCD_Game_Tie+0x2c>
		//go through each of the the top most slots and see if its filled, if its not filled return false
		if(grid[i][5].playerColor == PLAYER_EMPTY){
 8001058:	490c      	ldr	r1, [pc, #48]	@ (800108c <LCD_Game_Tie+0x40>)
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	4613      	mov	r3, r2
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4413      	add	r3, r2
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	440b      	add	r3, r1
 8001066:	3311      	adds	r3, #17
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <LCD_Game_Tie+0x26>
			//if a slot is empty then there is no way for a tie yet
			return false;
 800106e:	2300      	movs	r3, #0
 8001070:	e008      	b.n	8001084 <LCD_Game_Tie+0x38>
	for(int i = 0; i<7; i++){
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3301      	adds	r3, #1
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b06      	cmp	r3, #6
 800107c:	ddec      	ble.n	8001058 <LCD_Game_Tie+0xc>
		}
	}
	LCD_Update_Game_End_Time();
 800107e:	f7ff fb8d 	bl	800079c <LCD_Update_Game_End_Time>
	//stop the clock as a tie occured
	return true;
 8001082:	2301      	movs	r3, #1
	//if all are filled return true
}
 8001084:	4618      	mov	r0, r3
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	2002596c 	.word	0x2002596c

08001090 <LCD_Space_Available_Game_Grid>:

bool LCD_Space_Available_Game_Grid(){
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	if(grid[chip.column][5].playerColor != PLAYER_EMPTY){
 8001094:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <LCD_Space_Available_Game_Grid+0x30>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <LCD_Space_Available_Game_Grid+0x34>)
 800109c:	460b      	mov	r3, r1
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	440b      	add	r3, r1
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	4413      	add	r3, r2
 80010a6:	3311      	adds	r3, #17
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <LCD_Space_Available_Game_Grid+0x22>
	//5 is the highest row so we need to see if its occupied and if it is false
		return false;
 80010ae:	2300      	movs	r3, #0
 80010b0:	e000      	b.n	80010b4 <LCD_Space_Available_Game_Grid+0x24>
	}
	//if there is space return true
	return true;
 80010b2:	2301      	movs	r3, #1
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	200259ec 	.word	0x200259ec
 80010c4:	2002596c 	.word	0x2002596c

080010c8 <LCD_Get_Row_Game_Grid>:

uint8_t LCD_Get_Row_Game_Grid(){
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
	for(int j = 0; j<ROWS; j++){
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	e017      	b.n	8001104 <LCD_Get_Row_Game_Grid+0x3c>
		if(grid[chip.column][j].playerColor == PLAYER_EMPTY){
 80010d4:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <LCD_Get_Row_Game_Grid+0x50>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	4910      	ldr	r1, [pc, #64]	@ (800111c <LCD_Get_Row_Game_Grid+0x54>)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	461a      	mov	r2, r3
 80010e0:	0052      	lsls	r2, r2, #1
 80010e2:	441a      	add	r2, r3
 80010e4:	4603      	mov	r3, r0
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	4403      	add	r3, r0
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	440b      	add	r3, r1
 80010f0:	3302      	adds	r3, #2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d102      	bne.n	80010fe <LCD_Get_Row_Game_Grid+0x36>
			//returns the first empty square
			return j;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	e006      	b.n	800110c <LCD_Get_Row_Game_Grid+0x44>
	for(int j = 0; j<ROWS; j++){
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b05      	cmp	r3, #5
 8001108:	dde4      	ble.n	80010d4 <LCD_Get_Row_Game_Grid+0xc>
		}
	}
	return -1; //out of bounds but should not occur
 800110a:	23ff      	movs	r3, #255	@ 0xff
}
 800110c:	4618      	mov	r0, r3
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	200259ec 	.word	0x200259ec
 800111c:	2002596c 	.word	0x2002596c

08001120 <LCD_Game_Won_Check_Row>:


bool LCD_Game_Won_Check_Row(uint8_t row, uint8_t player){
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	460a      	mov	r2, r1
 800112a:	71fb      	strb	r3, [r7, #7]
 800112c:	4613      	mov	r3, r2
 800112e:	71bb      	strb	r3, [r7, #6]
	uint8_t Consecutive = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	73fb      	strb	r3, [r7, #15]
	//Resets consecutive
	for(int i=0; i<COLUMNS; i++){
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	e01e      	b.n	8001178 <LCD_Game_Won_Check_Row+0x58>
		if(grid[i][row].playerColor == player){
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	4813      	ldr	r0, [pc, #76]	@ (800118c <LCD_Game_Won_Check_Row+0x6c>)
 800113e:	68b9      	ldr	r1, [r7, #8]
 8001140:	461a      	mov	r2, r3
 8001142:	0052      	lsls	r2, r2, #1
 8001144:	441a      	add	r2, r3
 8001146:	460b      	mov	r3, r1
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	440b      	add	r3, r1
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4413      	add	r3, r2
 8001150:	4403      	add	r3, r0
 8001152:	3302      	adds	r3, #2
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	79ba      	ldrb	r2, [r7, #6]
 8001158:	429a      	cmp	r2, r3
 800115a:	d103      	bne.n	8001164 <LCD_Game_Won_Check_Row+0x44>
			Consecutive++;
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	3301      	adds	r3, #1
 8001160:	73fb      	strb	r3, [r7, #15]
 8001162:	e001      	b.n	8001168 <LCD_Game_Won_Check_Row+0x48>
		}
		else{
			Consecutive = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	73fb      	strb	r3, [r7, #15]
		}

		if(Consecutive == 4){
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	2b04      	cmp	r3, #4
 800116c:	d101      	bne.n	8001172 <LCD_Game_Won_Check_Row+0x52>
			return true;
 800116e:	2301      	movs	r3, #1
 8001170:	e006      	b.n	8001180 <LCD_Game_Won_Check_Row+0x60>
	for(int i=0; i<COLUMNS; i++){
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	3301      	adds	r3, #1
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b06      	cmp	r3, #6
 800117c:	dddd      	ble.n	800113a <LCD_Game_Won_Check_Row+0x1a>
		}
	}

	return false;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	2002596c 	.word	0x2002596c

08001190 <LCD_Game_Won_Check_Column>:

bool LCD_Game_Won_Check_Column(uint8_t column, uint8_t player){
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	460a      	mov	r2, r1
 800119a:	71fb      	strb	r3, [r7, #7]
 800119c:	4613      	mov	r3, r2
 800119e:	71bb      	strb	r3, [r7, #6]
	uint8_t Consecutive = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	73fb      	strb	r3, [r7, #15]
	for(int j=0; j<ROWS; j++){
 80011a4:	2300      	movs	r3, #0
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	e01e      	b.n	80011e8 <LCD_Game_Won_Check_Column+0x58>
		if(grid[column][j].playerColor == player){
 80011aa:	79f9      	ldrb	r1, [r7, #7]
 80011ac:	4813      	ldr	r0, [pc, #76]	@ (80011fc <LCD_Game_Won_Check_Column+0x6c>)
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	461a      	mov	r2, r3
 80011b2:	0052      	lsls	r2, r2, #1
 80011b4:	441a      	add	r2, r3
 80011b6:	460b      	mov	r3, r1
 80011b8:	00db      	lsls	r3, r3, #3
 80011ba:	440b      	add	r3, r1
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	4413      	add	r3, r2
 80011c0:	4403      	add	r3, r0
 80011c2:	3302      	adds	r3, #2
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	79ba      	ldrb	r2, [r7, #6]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d103      	bne.n	80011d4 <LCD_Game_Won_Check_Column+0x44>
			Consecutive++;
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	3301      	adds	r3, #1
 80011d0:	73fb      	strb	r3, [r7, #15]
 80011d2:	e001      	b.n	80011d8 <LCD_Game_Won_Check_Column+0x48>
		}
		else{
			Consecutive = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	73fb      	strb	r3, [r7, #15]
		}

		if(Consecutive == 4){
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
 80011da:	2b04      	cmp	r3, #4
 80011dc:	d101      	bne.n	80011e2 <LCD_Game_Won_Check_Column+0x52>
			return true;
 80011de:	2301      	movs	r3, #1
 80011e0:	e006      	b.n	80011f0 <LCD_Game_Won_Check_Column+0x60>
	for(int j=0; j<ROWS; j++){
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	3301      	adds	r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	2b05      	cmp	r3, #5
 80011ec:	dddd      	ble.n	80011aa <LCD_Game_Won_Check_Column+0x1a>
		}
	}

	return false;
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	2002596c 	.word	0x2002596c

08001200 <LCD_Game_Won_Check_Up_Right_Diagonal>:


bool LCD_Game_Won_Check_Up_Right_Diagonal(uint8_t column, uint8_t row, uint8_t player){
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
 800120a:	460b      	mov	r3, r1
 800120c:	71bb      	strb	r3, [r7, #6]
 800120e:	4613      	mov	r3, r2
 8001210:	717b      	strb	r3, [r7, #5]
	uint8_t Consecutive = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	73fb      	strb	r3, [r7, #15]
	//need to find the bottom left spot and will go up right from there
	while( (row  > 0) && (column > 0) ){
 8001216:	e005      	b.n	8001224 <LCD_Game_Won_Check_Up_Right_Diagonal+0x24>
		//look until we get to the bottom left
		row--;
 8001218:	79bb      	ldrb	r3, [r7, #6]
 800121a:	3b01      	subs	r3, #1
 800121c:	71bb      	strb	r3, [r7, #6]
		column--;
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	3b01      	subs	r3, #1
 8001222:	71fb      	strb	r3, [r7, #7]
	while( (row  > 0) && (column > 0) ){
 8001224:	79bb      	ldrb	r3, [r7, #6]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d025      	beq.n	8001276 <LCD_Game_Won_Check_Up_Right_Diagonal+0x76>
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1f3      	bne.n	8001218 <LCD_Game_Won_Check_Up_Right_Diagonal+0x18>
	}

	while(row < ROWS && column < COLUMNS){
 8001230:	e021      	b.n	8001276 <LCD_Game_Won_Check_Up_Right_Diagonal+0x76>
		//keep going until we encounter top right edge
		if(grid[column][row].playerColor == player){
 8001232:	79f9      	ldrb	r1, [r7, #7]
 8001234:	79bb      	ldrb	r3, [r7, #6]
 8001236:	4816      	ldr	r0, [pc, #88]	@ (8001290 <LCD_Game_Won_Check_Up_Right_Diagonal+0x90>)
 8001238:	461a      	mov	r2, r3
 800123a:	0052      	lsls	r2, r2, #1
 800123c:	441a      	add	r2, r3
 800123e:	460b      	mov	r3, r1
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	440b      	add	r3, r1
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4413      	add	r3, r2
 8001248:	4403      	add	r3, r0
 800124a:	3302      	adds	r3, #2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	797a      	ldrb	r2, [r7, #5]
 8001250:	429a      	cmp	r2, r3
 8001252:	d103      	bne.n	800125c <LCD_Game_Won_Check_Up_Right_Diagonal+0x5c>
			Consecutive++;
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	3301      	adds	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
 800125a:	e001      	b.n	8001260 <LCD_Game_Won_Check_Up_Right_Diagonal+0x60>
		}
		else{
			Consecutive = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	73fb      	strb	r3, [r7, #15]
		}

		if(Consecutive == 4){
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	2b04      	cmp	r3, #4
 8001264:	d101      	bne.n	800126a <LCD_Game_Won_Check_Up_Right_Diagonal+0x6a>
			return true;
 8001266:	2301      	movs	r3, #1
 8001268:	e00c      	b.n	8001284 <LCD_Game_Won_Check_Up_Right_Diagonal+0x84>
		}
		row++;
 800126a:	79bb      	ldrb	r3, [r7, #6]
 800126c:	3301      	adds	r3, #1
 800126e:	71bb      	strb	r3, [r7, #6]
		column++;
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	3301      	adds	r3, #1
 8001274:	71fb      	strb	r3, [r7, #7]
	while(row < ROWS && column < COLUMNS){
 8001276:	79bb      	ldrb	r3, [r7, #6]
 8001278:	2b05      	cmp	r3, #5
 800127a:	d802      	bhi.n	8001282 <LCD_Game_Won_Check_Up_Right_Diagonal+0x82>
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	2b06      	cmp	r3, #6
 8001280:	d9d7      	bls.n	8001232 <LCD_Game_Won_Check_Up_Right_Diagonal+0x32>
	}
	return false;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	2002596c 	.word	0x2002596c

08001294 <LCD_Game_Won_Check_Up_Left_Diagonal>:

bool LCD_Game_Won_Check_Up_Left_Diagonal(uint8_t column, uint8_t row, uint8_t player){
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	71fb      	strb	r3, [r7, #7]
 800129e:	460b      	mov	r3, r1
 80012a0:	71bb      	strb	r3, [r7, #6]
 80012a2:	4613      	mov	r3, r2
 80012a4:	717b      	strb	r3, [r7, #5]
	uint8_t Consecutive = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	73fb      	strb	r3, [r7, #15]
	//need to find the bottom left spot and will go up right from there
	while( (row > 0) && (column + 1 < COLUMNS) ){
 80012aa:	e005      	b.n	80012b8 <LCD_Game_Won_Check_Up_Left_Diagonal+0x24>
		//loop until bottom right, stop once we might go out of bounds (-1 or COLUMNS)
		row--;
 80012ac:	79bb      	ldrb	r3, [r7, #6]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	71bb      	strb	r3, [r7, #6]
		column++;
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	3301      	adds	r3, #1
 80012b6:	71fb      	strb	r3, [r7, #7]
	while( (row > 0) && (column + 1 < COLUMNS) ){
 80012b8:	79bb      	ldrb	r3, [r7, #6]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d025      	beq.n	800130a <LCD_Game_Won_Check_Up_Left_Diagonal+0x76>
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	2b05      	cmp	r3, #5
 80012c2:	d9f3      	bls.n	80012ac <LCD_Game_Won_Check_Up_Left_Diagonal+0x18>
	}

	while(row < ROWS && column >= 0){
 80012c4:	e021      	b.n	800130a <LCD_Game_Won_Check_Up_Left_Diagonal+0x76>
		//keep going until we encounter top right edge
		if(grid[column][row].playerColor == player){
 80012c6:	79f9      	ldrb	r1, [r7, #7]
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	4815      	ldr	r0, [pc, #84]	@ (8001320 <LCD_Game_Won_Check_Up_Left_Diagonal+0x8c>)
 80012cc:	461a      	mov	r2, r3
 80012ce:	0052      	lsls	r2, r2, #1
 80012d0:	441a      	add	r2, r3
 80012d2:	460b      	mov	r3, r1
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	440b      	add	r3, r1
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	4403      	add	r3, r0
 80012de:	3302      	adds	r3, #2
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	797a      	ldrb	r2, [r7, #5]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d103      	bne.n	80012f0 <LCD_Game_Won_Check_Up_Left_Diagonal+0x5c>
			Consecutive++;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	3301      	adds	r3, #1
 80012ec:	73fb      	strb	r3, [r7, #15]
 80012ee:	e001      	b.n	80012f4 <LCD_Game_Won_Check_Up_Left_Diagonal+0x60>
		}
		else{
			Consecutive = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	73fb      	strb	r3, [r7, #15]
		}

		if(Consecutive == 4){
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d101      	bne.n	80012fe <LCD_Game_Won_Check_Up_Left_Diagonal+0x6a>
			return true;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e009      	b.n	8001312 <LCD_Game_Won_Check_Up_Left_Diagonal+0x7e>
		}
		row++;
 80012fe:	79bb      	ldrb	r3, [r7, #6]
 8001300:	3301      	adds	r3, #1
 8001302:	71bb      	strb	r3, [r7, #6]
		column--;
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	3b01      	subs	r3, #1
 8001308:	71fb      	strb	r3, [r7, #7]
	while(row < ROWS && column >= 0){
 800130a:	79bb      	ldrb	r3, [r7, #6]
 800130c:	2b05      	cmp	r3, #5
 800130e:	d9da      	bls.n	80012c6 <LCD_Game_Won_Check_Up_Left_Diagonal+0x32>
	}
	return false;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	2002596c 	.word	0x2002596c

08001324 <LCD_Game_Won>:

bool LCD_Game_Won(uint8_t column, uint8_t row, uint8_t player){
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
 800132e:	460b      	mov	r3, r1
 8001330:	71bb      	strb	r3, [r7, #6]
 8001332:	4613      	mov	r3, r2
 8001334:	717b      	strb	r3, [r7, #5]
	//check all adjacent pieces colors
	if(LCD_Game_Won_Check_Row(row, player)){
 8001336:	797a      	ldrb	r2, [r7, #5]
 8001338:	79bb      	ldrb	r3, [r7, #6]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff feef 	bl	8001120 <LCD_Game_Won_Check_Row>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <LCD_Game_Won+0x2c>
		LCD_Update_Game_End_Time();
 8001348:	f7ff fa28 	bl	800079c <LCD_Update_Game_End_Time>
		//Get the game length as soon as a win is detected
		return true;
 800134c:	2301      	movs	r3, #1
 800134e:	e027      	b.n	80013a0 <LCD_Game_Won+0x7c>
	}
	else if(LCD_Game_Won_Check_Column(column, player)){
 8001350:	797a      	ldrb	r2, [r7, #5]
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	4611      	mov	r1, r2
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ff1a 	bl	8001190 <LCD_Game_Won_Check_Column>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <LCD_Game_Won+0x46>
		LCD_Update_Game_End_Time();
 8001362:	f7ff fa1b 	bl	800079c <LCD_Update_Game_End_Time>
		//Get the game length as soon as a win is detected
		return true;
 8001366:	2301      	movs	r3, #1
 8001368:	e01a      	b.n	80013a0 <LCD_Game_Won+0x7c>
	}
	else if(LCD_Game_Won_Check_Up_Right_Diagonal(column, row, player)){
 800136a:	797a      	ldrb	r2, [r7, #5]
 800136c:	79b9      	ldrb	r1, [r7, #6]
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ff45 	bl	8001200 <LCD_Game_Won_Check_Up_Right_Diagonal>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <LCD_Game_Won+0x60>
		LCD_Update_Game_End_Time();
 800137c:	f7ff fa0e 	bl	800079c <LCD_Update_Game_End_Time>
		//Get the game length as soon as a win is detected
		return true;
 8001380:	2301      	movs	r3, #1
 8001382:	e00d      	b.n	80013a0 <LCD_Game_Won+0x7c>
	}
	else if(LCD_Game_Won_Check_Up_Left_Diagonal(column, row, player)){
 8001384:	797a      	ldrb	r2, [r7, #5]
 8001386:	79b9      	ldrb	r1, [r7, #6]
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff82 	bl	8001294 <LCD_Game_Won_Check_Up_Left_Diagonal>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d003      	beq.n	800139e <LCD_Game_Won+0x7a>
		LCD_Update_Game_End_Time();
 8001396:	f7ff fa01 	bl	800079c <LCD_Update_Game_End_Time>
		//Get the game length as soon as a win is detected
		return true;
 800139a:	2301      	movs	r3, #1
 800139c:	e000      	b.n	80013a0 <LCD_Game_Won+0x7c>
	}
return false;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <LCD_Insert_Chip_Game_Grid>:

void LCD_Insert_Chip_Game_Grid(){
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
	if((LCD_Space_Available_Game_Grid())){
 80013ae:	f7ff fe6f 	bl	8001090 <LCD_Space_Available_Game_Grid>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f000 80be 	beq.w	8001536 <LCD_Insert_Chip_Game_Grid+0x18e>
		//check for space
		uint8_t row = LCD_Get_Row_Game_Grid();
 80013ba:	f7ff fe85 	bl	80010c8 <LCD_Get_Row_Game_Grid>
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
		//returns the highest row for a column
		if(playerTurn == PLAYER_RED){
 80013c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001540 <LCD_Insert_Chip_Game_Grid+0x198>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d155      	bne.n	8001476 <LCD_Insert_Chip_Game_Grid+0xce>
			//if its Reds turn it will draw red
			LCD_Draw_Circle_Fill(grid[chip.column][row].xPos, LCD_PIXEL_HEIGHT-grid[chip.column][row].yPos, CIRCLE_RADIUS, LCD_COLOR_RED);
 80013ca:	4b5e      	ldr	r3, [pc, #376]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	495d      	ldr	r1, [pc, #372]	@ (8001548 <LCD_Insert_Chip_Game_Grid+0x1a0>)
 80013d4:	461a      	mov	r2, r3
 80013d6:	0052      	lsls	r2, r2, #1
 80013d8:	441a      	add	r2, r3
 80013da:	4603      	mov	r3, r0
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	4403      	add	r3, r0
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	4413      	add	r3, r2
 80013e4:	440b      	add	r3, r1
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	461c      	mov	r4, r3
 80013ea:	4b56      	ldr	r3, [pc, #344]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	4955      	ldr	r1, [pc, #340]	@ (8001548 <LCD_Insert_Chip_Game_Grid+0x1a0>)
 80013f4:	461a      	mov	r2, r3
 80013f6:	0052      	lsls	r2, r2, #1
 80013f8:	441a      	add	r2, r3
 80013fa:	4603      	mov	r3, r0
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	4403      	add	r3, r0
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4413      	add	r3, r2
 8001404:	440b      	add	r3, r1
 8001406:	3301      	adds	r3, #1
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800140e:	b299      	uxth	r1, r3
 8001410:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001414:	220c      	movs	r2, #12
 8001416:	4620      	mov	r0, r4
 8001418:	f7ff fc68 	bl	8000cec <LCD_Draw_Circle_Fill>
			grid[chip.column][row].playerColor = PLAYER_RED;
 800141c:	4b49      	ldr	r3, [pc, #292]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	4948      	ldr	r1, [pc, #288]	@ (8001548 <LCD_Insert_Chip_Game_Grid+0x1a0>)
 8001426:	461a      	mov	r2, r3
 8001428:	0052      	lsls	r2, r2, #1
 800142a:	441a      	add	r2, r3
 800142c:	4603      	mov	r3, r0
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	4403      	add	r3, r0
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	4413      	add	r3, r2
 8001436:	440b      	add	r3, r1
 8001438:	3302      	adds	r3, #2
 800143a:	2202      	movs	r2, #2
 800143c:	701a      	strb	r2, [r3, #0]
			playerTurn = PLAYER_YELLOW;
 800143e:	4b40      	ldr	r3, [pc, #256]	@ (8001540 <LCD_Insert_Chip_Game_Grid+0x198>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
			//update playerTurn to be other player
			LCD_Draw_Chip_To_Drop();
 8001444:	f7ff fbac 	bl	8000ba0 <LCD_Draw_Chip_To_Drop>
			//Update the display for the chip to drop
			if(LCD_Game_Won(chip.column, row, PLAYER_RED)){
 8001448:	4b3e      	ldr	r3, [pc, #248]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	79f9      	ldrb	r1, [r7, #7]
 800144e:	2202      	movs	r2, #2
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ff67 	bl	8001324 <LCD_Game_Won>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d061      	beq.n	8001520 <LCD_Insert_Chip_Game_Grid+0x178>
				redScore++;
 800145c:	4b3b      	ldr	r3, [pc, #236]	@ (800154c <LCD_Insert_Chip_Game_Grid+0x1a4>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b39      	ldr	r3, [pc, #228]	@ (800154c <LCD_Insert_Chip_Game_Grid+0x1a4>)
 8001466:	701a      	strb	r2, [r3, #0]
				removeSchedulerEvent(POLLING_GAME_EVENT);
 8001468:	2020      	movs	r0, #32
 800146a:	f000 fb07 	bl	8001a7c <removeSchedulerEvent>
				addSchedulerEvent(SCORE_SCREEN_EVENT);
 800146e:	2040      	movs	r0, #64	@ 0x40
 8001470:	f000 faf2 	bl	8001a58 <addSchedulerEvent>
 8001474:	e054      	b.n	8001520 <LCD_Insert_Chip_Game_Grid+0x178>
			}
		}
		else{
			//if its Yellows turn it will draw yellow
			LCD_Draw_Circle_Fill(grid[chip.column][row].xPos, LCD_PIXEL_HEIGHT-grid[chip.column][row].yPos, CIRCLE_RADIUS, LCD_COLOR_YELLOW);
 8001476:	4b33      	ldr	r3, [pc, #204]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	4932      	ldr	r1, [pc, #200]	@ (8001548 <LCD_Insert_Chip_Game_Grid+0x1a0>)
 8001480:	461a      	mov	r2, r3
 8001482:	0052      	lsls	r2, r2, #1
 8001484:	441a      	add	r2, r3
 8001486:	4603      	mov	r3, r0
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	4403      	add	r3, r0
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4413      	add	r3, r2
 8001490:	440b      	add	r3, r1
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	461c      	mov	r4, r3
 8001496:	4b2b      	ldr	r3, [pc, #172]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	492a      	ldr	r1, [pc, #168]	@ (8001548 <LCD_Insert_Chip_Game_Grid+0x1a0>)
 80014a0:	461a      	mov	r2, r3
 80014a2:	0052      	lsls	r2, r2, #1
 80014a4:	441a      	add	r2, r3
 80014a6:	4603      	mov	r3, r0
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	4403      	add	r3, r0
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	4413      	add	r3, r2
 80014b0:	440b      	add	r3, r1
 80014b2:	3301      	adds	r3, #1
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80014ba:	b299      	uxth	r1, r3
 80014bc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80014c0:	220c      	movs	r2, #12
 80014c2:	4620      	mov	r0, r4
 80014c4:	f7ff fc12 	bl	8000cec <LCD_Draw_Circle_Fill>
			grid[chip.column][row].playerColor = PLAYER_YELLOW;
 80014c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	491d      	ldr	r1, [pc, #116]	@ (8001548 <LCD_Insert_Chip_Game_Grid+0x1a0>)
 80014d2:	461a      	mov	r2, r3
 80014d4:	0052      	lsls	r2, r2, #1
 80014d6:	441a      	add	r2, r3
 80014d8:	4603      	mov	r3, r0
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4403      	add	r3, r0
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	440b      	add	r3, r1
 80014e4:	3302      	adds	r3, #2
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
			//update the memory of the grid
			playerTurn = PLAYER_RED;
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <LCD_Insert_Chip_Game_Grid+0x198>)
 80014ec:	2202      	movs	r2, #2
 80014ee:	701a      	strb	r2, [r3, #0]
			//update playerTurn to be c other player
			LCD_Draw_Chip_To_Drop();
 80014f0:	f7ff fb56 	bl	8000ba0 <LCD_Draw_Chip_To_Drop>
			//Update the display for the chip to drop
			if(LCD_Game_Won(chip.column, row, PLAYER_YELLOW)){
 80014f4:	4b13      	ldr	r3, [pc, #76]	@ (8001544 <LCD_Insert_Chip_Game_Grid+0x19c>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	79f9      	ldrb	r1, [r7, #7]
 80014fa:	2201      	movs	r2, #1
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff11 	bl	8001324 <LCD_Game_Won>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00b      	beq.n	8001520 <LCD_Insert_Chip_Game_Grid+0x178>
				yellowScore++;
 8001508:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <LCD_Insert_Chip_Game_Grid+0x1a8>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	3301      	adds	r3, #1
 800150e:	b2da      	uxtb	r2, r3
 8001510:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <LCD_Insert_Chip_Game_Grid+0x1a8>)
 8001512:	701a      	strb	r2, [r3, #0]
				removeSchedulerEvent(POLLING_GAME_EVENT);
 8001514:	2020      	movs	r0, #32
 8001516:	f000 fab1 	bl	8001a7c <removeSchedulerEvent>
				addSchedulerEvent(SCORE_SCREEN_EVENT);
 800151a:	2040      	movs	r0, #64	@ 0x40
 800151c:	f000 fa9c 	bl	8001a58 <addSchedulerEvent>
			}			//Check if game is over
		}
		if(LCD_Game_Tie()){
 8001520:	f7ff fd94 	bl	800104c <LCD_Game_Tie>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d005      	beq.n	8001536 <LCD_Insert_Chip_Game_Grid+0x18e>
			removeSchedulerEvent(POLLING_GAME_EVENT);
 800152a:	2020      	movs	r0, #32
 800152c:	f000 faa6 	bl	8001a7c <removeSchedulerEvent>
			addSchedulerEvent(SCORE_SCREEN_EVENT);
 8001530:	2040      	movs	r0, #64	@ 0x40
 8001532:	f000 fa91 	bl	8001a58 <addSchedulerEvent>
			//go to next screen if a tie occurs
		}
	}

}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bd90      	pop	{r4, r7, pc}
 800153e:	bf00      	nop
 8001540:	20000002 	.word	0x20000002
 8001544:	200259ec 	.word	0x200259ec
 8001548:	2002596c 	.word	0x2002596c
 800154c:	200259ef 	.word	0x200259ef
 8001550:	200259f0 	.word	0x200259f0

08001554 <LCD_Draw_Start_Screen>:
void LCD_Draw_Start_Screen(){
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	LCD_Clear(0, LCD_COLOR_WHITE);
 8001558:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800155c:	2000      	movs	r0, #0
 800155e:	f7ff fca3 	bl	8000ea8 <LCD_Clear>

	LCD_Draw_Vertical_Line(LCD_PIXEL_WIDTH/2,40,LCD_PIXEL_HEIGHT-40,LCD_COLOR_BLACK);
 8001562:	2300      	movs	r3, #0
 8001564:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8001568:	2128      	movs	r1, #40	@ 0x28
 800156a:	2078      	movs	r0, #120	@ 0x78
 800156c:	f7ff fc4d 	bl	8000e0a <LCD_Draw_Vertical_Line>
	LCD_Draw_Horizontal_Line(0,40,LCD_PIXEL_WIDTH,LCD_COLOR_BLACK);
 8001570:	2300      	movs	r3, #0
 8001572:	22f0      	movs	r2, #240	@ 0xf0
 8001574:	2128      	movs	r1, #40	@ 0x28
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff fc6e 	bl	8000e58 <LCD_Draw_Horizontal_Line>

	LCD_SetTextColor(LCD_COLOR_BLACK);
 800157c:	2000      	movs	r0, #0
 800157e:	f7ff fcb5 	bl	8000eec <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8001582:	4811      	ldr	r0, [pc, #68]	@ (80015c8 <LCD_Draw_Start_Screen+0x74>)
 8001584:	f7ff fcc2 	bl	8000f0c <LCD_SetFont>

	LCD_DisplayChar(80+2,  MODE_YPOS,'M');
 8001588:	224d      	movs	r2, #77	@ 0x4d
 800158a:	2114      	movs	r1, #20
 800158c:	2052      	movs	r0, #82	@ 0x52
 800158e:	f7ff fd3b 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(100,   MODE_YPOS,'O');
 8001592:	224f      	movs	r2, #79	@ 0x4f
 8001594:	2114      	movs	r1, #20
 8001596:	2064      	movs	r0, #100	@ 0x64
 8001598:	f7ff fd36 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(120-2, MODE_YPOS,'D');
 800159c:	2244      	movs	r2, #68	@ 0x44
 800159e:	2114      	movs	r1, #20
 80015a0:	2076      	movs	r0, #118	@ 0x76
 80015a2:	f7ff fd31 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(135-2, MODE_YPOS,'E');
 80015a6:	2245      	movs	r2, #69	@ 0x45
 80015a8:	2114      	movs	r1, #20
 80015aa:	2085      	movs	r0, #133	@ 0x85
 80015ac:	f7ff fd2c 	bl	8001008 <LCD_DisplayChar>

	LCD_DisplayChar(50, 160,'1');
 80015b0:	2231      	movs	r2, #49	@ 0x31
 80015b2:	21a0      	movs	r1, #160	@ 0xa0
 80015b4:	2032      	movs	r0, #50	@ 0x32
 80015b6:	f7ff fd27 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(180, 160,'2');
 80015ba:	2232      	movs	r2, #50	@ 0x32
 80015bc:	21a0      	movs	r1, #160	@ 0xa0
 80015be:	20b4      	movs	r0, #180	@ 0xb4
 80015c0:	f7ff fd22 	bl	8001008 <LCD_DisplayChar>
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000004 	.word	0x20000004

080015cc <LCD_Draw_Select_Color_Screen>:

void LCD_Draw_Select_Color_Screen(){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af02      	add	r7, sp, #8
	LCD_Clear(0, LCD_COLOR_RED);
 80015d2:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80015d6:	2000      	movs	r0, #0
 80015d8:	f7ff fc66 	bl	8000ea8 <LCD_Clear>

	LCD_Draw_Vertical_Line(LCD_PIXEL_WIDTH/2,0,LCD_PIXEL_HEIGHT,LCD_COLOR_BLACK);
 80015dc:	2300      	movs	r3, #0
 80015de:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80015e2:	2100      	movs	r1, #0
 80015e4:	2078      	movs	r0, #120	@ 0x78
 80015e6:	f7ff fc10 	bl	8000e0a <LCD_Draw_Vertical_Line>

	LCD_Draw_Rectangle_Fill(LCD_PIXEL_WIDTH/2, 0, LCD_PIXEL_WIDTH/2, LCD_PIXEL_HEIGHT, LCD_COLOR_YELLOW);
 80015ea:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80015f4:	2278      	movs	r2, #120	@ 0x78
 80015f6:	2100      	movs	r1, #0
 80015f8:	2078      	movs	r0, #120	@ 0x78
 80015fa:	f7ff fbca 	bl	8000d92 <LCD_Draw_Rectangle_Fill>

	LCD_SetTextColor(LCD_COLOR_BLACK);
 80015fe:	2000      	movs	r0, #0
 8001600:	f7ff fc74 	bl	8000eec <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8001604:	4819      	ldr	r0, [pc, #100]	@ (800166c <LCD_Draw_Select_Color_Screen+0xa0>)
 8001606:	f7ff fc81 	bl	8000f0c <LCD_SetFont>

	LCD_DisplayChar(95,  PICK_YPOS,'P');
 800160a:	2250      	movs	r2, #80	@ 0x50
 800160c:	2114      	movs	r1, #20
 800160e:	205f      	movs	r0, #95	@ 0x5f
 8001610:	f7ff fcfa 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(110, PICK_YPOS,'I');
 8001614:	2249      	movs	r2, #73	@ 0x49
 8001616:	2114      	movs	r1, #20
 8001618:	206e      	movs	r0, #110	@ 0x6e
 800161a:	f7ff fcf5 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(125, PICK_YPOS,'C');
 800161e:	2243      	movs	r2, #67	@ 0x43
 8001620:	2114      	movs	r1, #20
 8001622:	207d      	movs	r0, #125	@ 0x7d
 8001624:	f7ff fcf0 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(140, PICK_YPOS,'K');
 8001628:	224b      	movs	r2, #75	@ 0x4b
 800162a:	2114      	movs	r1, #20
 800162c:	208c      	movs	r0, #140	@ 0x8c
 800162e:	f7ff fceb 	bl	8001008 <LCD_DisplayChar>

	LCD_DisplayChar(90,  COLOR_YPOS,'C');
 8001632:	2243      	movs	r2, #67	@ 0x43
 8001634:	2128      	movs	r1, #40	@ 0x28
 8001636:	205a      	movs	r0, #90	@ 0x5a
 8001638:	f7ff fce6 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(105, COLOR_YPOS,'O');
 800163c:	224f      	movs	r2, #79	@ 0x4f
 800163e:	2128      	movs	r1, #40	@ 0x28
 8001640:	2069      	movs	r0, #105	@ 0x69
 8001642:	f7ff fce1 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(120, COLOR_YPOS,'L');
 8001646:	224c      	movs	r2, #76	@ 0x4c
 8001648:	2128      	movs	r1, #40	@ 0x28
 800164a:	2078      	movs	r0, #120	@ 0x78
 800164c:	f7ff fcdc 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(135, COLOR_YPOS,'O');
 8001650:	224f      	movs	r2, #79	@ 0x4f
 8001652:	2128      	movs	r1, #40	@ 0x28
 8001654:	2087      	movs	r0, #135	@ 0x87
 8001656:	f7ff fcd7 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(150, COLOR_YPOS,'R');
 800165a:	2252      	movs	r2, #82	@ 0x52
 800165c:	2128      	movs	r1, #40	@ 0x28
 800165e:	2096      	movs	r0, #150	@ 0x96
 8001660:	f7ff fcd2 	bl	8001008 <LCD_DisplayChar>

}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000004 	.word	0x20000004

08001670 <LCD_Draw_Game_Grid>:

void LCD_Draw_Game_Grid(){
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b085      	sub	sp, #20
 8001674:	af02      	add	r7, sp, #8
	LCD_Clear(0, LCD_COLOR_WHITE);
 8001676:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800167a:	2000      	movs	r0, #0
 800167c:	f7ff fc14 	bl	8000ea8 <LCD_Clear>
	//Clears screen

	Init_Grid();
 8001680:	f7ff f8ce 	bl	8000820 <Init_Grid>
	Init_Chip_To_Drop();
 8001684:	f7ff f8ba 	bl	80007fc <Init_Chip_To_Drop>

	LCD_Draw_Rectangle_Fill(0, GRID_BACKGROUND_YPOS, LCD_PIXEL_WIDTH, SQUARE_SIZE*ROWS, LCD_COLOR_BLUE);
 8001688:	231f      	movs	r3, #31
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	23cc      	movs	r3, #204	@ 0xcc
 800168e:	22f0      	movs	r2, #240	@ 0xf0
 8001690:	2174      	movs	r1, #116	@ 0x74
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff fb7d 	bl	8000d92 <LCD_Draw_Rectangle_Fill>

	for(uint8_t i=1; i<7; i++){
 8001698:	2301      	movs	r3, #1
 800169a:	71fb      	strb	r3, [r7, #7]
 800169c:	e00e      	b.n	80016bc <LCD_Draw_Game_Grid+0x4c>
		LCD_Draw_Vertical_Line(SQUARE_SIZE*i,GRID_OFFSET_HORIZONTAL,SQUARE_SIZE*ROWS,LCD_COLOR_BLACK);
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	461a      	mov	r2, r3
 80016a4:	0112      	lsls	r2, r2, #4
 80016a6:	4413      	add	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	b298      	uxth	r0, r3
 80016ac:	2300      	movs	r3, #0
 80016ae:	22cc      	movs	r2, #204	@ 0xcc
 80016b0:	2174      	movs	r1, #116	@ 0x74
 80016b2:	f7ff fbaa 	bl	8000e0a <LCD_Draw_Vertical_Line>
	for(uint8_t i=1; i<7; i++){
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	3301      	adds	r3, #1
 80016ba:	71fb      	strb	r3, [r7, #7]
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	2b06      	cmp	r3, #6
 80016c0:	d9ed      	bls.n	800169e <LCD_Draw_Game_Grid+0x2e>
		//each tile is 34x34 so 180 is 6 height
		//15 is the offset from the edge, 34 is the size
	}
	for(uint8_t i =1; i<7; i++){
 80016c2:	2301      	movs	r3, #1
 80016c4:	71bb      	strb	r3, [r7, #6]
 80016c6:	e013      	b.n	80016f0 <LCD_Draw_Game_Grid+0x80>
		LCD_Draw_Horizontal_Line(0,LCD_PIXEL_HEIGHT-(SQUARE_SIZE*i),LCD_PIXEL_WIDTH,LCD_COLOR_BLACK);
 80016c8:	79bb      	ldrb	r3, [r7, #6]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	461a      	mov	r2, r3
 80016ce:	02d2      	lsls	r2, r2, #11
 80016d0:	1ad2      	subs	r2, r2, r3
 80016d2:	0112      	lsls	r2, r2, #4
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	b29b      	uxth	r3, r3
 80016da:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80016de:	b299      	uxth	r1, r3
 80016e0:	2300      	movs	r3, #0
 80016e2:	22f0      	movs	r2, #240	@ 0xf0
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7ff fbb7 	bl	8000e58 <LCD_Draw_Horizontal_Line>
	for(uint8_t i =1; i<7; i++){
 80016ea:	79bb      	ldrb	r3, [r7, #6]
 80016ec:	3301      	adds	r3, #1
 80016ee:	71bb      	strb	r3, [r7, #6]
 80016f0:	79bb      	ldrb	r3, [r7, #6]
 80016f2:	2b06      	cmp	r3, #6
 80016f4:	d9e8      	bls.n	80016c8 <LCD_Draw_Game_Grid+0x58>
		//want each horizontal line to go across the screen
	}
	for(uint8_t i = 0; i<COLUMNS; i++){
 80016f6:	2300      	movs	r3, #0
 80016f8:	717b      	strb	r3, [r7, #5]
 80016fa:	e030      	b.n	800175e <LCD_Draw_Game_Grid+0xee>
		for(uint8_t j =0; j<ROWS; j++){
 80016fc:	2300      	movs	r3, #0
 80016fe:	713b      	strb	r3, [r7, #4]
 8001700:	e027      	b.n	8001752 <LCD_Draw_Game_Grid+0xe2>
			LCD_Draw_Circle_Fill(grid[i][j].xPos, LCD_PIXEL_HEIGHT-grid[i][j].yPos, CIRCLE_RADIUS, LCD_COLOR_WHITE);
 8001702:	7979      	ldrb	r1, [r7, #5]
 8001704:	793b      	ldrb	r3, [r7, #4]
 8001706:	481a      	ldr	r0, [pc, #104]	@ (8001770 <LCD_Draw_Game_Grid+0x100>)
 8001708:	461a      	mov	r2, r3
 800170a:	0052      	lsls	r2, r2, #1
 800170c:	441a      	add	r2, r3
 800170e:	460b      	mov	r3, r1
 8001710:	00db      	lsls	r3, r3, #3
 8001712:	440b      	add	r3, r1
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	4413      	add	r3, r2
 8001718:	4403      	add	r3, r0
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461c      	mov	r4, r3
 800171e:	7979      	ldrb	r1, [r7, #5]
 8001720:	793b      	ldrb	r3, [r7, #4]
 8001722:	4813      	ldr	r0, [pc, #76]	@ (8001770 <LCD_Draw_Game_Grid+0x100>)
 8001724:	461a      	mov	r2, r3
 8001726:	0052      	lsls	r2, r2, #1
 8001728:	441a      	add	r2, r3
 800172a:	460b      	mov	r3, r1
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	440b      	add	r3, r1
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	4413      	add	r3, r2
 8001734:	4403      	add	r3, r0
 8001736:	3301      	adds	r3, #1
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800173e:	b299      	uxth	r1, r3
 8001740:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001744:	220c      	movs	r2, #12
 8001746:	4620      	mov	r0, r4
 8001748:	f7ff fad0 	bl	8000cec <LCD_Draw_Circle_Fill>
		for(uint8_t j =0; j<ROWS; j++){
 800174c:	793b      	ldrb	r3, [r7, #4]
 800174e:	3301      	adds	r3, #1
 8001750:	713b      	strb	r3, [r7, #4]
 8001752:	793b      	ldrb	r3, [r7, #4]
 8001754:	2b05      	cmp	r3, #5
 8001756:	d9d4      	bls.n	8001702 <LCD_Draw_Game_Grid+0x92>
	for(uint8_t i = 0; i<COLUMNS; i++){
 8001758:	797b      	ldrb	r3, [r7, #5]
 800175a:	3301      	adds	r3, #1
 800175c:	717b      	strb	r3, [r7, #5]
 800175e:	797b      	ldrb	r3, [r7, #5]
 8001760:	2b06      	cmp	r3, #6
 8001762:	d9cb      	bls.n	80016fc <LCD_Draw_Game_Grid+0x8c>
		}
	}
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	bd90      	pop	{r4, r7, pc}
 800176e:	bf00      	nop
 8001770:	2002596c 	.word	0x2002596c

08001774 <LCD_Draw_Score_Screen>:

void LCD_Draw_Score_Screen(){
 8001774:	b580      	push	{r7, lr}
 8001776:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 800177a:	af02      	add	r7, sp, #8
	LCD_Update_Game_Length_Time();
 800177c:	f7ff f81a 	bl	80007b4 <LCD_Update_Game_Length_Time>

	LCD_Clear(0, LCD_COLOR_GREY);
 8001780:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8001784:	2000      	movs	r0, #0
 8001786:	f7ff fb8f 	bl	8000ea8 <LCD_Clear>

	LCD_SetTextColor(LCD_COLOR_BLACK);
 800178a:	2000      	movs	r0, #0
 800178c:	f7ff fbae 	bl	8000eec <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8001790:	4895      	ldr	r0, [pc, #596]	@ (80019e8 <LCD_Draw_Score_Screen+0x274>)
 8001792:	f7ff fbbb 	bl	8000f0c <LCD_SetFont>

	LCD_DisplayChar(95,TIMER_YPOS,'T');
 8001796:	2254      	movs	r2, #84	@ 0x54
 8001798:	2114      	movs	r1, #20
 800179a:	205f      	movs	r0, #95	@ 0x5f
 800179c:	f7ff fc34 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(105,TIMER_YPOS,'i');
 80017a0:	2269      	movs	r2, #105	@ 0x69
 80017a2:	2114      	movs	r1, #20
 80017a4:	2069      	movs	r0, #105	@ 0x69
 80017a6:	f7ff fc2f 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(115,TIMER_YPOS,'m');
 80017aa:	226d      	movs	r2, #109	@ 0x6d
 80017ac:	2114      	movs	r1, #20
 80017ae:	2073      	movs	r0, #115	@ 0x73
 80017b0:	f7ff fc2a 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(130,TIMER_YPOS,'e');
 80017b4:	2265      	movs	r2, #101	@ 0x65
 80017b6:	2114      	movs	r1, #20
 80017b8:	2082      	movs	r0, #130	@ 0x82
 80017ba:	f7ff fc25 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(140,TIMER_YPOS,'r');
 80017be:	2272      	movs	r2, #114	@ 0x72
 80017c0:	2114      	movs	r1, #20
 80017c2:	208c      	movs	r0, #140	@ 0x8c
 80017c4:	f7ff fc20 	bl	8001008 <LCD_DisplayChar>


	char seconds[1000];
	//converts the ms to seconds and allowing for 1000*9 seconds to be displayed
	sprintf(seconds, "%ld", gameLengthTime/1000);
 80017c8:	4b88      	ldr	r3, [pc, #544]	@ (80019ec <LCD_Draw_Score_Screen+0x278>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a88      	ldr	r2, [pc, #544]	@ (80019f0 <LCD_Draw_Score_Screen+0x27c>)
 80017ce:	fba2 2303 	umull	r2, r3, r2, r3
 80017d2:	099a      	lsrs	r2, r3, #6
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	4986      	ldr	r1, [pc, #536]	@ (80019f4 <LCD_Draw_Score_Screen+0x280>)
 80017da:	4618      	mov	r0, r3
 80017dc:	f005 fa9c 	bl	8006d18 <siprintf>

	for(uint32_t i = 0; seconds[i]!='\0'; i++){
 80017e0:	2300      	movs	r3, #0
 80017e2:	f8c7 33fc 	str.w	r3, [r7, #1020]	@ 0x3fc
 80017e6:	e019      	b.n	800181c <LCD_Draw_Score_Screen+0xa8>
		LCD_DisplayChar(105+i*15, TIMER_YPOS+30, seconds[i]);
 80017e8:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	461a      	mov	r2, r3
 80017f0:	0112      	lsls	r2, r2, #4
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	3369      	adds	r3, #105	@ 0x69
 80017f8:	b298      	uxth	r0, r3
 80017fa:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 80017fe:	f5a3 727d 	sub.w	r2, r3, #1012	@ 0x3f4
 8001802:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 8001806:	4413      	add	r3, r2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	2132      	movs	r1, #50	@ 0x32
 800180e:	f7ff fbfb 	bl	8001008 <LCD_DisplayChar>
	for(uint32_t i = 0; seconds[i]!='\0'; i++){
 8001812:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 8001816:	3301      	adds	r3, #1
 8001818:	f8c7 33fc 	str.w	r3, [r7, #1020]	@ 0x3fc
 800181c:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001820:	f5a3 727d 	sub.w	r2, r3, #1012	@ 0x3f4
 8001824:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	@ 0x3fc
 8001828:	4413      	add	r3, r2
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1db      	bne.n	80017e8 <LCD_Draw_Score_Screen+0x74>
	}

	LCD_DisplayChar(95,SCORE_YPOS,'S');
 8001830:	2253      	movs	r2, #83	@ 0x53
 8001832:	2150      	movs	r1, #80	@ 0x50
 8001834:	205f      	movs	r0, #95	@ 0x5f
 8001836:	f7ff fbe7 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(107,SCORE_YPOS,'c');
 800183a:	2263      	movs	r2, #99	@ 0x63
 800183c:	2150      	movs	r1, #80	@ 0x50
 800183e:	206b      	movs	r0, #107	@ 0x6b
 8001840:	f7ff fbe2 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(117,SCORE_YPOS,'o');
 8001844:	226f      	movs	r2, #111	@ 0x6f
 8001846:	2150      	movs	r1, #80	@ 0x50
 8001848:	2075      	movs	r0, #117	@ 0x75
 800184a:	f7ff fbdd 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(127,SCORE_YPOS,'r');
 800184e:	2272      	movs	r2, #114	@ 0x72
 8001850:	2150      	movs	r1, #80	@ 0x50
 8001852:	207f      	movs	r0, #127	@ 0x7f
 8001854:	f7ff fbd8 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(135,SCORE_YPOS,'e');
 8001858:	2265      	movs	r2, #101	@ 0x65
 800185a:	2150      	movs	r1, #80	@ 0x50
 800185c:	2087      	movs	r0, #135	@ 0x87
 800185e:	f7ff fbd3 	bl	8001008 <LCD_DisplayChar>



	LCD_Draw_Circle_Fill(103, SCORE_YPOS+60, 16, LCD_COLOR_BLACK);
 8001862:	2300      	movs	r3, #0
 8001864:	2210      	movs	r2, #16
 8001866:	218c      	movs	r1, #140	@ 0x8c
 8001868:	2067      	movs	r0, #103	@ 0x67
 800186a:	f7ff fa3f 	bl	8000cec <LCD_Draw_Circle_Fill>
	LCD_Draw_Circle_Fill(144, SCORE_YPOS+60, 16, LCD_COLOR_BLACK);
 800186e:	2300      	movs	r3, #0
 8001870:	2210      	movs	r2, #16
 8001872:	218c      	movs	r1, #140	@ 0x8c
 8001874:	2090      	movs	r0, #144	@ 0x90
 8001876:	f7ff fa39 	bl	8000cec <LCD_Draw_Circle_Fill>
	//Outlines for the circles

	LCD_Draw_Circle_Fill(103, SCORE_YPOS+60, 15, LCD_COLOR_RED);
 800187a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800187e:	220f      	movs	r2, #15
 8001880:	218c      	movs	r1, #140	@ 0x8c
 8001882:	2067      	movs	r0, #103	@ 0x67
 8001884:	f7ff fa32 	bl	8000cec <LCD_Draw_Circle_Fill>
	LCD_Draw_Circle_Fill(144, SCORE_YPOS+60, 15, LCD_COLOR_YELLOW);
 8001888:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800188c:	220f      	movs	r2, #15
 800188e:	218c      	movs	r1, #140	@ 0x8c
 8001890:	2090      	movs	r0, #144	@ 0x90
 8001892:	f7ff fa2b 	bl	8000cec <LCD_Draw_Circle_Fill>

	char redScoreToDisplay[4];
	//displays up to 9999
	sprintf(redScoreToDisplay, "%d", redScore);
 8001896:	4b58      	ldr	r3, [pc, #352]	@ (80019f8 <LCD_Draw_Score_Screen+0x284>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	f107 0308 	add.w	r3, r7, #8
 80018a0:	4956      	ldr	r1, [pc, #344]	@ (80019fc <LCD_Draw_Score_Screen+0x288>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f005 fa38 	bl	8006d18 <siprintf>
	for(int i = 0; redScoreToDisplay[i] != '\0'; i++){
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 33f8 	str.w	r3, [r7, #1016]	@ 0x3f8
 80018ae:	e019      	b.n	80018e4 <LCD_Draw_Score_Screen+0x170>
		LCD_DisplayChar(97+i*15, SCORE_YPOS+51, redScoreToDisplay[i]);
 80018b0:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	461a      	mov	r2, r3
 80018b8:	0112      	lsls	r2, r2, #4
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	b29b      	uxth	r3, r3
 80018be:	3361      	adds	r3, #97	@ 0x61
 80018c0:	b298      	uxth	r0, r3
 80018c2:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 80018c6:	f5a3 727e 	sub.w	r2, r3, #1016	@ 0x3f8
 80018ca:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 80018ce:	4413      	add	r3, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	2183      	movs	r1, #131	@ 0x83
 80018d6:	f7ff fb97 	bl	8001008 <LCD_DisplayChar>
	for(int i = 0; redScoreToDisplay[i] != '\0'; i++){
 80018da:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 80018de:	3301      	adds	r3, #1
 80018e0:	f8c7 33f8 	str.w	r3, [r7, #1016]	@ 0x3f8
 80018e4:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 80018e8:	f5a3 727e 	sub.w	r2, r3, #1016	@ 0x3f8
 80018ec:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	@ 0x3f8
 80018f0:	4413      	add	r3, r2
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1db      	bne.n	80018b0 <LCD_Draw_Score_Screen+0x13c>
	}

	char yellowScoreToDisplay[4];
	sprintf(yellowScoreToDisplay, "%d", yellowScore);
 80018f8:	4b41      	ldr	r3, [pc, #260]	@ (8001a00 <LCD_Draw_Score_Screen+0x28c>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	493e      	ldr	r1, [pc, #248]	@ (80019fc <LCD_Draw_Score_Screen+0x288>)
 8001902:	4618      	mov	r0, r3
 8001904:	f005 fa08 	bl	8006d18 <siprintf>
	for(int i = 0; redScoreToDisplay[i] != '\0'; i++){
 8001908:	2300      	movs	r3, #0
 800190a:	f8c7 33f4 	str.w	r3, [r7, #1012]	@ 0x3f4
 800190e:	e019      	b.n	8001944 <LCD_Draw_Score_Screen+0x1d0>
		LCD_DisplayChar(137+i*15, SCORE_YPOS+51, yellowScoreToDisplay[i]);
 8001910:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001914:	b29b      	uxth	r3, r3
 8001916:	461a      	mov	r2, r3
 8001918:	0112      	lsls	r2, r2, #4
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	b29b      	uxth	r3, r3
 800191e:	3389      	adds	r3, #137	@ 0x89
 8001920:	b298      	uxth	r0, r3
 8001922:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001926:	f5a3 727f 	sub.w	r2, r3, #1020	@ 0x3fc
 800192a:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 800192e:	4413      	add	r3, r2
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	461a      	mov	r2, r3
 8001934:	2183      	movs	r1, #131	@ 0x83
 8001936:	f7ff fb67 	bl	8001008 <LCD_DisplayChar>
	for(int i = 0; redScoreToDisplay[i] != '\0'; i++){
 800193a:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 800193e:	3301      	adds	r3, #1
 8001940:	f8c7 33f4 	str.w	r3, [r7, #1012]	@ 0x3f4
 8001944:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001948:	f5a3 727e 	sub.w	r2, r3, #1016	@ 0x3f8
 800194c:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	@ 0x3f4
 8001950:	4413      	add	r3, r2
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1db      	bne.n	8001910 <LCD_Draw_Score_Screen+0x19c>
	}

//	LCD_DisplayChar(97, SCORE_YPOS+51, redScoreToDisplay);
//	LCD_DisplayChar(137, SCORE_YPOS+51, yellowScoreToDisplay);
	//RIGHT NOW ONLY CAN DISPLAY UP TO 9 FOR BOTH SIDES OTHERWISE OVERFLOW
	LCD_DisplayChar(116, SCORE_YPOS+48, '-');
 8001958:	222d      	movs	r2, #45	@ 0x2d
 800195a:	2180      	movs	r1, #128	@ 0x80
 800195c:	2074      	movs	r0, #116	@ 0x74
 800195e:	f7ff fb53 	bl	8001008 <LCD_DisplayChar>

	LCD_Draw_Rectangle_Fill(18, RESTART_BUTTON_YPOS-2, 204, 104, LCD_COLOR_BLACK);
 8001962:	2300      	movs	r3, #0
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2368      	movs	r3, #104	@ 0x68
 8001968:	22cc      	movs	r2, #204	@ 0xcc
 800196a:	21c6      	movs	r1, #198	@ 0xc6
 800196c:	2012      	movs	r0, #18
 800196e:	f7ff fa10 	bl	8000d92 <LCD_Draw_Rectangle_Fill>
	LCD_Draw_Rectangle_Fill(20, RESTART_BUTTON_YPOS, 200, 100, LCD_COLOR_CYAN);
 8001972:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	2364      	movs	r3, #100	@ 0x64
 800197a:	22c8      	movs	r2, #200	@ 0xc8
 800197c:	21c8      	movs	r1, #200	@ 0xc8
 800197e:	2014      	movs	r0, #20
 8001980:	f7ff fa07 	bl	8000d92 <LCD_Draw_Rectangle_Fill>
	LCD_Draw_Rectangle_Fill(25, RESTART_BUTTON_YPOS+5, 190, 90, LCD_COLOR_BLUE2);
 8001984:	f240 531f 	movw	r3, #1311	@ 0x51f
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	235a      	movs	r3, #90	@ 0x5a
 800198c:	22be      	movs	r2, #190	@ 0xbe
 800198e:	21cd      	movs	r1, #205	@ 0xcd
 8001990:	2019      	movs	r0, #25
 8001992:	f7ff f9fe 	bl	8000d92 <LCD_Draw_Rectangle_Fill>

	LCD_DisplayChar(95,  NEW_YPOS,'N');
 8001996:	224e      	movs	r2, #78	@ 0x4e
 8001998:	21e6      	movs	r1, #230	@ 0xe6
 800199a:	205f      	movs	r0, #95	@ 0x5f
 800199c:	f7ff fb34 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(110, NEW_YPOS,'E');
 80019a0:	2245      	movs	r2, #69	@ 0x45
 80019a2:	21e6      	movs	r1, #230	@ 0xe6
 80019a4:	206e      	movs	r0, #110	@ 0x6e
 80019a6:	f7ff fb2f 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(125, NEW_YPOS,'W');
 80019aa:	2257      	movs	r2, #87	@ 0x57
 80019ac:	21e6      	movs	r1, #230	@ 0xe6
 80019ae:	207d      	movs	r0, #125	@ 0x7d
 80019b0:	f7ff fb2a 	bl	8001008 <LCD_DisplayChar>

	LCD_DisplayChar(90,  GAME_YPOS,'G');
 80019b4:	2247      	movs	r2, #71	@ 0x47
 80019b6:	21fa      	movs	r1, #250	@ 0xfa
 80019b8:	205a      	movs	r0, #90	@ 0x5a
 80019ba:	f7ff fb25 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(105, GAME_YPOS,'A');
 80019be:	2241      	movs	r2, #65	@ 0x41
 80019c0:	21fa      	movs	r1, #250	@ 0xfa
 80019c2:	2069      	movs	r0, #105	@ 0x69
 80019c4:	f7ff fb20 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(120, GAME_YPOS,'M');
 80019c8:	224d      	movs	r2, #77	@ 0x4d
 80019ca:	21fa      	movs	r1, #250	@ 0xfa
 80019cc:	2078      	movs	r0, #120	@ 0x78
 80019ce:	f7ff fb1b 	bl	8001008 <LCD_DisplayChar>
	LCD_DisplayChar(135, GAME_YPOS,'E');
 80019d2:	2245      	movs	r2, #69	@ 0x45
 80019d4:	21fa      	movs	r1, #250	@ 0xfa
 80019d6:	2087      	movs	r0, #135	@ 0x87
 80019d8:	f7ff fb16 	bl	8001008 <LCD_DisplayChar>
}
 80019dc:	bf00      	nop
 80019de:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000004 	.word	0x20000004
 80019ec:	200259fc 	.word	0x200259fc
 80019f0:	10624dd3 	.word	0x10624dd3
 80019f4:	08007670 	.word	0x08007670
 80019f8:	200259ef 	.word	0x200259ef
 80019fc:	08007674 	.word	0x08007674
 8001a00:	200259f0 	.word	0x200259f0

08001a04 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a08:	b672      	cpsid	i
}
 8001a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <LCD_Error_Handler+0x8>

08001a10 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001a14:	f001 f9a5 	bl	8002d62 <STMPE811_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d001      	beq.n	8001a22 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001a1e:	bf00      	nop
 8001a20:	e7fd      	b.n	8001a1e <InitializeLCDTouch+0xe>
  }
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f001 fa4f 	bl	8002ed2 <STMPE811_ReadTouch>
 8001a34:	4603      	mov	r3, r0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
	...

08001a40 <getScheduledEvents>:
#include "Scheduler.h"

static uint32_t scheduledEvents;

uint32_t getScheduledEvents(){
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
	return scheduledEvents;
 8001a44:	4b03      	ldr	r3, [pc, #12]	@ (8001a54 <getScheduledEvents+0x14>)
 8001a46:	681b      	ldr	r3, [r3, #0]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20025a00 	.word	0x20025a00

08001a58 <addSchedulerEvent>:

void addSchedulerEvent(uint32_t event_to_schedule){
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	scheduledEvents |= event_to_schedule;
 8001a60:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <addSchedulerEvent+0x20>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	4a03      	ldr	r2, [pc, #12]	@ (8001a78 <addSchedulerEvent+0x20>)
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	20025a00 	.word	0x20025a00

08001a7c <removeSchedulerEvent>:


void removeSchedulerEvent(uint32_t event_to_remove){
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
	scheduledEvents &= ~event_to_remove;//this might be wrong
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	43da      	mvns	r2, r3
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <removeSchedulerEvent+0x24>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <removeSchedulerEvent+0x24>)
 8001a90:	6013      	str	r3, [r2, #0]
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20025a00 	.word	0x20025a00

08001aa4 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001aa8:	f000 f9fe 	bl	8001ea8 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001aac:	20ca      	movs	r0, #202	@ 0xca
 8001aae:	f000 f943 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001ab2:	20c3      	movs	r0, #195	@ 0xc3
 8001ab4:	f000 f94d 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001ab8:	2008      	movs	r0, #8
 8001aba:	f000 f94a 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001abe:	2050      	movs	r0, #80	@ 0x50
 8001ac0:	f000 f947 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001ac4:	20cf      	movs	r0, #207	@ 0xcf
 8001ac6:	f000 f937 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001aca:	2000      	movs	r0, #0
 8001acc:	f000 f941 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001ad0:	20c1      	movs	r0, #193	@ 0xc1
 8001ad2:	f000 f93e 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001ad6:	2030      	movs	r0, #48	@ 0x30
 8001ad8:	f000 f93b 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001adc:	20ed      	movs	r0, #237	@ 0xed
 8001ade:	f000 f92b 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001ae2:	2064      	movs	r0, #100	@ 0x64
 8001ae4:	f000 f935 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001ae8:	2003      	movs	r0, #3
 8001aea:	f000 f932 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001aee:	2012      	movs	r0, #18
 8001af0:	f000 f92f 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001af4:	2081      	movs	r0, #129	@ 0x81
 8001af6:	f000 f92c 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001afa:	20e8      	movs	r0, #232	@ 0xe8
 8001afc:	f000 f91c 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001b00:	2085      	movs	r0, #133	@ 0x85
 8001b02:	f000 f926 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001b06:	2000      	movs	r0, #0
 8001b08:	f000 f923 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001b0c:	2078      	movs	r0, #120	@ 0x78
 8001b0e:	f000 f920 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001b12:	20cb      	movs	r0, #203	@ 0xcb
 8001b14:	f000 f910 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001b18:	2039      	movs	r0, #57	@ 0x39
 8001b1a:	f000 f91a 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001b1e:	202c      	movs	r0, #44	@ 0x2c
 8001b20:	f000 f917 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001b24:	2000      	movs	r0, #0
 8001b26:	f000 f914 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001b2a:	2034      	movs	r0, #52	@ 0x34
 8001b2c:	f000 f911 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001b30:	2002      	movs	r0, #2
 8001b32:	f000 f90e 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001b36:	20f7      	movs	r0, #247	@ 0xf7
 8001b38:	f000 f8fe 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001b3c:	2020      	movs	r0, #32
 8001b3e:	f000 f908 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001b42:	20ea      	movs	r0, #234	@ 0xea
 8001b44:	f000 f8f8 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f000 f902 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f000 f8ff 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001b54:	20b1      	movs	r0, #177	@ 0xb1
 8001b56:	f000 f8ef 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f000 f8f9 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001b60:	201b      	movs	r0, #27
 8001b62:	f000 f8f6 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001b66:	20b6      	movs	r0, #182	@ 0xb6
 8001b68:	f000 f8e6 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001b6c:	200a      	movs	r0, #10
 8001b6e:	f000 f8f0 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001b72:	20a2      	movs	r0, #162	@ 0xa2
 8001b74:	f000 f8ed 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001b78:	20c0      	movs	r0, #192	@ 0xc0
 8001b7a:	f000 f8dd 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001b7e:	2010      	movs	r0, #16
 8001b80:	f000 f8e7 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001b84:	20c1      	movs	r0, #193	@ 0xc1
 8001b86:	f000 f8d7 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001b8a:	2010      	movs	r0, #16
 8001b8c:	f000 f8e1 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001b90:	20c5      	movs	r0, #197	@ 0xc5
 8001b92:	f000 f8d1 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001b96:	2045      	movs	r0, #69	@ 0x45
 8001b98:	f000 f8db 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001b9c:	2015      	movs	r0, #21
 8001b9e:	f000 f8d8 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001ba2:	20c7      	movs	r0, #199	@ 0xc7
 8001ba4:	f000 f8c8 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001ba8:	2090      	movs	r0, #144	@ 0x90
 8001baa:	f000 f8d2 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001bae:	2036      	movs	r0, #54	@ 0x36
 8001bb0:	f000 f8c2 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001bb4:	20c8      	movs	r0, #200	@ 0xc8
 8001bb6:	f000 f8cc 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001bba:	20f2      	movs	r0, #242	@ 0xf2
 8001bbc:	f000 f8bc 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001bc0:	2000      	movs	r0, #0
 8001bc2:	f000 f8c6 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001bc6:	20b0      	movs	r0, #176	@ 0xb0
 8001bc8:	f000 f8b6 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001bcc:	20c2      	movs	r0, #194	@ 0xc2
 8001bce:	f000 f8c0 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001bd2:	20b6      	movs	r0, #182	@ 0xb6
 8001bd4:	f000 f8b0 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001bd8:	200a      	movs	r0, #10
 8001bda:	f000 f8ba 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001bde:	20a7      	movs	r0, #167	@ 0xa7
 8001be0:	f000 f8b7 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001be4:	2027      	movs	r0, #39	@ 0x27
 8001be6:	f000 f8b4 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001bea:	2004      	movs	r0, #4
 8001bec:	f000 f8b1 	bl	8001d52 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001bf0:	202a      	movs	r0, #42	@ 0x2a
 8001bf2:	f000 f8a1 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	f000 f8ab 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	f000 f8a8 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c02:	2000      	movs	r0, #0
 8001c04:	f000 f8a5 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001c08:	20ef      	movs	r0, #239	@ 0xef
 8001c0a:	f000 f8a2 	bl	8001d52 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001c0e:	202b      	movs	r0, #43	@ 0x2b
 8001c10:	f000 f892 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c14:	2000      	movs	r0, #0
 8001c16:	f000 f89c 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	f000 f899 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001c20:	2001      	movs	r0, #1
 8001c22:	f000 f896 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001c26:	203f      	movs	r0, #63	@ 0x3f
 8001c28:	f000 f893 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001c2c:	20f6      	movs	r0, #246	@ 0xf6
 8001c2e:	f000 f883 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001c32:	2001      	movs	r0, #1
 8001c34:	f000 f88d 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c38:	2000      	movs	r0, #0
 8001c3a:	f000 f88a 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001c3e:	2006      	movs	r0, #6
 8001c40:	f000 f887 	bl	8001d52 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001c44:	202c      	movs	r0, #44	@ 0x2c
 8001c46:	f000 f877 	bl	8001d38 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001c4a:	20c8      	movs	r0, #200	@ 0xc8
 8001c4c:	f000 f9e8 	bl	8002020 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001c50:	2026      	movs	r0, #38	@ 0x26
 8001c52:	f000 f871 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001c56:	2001      	movs	r0, #1
 8001c58:	f000 f87b 	bl	8001d52 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001c5c:	20e0      	movs	r0, #224	@ 0xe0
 8001c5e:	f000 f86b 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001c62:	200f      	movs	r0, #15
 8001c64:	f000 f875 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001c68:	2029      	movs	r0, #41	@ 0x29
 8001c6a:	f000 f872 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001c6e:	2024      	movs	r0, #36	@ 0x24
 8001c70:	f000 f86f 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001c74:	200c      	movs	r0, #12
 8001c76:	f000 f86c 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001c7a:	200e      	movs	r0, #14
 8001c7c:	f000 f869 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001c80:	2009      	movs	r0, #9
 8001c82:	f000 f866 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001c86:	204e      	movs	r0, #78	@ 0x4e
 8001c88:	f000 f863 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001c8c:	2078      	movs	r0, #120	@ 0x78
 8001c8e:	f000 f860 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001c92:	203c      	movs	r0, #60	@ 0x3c
 8001c94:	f000 f85d 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001c98:	2009      	movs	r0, #9
 8001c9a:	f000 f85a 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001c9e:	2013      	movs	r0, #19
 8001ca0:	f000 f857 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001ca4:	2005      	movs	r0, #5
 8001ca6:	f000 f854 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001caa:	2017      	movs	r0, #23
 8001cac:	f000 f851 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001cb0:	2011      	movs	r0, #17
 8001cb2:	f000 f84e 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f000 f84b 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001cbc:	20e1      	movs	r0, #225	@ 0xe1
 8001cbe:	f000 f83b 	bl	8001d38 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 f845 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001cc8:	2016      	movs	r0, #22
 8001cca:	f000 f842 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001cce:	201b      	movs	r0, #27
 8001cd0:	f000 f83f 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001cd4:	2004      	movs	r0, #4
 8001cd6:	f000 f83c 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001cda:	2011      	movs	r0, #17
 8001cdc:	f000 f839 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001ce0:	2007      	movs	r0, #7
 8001ce2:	f000 f836 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001ce6:	2031      	movs	r0, #49	@ 0x31
 8001ce8:	f000 f833 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001cec:	2033      	movs	r0, #51	@ 0x33
 8001cee:	f000 f830 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001cf2:	2042      	movs	r0, #66	@ 0x42
 8001cf4:	f000 f82d 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001cf8:	2005      	movs	r0, #5
 8001cfa:	f000 f82a 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001cfe:	200c      	movs	r0, #12
 8001d00:	f000 f827 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001d04:	200a      	movs	r0, #10
 8001d06:	f000 f824 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001d0a:	2028      	movs	r0, #40	@ 0x28
 8001d0c:	f000 f821 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001d10:	202f      	movs	r0, #47	@ 0x2f
 8001d12:	f000 f81e 	bl	8001d52 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001d16:	200f      	movs	r0, #15
 8001d18:	f000 f81b 	bl	8001d52 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001d1c:	2011      	movs	r0, #17
 8001d1e:	f000 f80b 	bl	8001d38 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001d22:	20c8      	movs	r0, #200	@ 0xc8
 8001d24:	f000 f97c 	bl	8002020 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001d28:	2029      	movs	r0, #41	@ 0x29
 8001d2a:	f000 f805 	bl	8001d38 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001d2e:	202c      	movs	r0, #44	@ 0x2c
 8001d30:	f000 f802 	bl	8001d38 <ili9341_Write_Reg>
}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 f949 	bl	8001fdc <LCD_IO_WriteReg>
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	4603      	mov	r3, r0
 8001d5a:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001d5c:	88fb      	ldrh	r3, [r7, #6]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 f91a 	bl	8001f98 <LCD_IO_WriteData>
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001d70:	4819      	ldr	r0, [pc, #100]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d72:	f004 fc0e 	bl	8006592 <HAL_SPI_GetState>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d12b      	bne.n	8001dd4 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001d7c:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d7e:	4a17      	ldr	r2, [pc, #92]	@ (8001ddc <SPI_Init+0x70>)
 8001d80:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d84:	2218      	movs	r2, #24
 8001d86:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001d88:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001d8e:	4b12      	ldr	r3, [pc, #72]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001d94:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <SPI_Init+0x6c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001da0:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd8 <SPI_Init+0x6c>)
 8001da2:	2207      	movs	r2, #7
 8001da4:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001da6:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <SPI_Init+0x6c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd8 <SPI_Init+0x6c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001db2:	4b09      	ldr	r3, [pc, #36]	@ (8001dd8 <SPI_Init+0x6c>)
 8001db4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001db8:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001dba:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <SPI_Init+0x6c>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001dc0:	4b05      	ldr	r3, [pc, #20]	@ (8001dd8 <SPI_Init+0x6c>)
 8001dc2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001dc6:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001dc8:	4803      	ldr	r0, [pc, #12]	@ (8001dd8 <SPI_Init+0x6c>)
 8001dca:	f000 f833 	bl	8001e34 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001dce:	4802      	ldr	r0, [pc, #8]	@ (8001dd8 <SPI_Init+0x6c>)
 8001dd0:	f004 f9ea 	bl	80061a8 <HAL_SPI_Init>
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20025a04 	.word	0x20025a04
 8001ddc:	40015000 	.word	0x40015000

08001de0 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <SPI_Write+0x34>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	1db9      	adds	r1, r7, #6
 8001df4:	2201      	movs	r2, #1
 8001df6:	4808      	ldr	r0, [pc, #32]	@ (8001e18 <SPI_Write+0x38>)
 8001df8:	f004 fa87 	bl	800630a <HAL_SPI_Transmit>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001e06:	f000 f809 	bl	8001e1c <SPI_Error>
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	2000000c 	.word	0x2000000c
 8001e18:	20025a04 	.word	0x20025a04

08001e1c <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001e20:	4803      	ldr	r0, [pc, #12]	@ (8001e30 <SPI_Error+0x14>)
 8001e22:	f004 fa4a 	bl	80062ba <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001e26:	f7ff ffa1 	bl	8001d6c <SPI_Init>
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20025a04 	.word	0x20025a04

08001e34 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08a      	sub	sp, #40	@ 0x28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	4b17      	ldr	r3, [pc, #92]	@ (8001ea0 <SPI_MspInit+0x6c>)
 8001e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e44:	4a16      	ldr	r2, [pc, #88]	@ (8001ea0 <SPI_MspInit+0x6c>)
 8001e46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <SPI_MspInit+0x6c>)
 8001e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <SPI_MspInit+0x6c>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e60:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea0 <SPI_MspInit+0x6c>)
 8001e62:	f043 0320 	orr.w	r3, r3, #32
 8001e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e68:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea0 <SPI_MspInit+0x6c>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6c:	f003 0320 	and.w	r3, r3, #32
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001e74:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001e82:	2301      	movs	r3, #1
 8001e84:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001e86:	2305      	movs	r3, #5
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <SPI_MspInit+0x70>)
 8001e92:	f001 fd03 	bl	800389c <HAL_GPIO_Init>
}
 8001e96:	bf00      	nop
 8001e98:	3728      	adds	r7, #40	@ 0x28
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40021400 	.word	0x40021400

08001ea8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001eae:	4b36      	ldr	r3, [pc, #216]	@ (8001f88 <LCD_IO_Init+0xe0>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d164      	bne.n	8001f80 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001eb6:	4b34      	ldr	r3, [pc, #208]	@ (8001f88 <LCD_IO_Init+0xe0>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	4b32      	ldr	r3, [pc, #200]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec4:	4a31      	ldr	r2, [pc, #196]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001ec6:	f043 0308 	orr.w	r3, r3, #8
 8001eca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ecc:	4b2f      	ldr	r3, [pc, #188]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed0:	f003 0308 	and.w	r3, r3, #8
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001ed8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001edc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001eea:	f107 030c 	add.w	r3, r7, #12
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4827      	ldr	r0, [pc, #156]	@ (8001f90 <LCD_IO_Init+0xe8>)
 8001ef2:	f001 fcd3 	bl	800389c <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a23      	ldr	r2, [pc, #140]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001f12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f16:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f20:	2302      	movs	r3, #2
 8001f22:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4819      	ldr	r0, [pc, #100]	@ (8001f90 <LCD_IO_Init+0xe8>)
 8001f2c:	f001 fcb6 	bl	800389c <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001f30:	2300      	movs	r3, #0
 8001f32:	603b      	str	r3, [r7, #0]
 8001f34:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f38:	4a14      	ldr	r2, [pc, #80]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f40:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <LCD_IO_Init+0xe4>)
 8001f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001f50:	2301      	movs	r3, #1
 8001f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	4619      	mov	r1, r3
 8001f62:	480c      	ldr	r0, [pc, #48]	@ (8001f94 <LCD_IO_Init+0xec>)
 8001f64:	f001 fc9a 	bl	800389c <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2104      	movs	r1, #4
 8001f6c:	4809      	ldr	r0, [pc, #36]	@ (8001f94 <LCD_IO_Init+0xec>)
 8001f6e:	f001 ff4d 	bl	8003e0c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001f72:	2201      	movs	r2, #1
 8001f74:	2104      	movs	r1, #4
 8001f76:	4807      	ldr	r0, [pc, #28]	@ (8001f94 <LCD_IO_Init+0xec>)
 8001f78:	f001 ff48 	bl	8003e0c <HAL_GPIO_WritePin>

    SPI_Init();
 8001f7c:	f7ff fef6 	bl	8001d6c <SPI_Init>
  }
}
 8001f80:	bf00      	nop
 8001f82:	3720      	adds	r7, #32
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20025a5c 	.word	0x20025a5c
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40020c00 	.word	0x40020c00
 8001f94:	40020800 	.word	0x40020800

08001f98 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fa8:	480a      	ldr	r0, [pc, #40]	@ (8001fd4 <LCD_IO_WriteData+0x3c>)
 8001faa:	f001 ff2f 	bl	8003e0c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2104      	movs	r1, #4
 8001fb2:	4809      	ldr	r0, [pc, #36]	@ (8001fd8 <LCD_IO_WriteData+0x40>)
 8001fb4:	f001 ff2a 	bl	8003e0c <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff ff10 	bl	8001de0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	2104      	movs	r1, #4
 8001fc4:	4804      	ldr	r0, [pc, #16]	@ (8001fd8 <LCD_IO_WriteData+0x40>)
 8001fc6:	f001 ff21 	bl	8003e0c <HAL_GPIO_WritePin>
}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40020c00 	.word	0x40020c00
 8001fd8:	40020800 	.word	0x40020800

08001fdc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fec:	480a      	ldr	r0, [pc, #40]	@ (8002018 <LCD_IO_WriteReg+0x3c>)
 8001fee:	f001 ff0d 	bl	8003e0c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2104      	movs	r1, #4
 8001ff6:	4809      	ldr	r0, [pc, #36]	@ (800201c <LCD_IO_WriteReg+0x40>)
 8001ff8:	f001 ff08 	bl	8003e0c <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff feed 	bl	8001de0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002006:	2201      	movs	r2, #1
 8002008:	2104      	movs	r1, #4
 800200a:	4804      	ldr	r0, [pc, #16]	@ (800201c <LCD_IO_WriteReg+0x40>)
 800200c:	f001 fefe 	bl	8003e0c <HAL_GPIO_WritePin>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40020c00 	.word	0x40020c00
 800201c:	40020800 	.word	0x40020800

08002020 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f001 facf 	bl	80035cc <HAL_Delay>
}
 800202e:	bf00      	nop
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800203c:	f001 fa54 	bl	80034e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002040:	f000 f858 	bl	80020f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002044:	f000 fa48 	bl	80024d8 <MX_GPIO_Init>
  MX_LTDC_Init();
 8002048:	f000 f8fe 	bl	8002248 <MX_LTDC_Init>
  MX_RNG_Init();
 800204c:	f000 f9ae 	bl	80023ac <MX_RNG_Init>
  MX_TIM2_Init();
 8002050:	f000 f9f6 	bl	8002440 <MX_TIM2_Init>
  MX_SPI5_Init();
 8002054:	f000 f9be 	bl	80023d4 <MX_SPI5_Init>
  MX_I2C3_Init();
 8002058:	f000 f8b6 	bl	80021c8 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800205c:	f7fe fa90 	bl	8000580 <ApplicationInit>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /* USER CODE END WHILE */
	  eventsToRun = getScheduledEvents();
 8002060:	f7ff fcee 	bl	8001a40 <getScheduledEvents>
 8002064:	6078      	str	r0, [r7, #4]

	  if(eventsToRun & START_MENU_EVENT){
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <main+0x3e>
		  LCD_Start_Screen();
 8002070:	f7fe faa2 	bl	80005b8 <LCD_Start_Screen>
	  }
	  if(eventsToRun & POLLING_MODE_SELECT_EVENT){
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d004      	beq.n	8002088 <main+0x52>
		  LCD_Polling_Mode();
 800207e:	f7fe fad3 	bl	8000628 <LCD_Polling_Mode>
		  HAL_Delay(200);
 8002082:	20c8      	movs	r0, #200	@ 0xc8
 8002084:	f001 faa2 	bl	80035cc <HAL_Delay>
	  }
	  if(eventsToRun & COLOR_SELECT_EVENT){
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <main+0x60>
		  LCD_Select_Color_Screen();
 8002092:	f7fe fa9d 	bl	80005d0 <LCD_Select_Color_Screen>
	  }
	  if(eventsToRun & POLLING_COLOR_SELECT_EVENT){
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b00      	cmp	r3, #0
 800209e:	d004      	beq.n	80020aa <main+0x74>
		  LCD_Polling_Color();
 80020a0:	f7fe fad8 	bl	8000654 <LCD_Polling_Color>
		  HAL_Delay(200);
 80020a4:	20c8      	movs	r0, #200	@ 0xc8
 80020a6:	f001 fa91 	bl	80035cc <HAL_Delay>
	  }
	  if(eventsToRun & BUILD_NEW_GAME_EVENT){
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f003 0310 	and.w	r3, r3, #16
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <main+0x82>
		  LCD_Game_Screen();
 80020b4:	f7fe fa98 	bl	80005e8 <LCD_Game_Screen>
	  }
	  if(eventsToRun & POLLING_GAME_EVENT){
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0320 	and.w	r3, r3, #32
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d004      	beq.n	80020cc <main+0x96>
		  LCD_Touch_Polling_Game();
 80020c2:	f7fe fae5 	bl	8000690 <LCD_Touch_Polling_Game>
		  HAL_Delay(100);
 80020c6:	2064      	movs	r0, #100	@ 0x64
 80020c8:	f001 fa80 	bl	80035cc <HAL_Delay>
	  }
	  if(eventsToRun & SCORE_SCREEN_EVENT){
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d005      	beq.n	80020e2 <main+0xac>
		  LCD_Score_Screen();
 80020d6:	f7fe fa95 	bl	8000604 <LCD_Score_Screen>
		  HAL_Delay(1000);
 80020da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020de:	f001 fa75 	bl	80035cc <HAL_Delay>
	  }
	  if(eventsToRun & POLLING_RESTART_EVENT){
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0b9      	beq.n	8002060 <main+0x2a>
		  LCD_Polling_Restart();
 80020ec:	f7fe fae8 	bl	80006c0 <LCD_Polling_Restart>
	  eventsToRun = getScheduledEvents();
 80020f0:	e7b6      	b.n	8002060 <main+0x2a>
	...

080020f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b094      	sub	sp, #80	@ 0x50
 80020f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020fa:	f107 0320 	add.w	r3, r7, #32
 80020fe:	2230      	movs	r2, #48	@ 0x30
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f004 fe28 	bl	8006d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002108:	f107 030c 	add.w	r3, r7, #12
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002118:	2300      	movs	r3, #0
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	4b28      	ldr	r3, [pc, #160]	@ (80021c0 <SystemClock_Config+0xcc>)
 800211e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002120:	4a27      	ldr	r2, [pc, #156]	@ (80021c0 <SystemClock_Config+0xcc>)
 8002122:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002126:	6413      	str	r3, [r2, #64]	@ 0x40
 8002128:	4b25      	ldr	r3, [pc, #148]	@ (80021c0 <SystemClock_Config+0xcc>)
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002134:	2300      	movs	r3, #0
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	4b22      	ldr	r3, [pc, #136]	@ (80021c4 <SystemClock_Config+0xd0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <SystemClock_Config+0xd0>)
 800213e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	4b1f      	ldr	r3, [pc, #124]	@ (80021c4 <SystemClock_Config+0xd0>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002150:	2301      	movs	r3, #1
 8002152:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002154:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002158:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800215a:	2302      	movs	r3, #2
 800215c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800215e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002162:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002164:	2308      	movs	r3, #8
 8002166:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002168:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800216c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800216e:	2302      	movs	r3, #2
 8002170:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002172:	2307      	movs	r3, #7
 8002174:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002176:	f107 0320 	add.w	r3, r7, #32
 800217a:	4618      	mov	r0, r3
 800217c:	f003 f9a6 	bl	80054cc <HAL_RCC_OscConfig>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002186:	f000 fb55 	bl	8002834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800218a:	230f      	movs	r3, #15
 800218c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800218e:	2302      	movs	r3, #2
 8002190:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002196:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800219a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800219c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80021a2:	f107 030c 	add.w	r3, r7, #12
 80021a6:	2105      	movs	r1, #5
 80021a8:	4618      	mov	r0, r3
 80021aa:	f003 fc07 	bl	80059bc <HAL_RCC_ClockConfig>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80021b4:	f000 fb3e 	bl	8002834 <Error_Handler>
  }
}
 80021b8:	bf00      	nop
 80021ba:	3750      	adds	r7, #80	@ 0x50
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40007000 	.word	0x40007000

080021c8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80021cc:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <MX_I2C3_Init+0x74>)
 80021ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002240 <MX_I2C3_Init+0x78>)
 80021d0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80021d2:	4b1a      	ldr	r3, [pc, #104]	@ (800223c <MX_I2C3_Init+0x74>)
 80021d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002244 <MX_I2C3_Init+0x7c>)
 80021d6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021d8:	4b18      	ldr	r3, [pc, #96]	@ (800223c <MX_I2C3_Init+0x74>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80021de:	4b17      	ldr	r3, [pc, #92]	@ (800223c <MX_I2C3_Init+0x74>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021e4:	4b15      	ldr	r3, [pc, #84]	@ (800223c <MX_I2C3_Init+0x74>)
 80021e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021ea:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021ec:	4b13      	ldr	r3, [pc, #76]	@ (800223c <MX_I2C3_Init+0x74>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80021f2:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_I2C3_Init+0x74>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021f8:	4b10      	ldr	r3, [pc, #64]	@ (800223c <MX_I2C3_Init+0x74>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021fe:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_I2C3_Init+0x74>)
 8002200:	2200      	movs	r2, #0
 8002202:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002204:	480d      	ldr	r0, [pc, #52]	@ (800223c <MX_I2C3_Init+0x74>)
 8002206:	f001 fe1b 	bl	8003e40 <HAL_I2C_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002210:	f000 fb10 	bl	8002834 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002214:	2100      	movs	r1, #0
 8002216:	4809      	ldr	r0, [pc, #36]	@ (800223c <MX_I2C3_Init+0x74>)
 8002218:	f002 fe36 	bl	8004e88 <HAL_I2CEx_ConfigAnalogFilter>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8002222:	f000 fb07 	bl	8002834 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002226:	2100      	movs	r1, #0
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_I2C3_Init+0x74>)
 800222a:	f002 fe69 	bl	8004f00 <HAL_I2CEx_ConfigDigitalFilter>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8002234:	f000 fafe 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20025a60 	.word	0x20025a60
 8002240:	40005c00 	.word	0x40005c00
 8002244:	000186a0 	.word	0x000186a0

08002248 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b09a      	sub	sp, #104	@ 0x68
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800224e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002252:	2234      	movs	r2, #52	@ 0x34
 8002254:	2100      	movs	r1, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f004 fd7e 	bl	8006d58 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 800225c:	463b      	mov	r3, r7
 800225e:	2234      	movs	r2, #52	@ 0x34
 8002260:	2100      	movs	r1, #0
 8002262:	4618      	mov	r0, r3
 8002264:	f004 fd78 	bl	8006d58 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002268:	4b4e      	ldr	r3, [pc, #312]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 800226a:	4a4f      	ldr	r2, [pc, #316]	@ (80023a8 <MX_LTDC_Init+0x160>)
 800226c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800226e:	4b4d      	ldr	r3, [pc, #308]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 8002270:	2200      	movs	r2, #0
 8002272:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002274:	4b4b      	ldr	r3, [pc, #300]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800227a:	4b4a      	ldr	r3, [pc, #296]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 800227c:	2200      	movs	r2, #0
 800227e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002280:	4b48      	ldr	r3, [pc, #288]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 8002282:	2200      	movs	r2, #0
 8002284:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8002286:	4b47      	ldr	r3, [pc, #284]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 8002288:	2207      	movs	r2, #7
 800228a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800228c:	4b45      	ldr	r3, [pc, #276]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 800228e:	2203      	movs	r2, #3
 8002290:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8002292:	4b44      	ldr	r3, [pc, #272]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 8002294:	220e      	movs	r2, #14
 8002296:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002298:	4b42      	ldr	r3, [pc, #264]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 800229a:	2205      	movs	r2, #5
 800229c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800229e:	4b41      	ldr	r3, [pc, #260]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022a0:	f240 228e 	movw	r2, #654	@ 0x28e
 80022a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80022a6:	4b3f      	ldr	r3, [pc, #252]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022a8:	f240 12e5 	movw	r2, #485	@ 0x1e5
 80022ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 80022ae:	4b3d      	ldr	r3, [pc, #244]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022b0:	f44f 7225 	mov.w	r2, #660	@ 0x294
 80022b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 80022b6:	4b3b      	ldr	r3, [pc, #236]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022b8:	f240 12e7 	movw	r2, #487	@ 0x1e7
 80022bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80022be:	4b39      	ldr	r3, [pc, #228]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80022c6:	4b37      	ldr	r3, [pc, #220]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80022ce:	4b35      	ldr	r3, [pc, #212]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80022d6:	4833      	ldr	r0, [pc, #204]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 80022d8:	f002 fe52 	bl	8004f80 <HAL_LTDC_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 80022e2:	f000 faa7 	bl	8002834 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80022f6:	2300      	movs	r3, #0
 80022f8:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002306:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002308:	2305      	movs	r3, #5
 800230a:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 800231e:	2300      	movs	r3, #0
 8002320:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800232a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800232e:	2200      	movs	r2, #0
 8002330:	4619      	mov	r1, r3
 8002332:	481c      	ldr	r0, [pc, #112]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 8002334:	f002 fef4 	bl	8005120 <HAL_LTDC_ConfigLayer>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 800233e:	f000 fa79 	bl	8002834 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 800235a:	2300      	movs	r3, #0
 800235c:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800235e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002362:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002364:	2305      	movs	r3, #5
 8002366:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8002370:	2300      	movs	r3, #0
 8002372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8002374:	2300      	movs	r3, #0
 8002376:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002386:	463b      	mov	r3, r7
 8002388:	2201      	movs	r2, #1
 800238a:	4619      	mov	r1, r3
 800238c:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <MX_LTDC_Init+0x15c>)
 800238e:	f002 fec7 	bl	8005120 <HAL_LTDC_ConfigLayer>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002398:	f000 fa4c 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800239c:	bf00      	nop
 800239e:	3768      	adds	r7, #104	@ 0x68
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20025ab4 	.word	0x20025ab4
 80023a8:	40016800 	.word	0x40016800

080023ac <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80023b0:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <MX_RNG_Init+0x20>)
 80023b2:	4a07      	ldr	r2, [pc, #28]	@ (80023d0 <MX_RNG_Init+0x24>)
 80023b4:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80023b6:	4805      	ldr	r0, [pc, #20]	@ (80023cc <MX_RNG_Init+0x20>)
 80023b8:	f003 fecc 	bl	8006154 <HAL_RNG_Init>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80023c2:	f000 fa37 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20025b5c 	.word	0x20025b5c
 80023d0:	50060800 	.word	0x50060800

080023d4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80023d8:	4b17      	ldr	r3, [pc, #92]	@ (8002438 <MX_SPI5_Init+0x64>)
 80023da:	4a18      	ldr	r2, [pc, #96]	@ (800243c <MX_SPI5_Init+0x68>)
 80023dc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80023de:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <MX_SPI5_Init+0x64>)
 80023e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023e4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80023e6:	4b14      	ldr	r3, [pc, #80]	@ (8002438 <MX_SPI5_Init+0x64>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80023ec:	4b12      	ldr	r3, [pc, #72]	@ (8002438 <MX_SPI5_Init+0x64>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023f2:	4b11      	ldr	r3, [pc, #68]	@ (8002438 <MX_SPI5_Init+0x64>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <MX_SPI5_Init+0x64>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80023fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002438 <MX_SPI5_Init+0x64>)
 8002400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002404:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002406:	4b0c      	ldr	r3, [pc, #48]	@ (8002438 <MX_SPI5_Init+0x64>)
 8002408:	2200      	movs	r2, #0
 800240a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800240c:	4b0a      	ldr	r3, [pc, #40]	@ (8002438 <MX_SPI5_Init+0x64>)
 800240e:	2200      	movs	r2, #0
 8002410:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002412:	4b09      	ldr	r3, [pc, #36]	@ (8002438 <MX_SPI5_Init+0x64>)
 8002414:	2200      	movs	r2, #0
 8002416:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002418:	4b07      	ldr	r3, [pc, #28]	@ (8002438 <MX_SPI5_Init+0x64>)
 800241a:	2200      	movs	r2, #0
 800241c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800241e:	4b06      	ldr	r3, [pc, #24]	@ (8002438 <MX_SPI5_Init+0x64>)
 8002420:	220a      	movs	r2, #10
 8002422:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002424:	4804      	ldr	r0, [pc, #16]	@ (8002438 <MX_SPI5_Init+0x64>)
 8002426:	f003 febf 	bl	80061a8 <HAL_SPI_Init>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002430:	f000 fa00 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002434:	bf00      	nop
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20025b6c 	.word	0x20025b6c
 800243c:	40015000 	.word	0x40015000

08002440 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002446:	f107 0308 	add.w	r3, r7, #8
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	609a      	str	r2, [r3, #8]
 8002452:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002454:	463b      	mov	r3, r7
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800245c:	4b1d      	ldr	r3, [pc, #116]	@ (80024d4 <MX_TIM2_Init+0x94>)
 800245e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002462:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002464:	4b1b      	ldr	r3, [pc, #108]	@ (80024d4 <MX_TIM2_Init+0x94>)
 8002466:	2200      	movs	r2, #0
 8002468:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246a:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <MX_TIM2_Init+0x94>)
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002470:	4b18      	ldr	r3, [pc, #96]	@ (80024d4 <MX_TIM2_Init+0x94>)
 8002472:	f04f 32ff 	mov.w	r2, #4294967295
 8002476:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002478:	4b16      	ldr	r3, [pc, #88]	@ (80024d4 <MX_TIM2_Init+0x94>)
 800247a:	2200      	movs	r2, #0
 800247c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800247e:	4b15      	ldr	r3, [pc, #84]	@ (80024d4 <MX_TIM2_Init+0x94>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002484:	4813      	ldr	r0, [pc, #76]	@ (80024d4 <MX_TIM2_Init+0x94>)
 8002486:	f004 f96f 	bl	8006768 <HAL_TIM_Base_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002490:	f000 f9d0 	bl	8002834 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002494:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002498:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800249a:	f107 0308 	add.w	r3, r7, #8
 800249e:	4619      	mov	r1, r3
 80024a0:	480c      	ldr	r0, [pc, #48]	@ (80024d4 <MX_TIM2_Init+0x94>)
 80024a2:	f004 f9b0 	bl	8006806 <HAL_TIM_ConfigClockSource>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80024ac:	f000 f9c2 	bl	8002834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024b8:	463b      	mov	r3, r7
 80024ba:	4619      	mov	r1, r3
 80024bc:	4805      	ldr	r0, [pc, #20]	@ (80024d4 <MX_TIM2_Init+0x94>)
 80024be:	f004 fbaf 	bl	8006c20 <HAL_TIMEx_MasterConfigSynchronization>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80024c8:	f000 f9b4 	bl	8002834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20025bc4 	.word	0x20025bc4

080024d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08e      	sub	sp, #56	@ 0x38
 80024dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]
 80024e8:	609a      	str	r2, [r3, #8]
 80024ea:	60da      	str	r2, [r3, #12]
 80024ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	623b      	str	r3, [r7, #32]
 80024f2:	4bb2      	ldr	r3, [pc, #712]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	4ab1      	ldr	r2, [pc, #708]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80024f8:	f043 0304 	orr.w	r3, r3, #4
 80024fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fe:	4baf      	ldr	r3, [pc, #700]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	623b      	str	r3, [r7, #32]
 8002508:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	4bab      	ldr	r3, [pc, #684]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	4aaa      	ldr	r2, [pc, #680]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002514:	f043 0320 	orr.w	r3, r3, #32
 8002518:	6313      	str	r3, [r2, #48]	@ 0x30
 800251a:	4ba8      	ldr	r3, [pc, #672]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	f003 0320 	and.w	r3, r3, #32
 8002522:	61fb      	str	r3, [r7, #28]
 8002524:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
 800252a:	4ba4      	ldr	r3, [pc, #656]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	4aa3      	ldr	r2, [pc, #652]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002530:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002534:	6313      	str	r3, [r2, #48]	@ 0x30
 8002536:	4ba1      	ldr	r3, [pc, #644]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800253e:	61bb      	str	r3, [r7, #24]
 8002540:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	4b9d      	ldr	r3, [pc, #628]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	4a9c      	ldr	r2, [pc, #624]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	6313      	str	r3, [r2, #48]	@ 0x30
 8002552:	4b9a      	ldr	r3, [pc, #616]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	617b      	str	r3, [r7, #20]
 800255c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
 8002562:	4b96      	ldr	r3, [pc, #600]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a95      	ldr	r2, [pc, #596]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	4b93      	ldr	r3, [pc, #588]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	4b8f      	ldr	r3, [pc, #572]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	4a8e      	ldr	r2, [pc, #568]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 8002584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002588:	6313      	str	r3, [r2, #48]	@ 0x30
 800258a:	4b8c      	ldr	r3, [pc, #560]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	4b88      	ldr	r3, [pc, #544]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	4a87      	ldr	r2, [pc, #540]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80025a0:	f043 0310 	orr.w	r3, r3, #16
 80025a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a6:	4b85      	ldr	r3, [pc, #532]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	f003 0310 	and.w	r3, r3, #16
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	4b81      	ldr	r3, [pc, #516]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	4a80      	ldr	r2, [pc, #512]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80025bc:	f043 0308 	orr.w	r3, r3, #8
 80025c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c2:	4b7e      	ldr	r3, [pc, #504]	@ (80027bc <MX_GPIO_Init+0x2e4>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	f003 0308 	and.w	r3, r3, #8
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80025ce:	2200      	movs	r2, #0
 80025d0:	2116      	movs	r1, #22
 80025d2:	487b      	ldr	r0, [pc, #492]	@ (80027c0 <MX_GPIO_Init+0x2e8>)
 80025d4:	f001 fc1a 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80025d8:	2200      	movs	r2, #0
 80025da:	2180      	movs	r1, #128	@ 0x80
 80025dc:	4879      	ldr	r0, [pc, #484]	@ (80027c4 <MX_GPIO_Init+0x2ec>)
 80025de:	f001 fc15 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80025e2:	2200      	movs	r2, #0
 80025e4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80025e8:	4877      	ldr	r0, [pc, #476]	@ (80027c8 <MX_GPIO_Init+0x2f0>)
 80025ea:	f001 fc0f 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80025ee:	2200      	movs	r2, #0
 80025f0:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80025f4:	4875      	ldr	r0, [pc, #468]	@ (80027cc <MX_GPIO_Init+0x2f4>)
 80025f6:	f001 fc09 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80025fa:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80025fe:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002608:	2303      	movs	r3, #3
 800260a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800260c:	230c      	movs	r3, #12
 800260e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002610:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002614:	4619      	mov	r1, r3
 8002616:	486e      	ldr	r0, [pc, #440]	@ (80027d0 <MX_GPIO_Init+0x2f8>)
 8002618:	f001 f940 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800261c:	2301      	movs	r3, #1
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800262c:	230c      	movs	r3, #12
 800262e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002630:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002634:	4619      	mov	r1, r3
 8002636:	4862      	ldr	r0, [pc, #392]	@ (80027c0 <MX_GPIO_Init+0x2e8>)
 8002638:	f001 f930 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 800263c:	2316      	movs	r3, #22
 800263e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002640:	2301      	movs	r3, #1
 8002642:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002648:	2300      	movs	r3, #0
 800264a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800264c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002650:	4619      	mov	r1, r3
 8002652:	485b      	ldr	r0, [pc, #364]	@ (80027c0 <MX_GPIO_Init+0x2e8>)
 8002654:	f001 f922 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8002658:	f248 0307 	movw	r3, #32775	@ 0x8007
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800265e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002662:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002668:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800266c:	4619      	mov	r1, r3
 800266e:	4855      	ldr	r0, [pc, #340]	@ (80027c4 <MX_GPIO_Init+0x2ec>)
 8002670:	f001 f914 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8002674:	2380      	movs	r3, #128	@ 0x80
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002678:	2301      	movs	r3, #1
 800267a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002680:	2300      	movs	r3, #0
 8002682:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002684:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002688:	4619      	mov	r1, r3
 800268a:	484e      	ldr	r0, [pc, #312]	@ (80027c4 <MX_GPIO_Init+0x2ec>)
 800268c:	f001 f906 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002690:	2320      	movs	r3, #32
 8002692:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002694:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002698:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800269e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026a2:	4619      	mov	r1, r3
 80026a4:	4846      	ldr	r0, [pc, #280]	@ (80027c0 <MX_GPIO_Init+0x2e8>)
 80026a6:	f001 f8f9 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80026aa:	2304      	movs	r3, #4
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ae:	2300      	movs	r3, #0
 80026b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80026b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ba:	4619      	mov	r1, r3
 80026bc:	4845      	ldr	r0, [pc, #276]	@ (80027d4 <MX_GPIO_Init+0x2fc>)
 80026be:	f001 f8ed 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80026c2:	f248 1333 	movw	r3, #33075	@ 0x8133
 80026c6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c8:	2302      	movs	r3, #2
 80026ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d0:	2303      	movs	r3, #3
 80026d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80026d4:	230c      	movs	r3, #12
 80026d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026dc:	4619      	mov	r1, r3
 80026de:	483b      	ldr	r0, [pc, #236]	@ (80027cc <MX_GPIO_Init+0x2f4>)
 80026e0:	f001 f8dc 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80026e4:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80026e8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ea:	2302      	movs	r3, #2
 80026ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026f2:	2303      	movs	r3, #3
 80026f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80026f6:	230c      	movs	r3, #12
 80026f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026fe:	4619      	mov	r1, r3
 8002700:	4835      	ldr	r0, [pc, #212]	@ (80027d8 <MX_GPIO_Init+0x300>)
 8002702:	f001 f8cb 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002706:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800270a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270c:	2302      	movs	r3, #2
 800270e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002718:	230c      	movs	r3, #12
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800271c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002720:	4619      	mov	r1, r3
 8002722:	482c      	ldr	r0, [pc, #176]	@ (80027d4 <MX_GPIO_Init+0x2fc>)
 8002724:	f001 f8ba 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002728:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800272c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800272e:	2300      	movs	r3, #0
 8002730:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800273a:	4619      	mov	r1, r3
 800273c:	4825      	ldr	r0, [pc, #148]	@ (80027d4 <MX_GPIO_Init+0x2fc>)
 800273e:	f001 f8ad 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002742:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002748:	2302      	movs	r3, #2
 800274a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002750:	2303      	movs	r3, #3
 8002752:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002754:	230c      	movs	r3, #12
 8002756:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002758:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800275c:	4619      	mov	r1, r3
 800275e:	481a      	ldr	r0, [pc, #104]	@ (80027c8 <MX_GPIO_Init+0x2f0>)
 8002760:	f001 f89c 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002764:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002768:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800276a:	2300      	movs	r3, #0
 800276c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002776:	4619      	mov	r1, r3
 8002778:	4813      	ldr	r0, [pc, #76]	@ (80027c8 <MX_GPIO_Init+0x2f0>)
 800277a:	f001 f88f 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800277e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002784:	2301      	movs	r3, #1
 8002786:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278c:	2300      	movs	r3, #0
 800278e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002794:	4619      	mov	r1, r3
 8002796:	480c      	ldr	r0, [pc, #48]	@ (80027c8 <MX_GPIO_Init+0x2f0>)
 8002798:	f001 f880 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800279c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	2302      	movs	r3, #2
 80027a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027aa:	2303      	movs	r3, #3
 80027ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027ae:	2307      	movs	r3, #7
 80027b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027b6:	4619      	mov	r1, r3
 80027b8:	e010      	b.n	80027dc <MX_GPIO_Init+0x304>
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800
 80027c0:	40020800 	.word	0x40020800
 80027c4:	40020000 	.word	0x40020000
 80027c8:	40020c00 	.word	0x40020c00
 80027cc:	40021800 	.word	0x40021800
 80027d0:	40021400 	.word	0x40021400
 80027d4:	40020400 	.word	0x40020400
 80027d8:	40021000 	.word	0x40021000
 80027dc:	4812      	ldr	r0, [pc, #72]	@ (8002828 <MX_GPIO_Init+0x350>)
 80027de:	f001 f85d 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80027e2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80027e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e8:	2301      	movs	r3, #1
 80027ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027f8:	4619      	mov	r1, r3
 80027fa:	480c      	ldr	r0, [pc, #48]	@ (800282c <MX_GPIO_Init+0x354>)
 80027fc:	f001 f84e 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002800:	2360      	movs	r3, #96	@ 0x60
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002804:	2302      	movs	r3, #2
 8002806:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800280c:	2303      	movs	r3, #3
 800280e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002810:	230c      	movs	r3, #12
 8002812:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002814:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002818:	4619      	mov	r1, r3
 800281a:	4805      	ldr	r0, [pc, #20]	@ (8002830 <MX_GPIO_Init+0x358>)
 800281c:	f001 f83e 	bl	800389c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002820:	bf00      	nop
 8002822:	3738      	adds	r7, #56	@ 0x38
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40020000 	.word	0x40020000
 800282c:	40021800 	.word	0x40021800
 8002830:	40020400 	.word	0x40020400

08002834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002838:	b672      	cpsid	i
}
 800283a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <Error_Handler+0x8>

08002840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]
 800284a:	4b10      	ldr	r3, [pc, #64]	@ (800288c <HAL_MspInit+0x4c>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	4a0f      	ldr	r2, [pc, #60]	@ (800288c <HAL_MspInit+0x4c>)
 8002850:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002854:	6453      	str	r3, [r2, #68]	@ 0x44
 8002856:	4b0d      	ldr	r3, [pc, #52]	@ (800288c <HAL_MspInit+0x4c>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800285e:	607b      	str	r3, [r7, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	603b      	str	r3, [r7, #0]
 8002866:	4b09      	ldr	r3, [pc, #36]	@ (800288c <HAL_MspInit+0x4c>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	4a08      	ldr	r2, [pc, #32]	@ (800288c <HAL_MspInit+0x4c>)
 800286c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002870:	6413      	str	r3, [r2, #64]	@ 0x40
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_MspInit+0x4c>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287a:	603b      	str	r3, [r7, #0]
 800287c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800287e:	2007      	movs	r0, #7
 8002880:	f000 ffbc 	bl	80037fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002884:	bf00      	nop
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40023800 	.word	0x40023800

08002890 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b08a      	sub	sp, #40	@ 0x28
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002898:	f107 0314 	add.w	r3, r7, #20
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	60da      	str	r2, [r3, #12]
 80028a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a29      	ldr	r2, [pc, #164]	@ (8002954 <HAL_I2C_MspInit+0xc4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d14b      	bne.n	800294a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	4b28      	ldr	r3, [pc, #160]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	4a27      	ldr	r2, [pc, #156]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 80028bc:	f043 0304 	orr.w	r3, r3, #4
 80028c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c2:	4b25      	ldr	r3, [pc, #148]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
 80028d2:	4b21      	ldr	r3, [pc, #132]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	4a20      	ldr	r2, [pc, #128]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028de:	4b1e      	ldr	r3, [pc, #120]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80028ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028f0:	2312      	movs	r3, #18
 80028f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f8:	2300      	movs	r3, #0
 80028fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80028fc:	2304      	movs	r3, #4
 80028fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002900:	f107 0314 	add.w	r3, r7, #20
 8002904:	4619      	mov	r1, r3
 8002906:	4815      	ldr	r0, [pc, #84]	@ (800295c <HAL_I2C_MspInit+0xcc>)
 8002908:	f000 ffc8 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800290c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002912:	2312      	movs	r3, #18
 8002914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002916:	2300      	movs	r3, #0
 8002918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291a:	2300      	movs	r3, #0
 800291c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800291e:	2304      	movs	r3, #4
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	480d      	ldr	r0, [pc, #52]	@ (8002960 <HAL_I2C_MspInit+0xd0>)
 800292a:	f000 ffb7 	bl	800389c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	4b09      	ldr	r3, [pc, #36]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	4a08      	ldr	r2, [pc, #32]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 8002938:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800293c:	6413      	str	r3, [r2, #64]	@ 0x40
 800293e:	4b06      	ldr	r3, [pc, #24]	@ (8002958 <HAL_I2C_MspInit+0xc8>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 800294a:	bf00      	nop
 800294c:	3728      	adds	r7, #40	@ 0x28
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40005c00 	.word	0x40005c00
 8002958:	40023800 	.word	0x40023800
 800295c:	40020800 	.word	0x40020800
 8002960:	40020000 	.word	0x40020000

08002964 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b09a      	sub	sp, #104	@ 0x68
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	609a      	str	r2, [r3, #8]
 8002978:	60da      	str	r2, [r3, #12]
 800297a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800297c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002980:	2230      	movs	r2, #48	@ 0x30
 8002982:	2100      	movs	r1, #0
 8002984:	4618      	mov	r0, r3
 8002986:	f004 f9e7 	bl	8006d58 <memset>
  if(hltdc->Instance==LTDC)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a81      	ldr	r2, [pc, #516]	@ (8002b94 <HAL_LTDC_MspInit+0x230>)
 8002990:	4293      	cmp	r3, r2
 8002992:	f040 80fb 	bne.w	8002b8c <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002996:	2308      	movs	r3, #8
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 800299a:	23c8      	movs	r3, #200	@ 0xc8
 800299c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800299e:	2302      	movs	r3, #2
 80029a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 80029a2:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80029a6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029ac:	4618      	mov	r0, r3
 80029ae:	f003 fa11 	bl	8005dd4 <HAL_RCCEx_PeriphCLKConfig>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 80029b8:	f7ff ff3c 	bl	8002834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
 80029c0:	4b75      	ldr	r3, [pc, #468]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c4:	4a74      	ldr	r2, [pc, #464]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80029ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80029cc:	4b72      	ldr	r3, [pc, #456]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029d4:	623b      	str	r3, [r7, #32]
 80029d6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	4b6e      	ldr	r3, [pc, #440]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e0:	4a6d      	ldr	r2, [pc, #436]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029e2:	f043 0320 	orr.w	r3, r3, #32
 80029e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	f003 0320 	and.w	r3, r3, #32
 80029f0:	61fb      	str	r3, [r7, #28]
 80029f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	4b67      	ldr	r3, [pc, #412]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fc:	4a66      	ldr	r2, [pc, #408]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a04:	4b64      	ldr	r3, [pc, #400]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
 8002a14:	4b60      	ldr	r3, [pc, #384]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a18:	4a5f      	ldr	r2, [pc, #380]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a1a:	f043 0302 	orr.w	r3, r3, #2
 8002a1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a20:	4b5d      	ldr	r3, [pc, #372]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	613b      	str	r3, [r7, #16]
 8002a30:	4b59      	ldr	r3, [pc, #356]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a34:	4a58      	ldr	r2, [pc, #352]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a3c:	4b56      	ldr	r3, [pc, #344]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	4b52      	ldr	r3, [pc, #328]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	4a51      	ldr	r2, [pc, #324]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a58:	4b4f      	ldr	r3, [pc, #316]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	4b4b      	ldr	r3, [pc, #300]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6c:	4a4a      	ldr	r2, [pc, #296]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a6e:	f043 0308 	orr.w	r3, r3, #8
 8002a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a74:	4b48      	ldr	r3, [pc, #288]	@ (8002b98 <HAL_LTDC_MspInit+0x234>)
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002a80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a84:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002a92:	230e      	movs	r3, #14
 8002a94:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002a96:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	483f      	ldr	r0, [pc, #252]	@ (8002b9c <HAL_LTDC_MspInit+0x238>)
 8002a9e:	f000 fefd 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002aa2:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002aa6:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ab4:	230e      	movs	r3, #14
 8002ab6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002abc:	4619      	mov	r1, r3
 8002abe:	4838      	ldr	r0, [pc, #224]	@ (8002ba0 <HAL_LTDC_MspInit+0x23c>)
 8002ac0:	f000 feec 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac8:	2302      	movs	r3, #2
 8002aca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002acc:	2300      	movs	r3, #0
 8002ace:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002ad4:	2309      	movs	r3, #9
 8002ad6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002adc:	4619      	mov	r1, r3
 8002ade:	4831      	ldr	r0, [pc, #196]	@ (8002ba4 <HAL_LTDC_MspInit+0x240>)
 8002ae0:	f000 fedc 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002ae4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002ae8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af2:	2300      	movs	r3, #0
 8002af4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002af6:	230e      	movs	r3, #14
 8002af8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002afa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002afe:	4619      	mov	r1, r3
 8002b00:	4828      	ldr	r0, [pc, #160]	@ (8002ba4 <HAL_LTDC_MspInit+0x240>)
 8002b02:	f000 fecb 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002b06:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002b0a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b14:	2300      	movs	r3, #0
 8002b16:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b18:	230e      	movs	r3, #14
 8002b1a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b1c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b20:	4619      	mov	r1, r3
 8002b22:	4821      	ldr	r0, [pc, #132]	@ (8002ba8 <HAL_LTDC_MspInit+0x244>)
 8002b24:	f000 feba 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002b28:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002b2c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b36:	2300      	movs	r3, #0
 8002b38:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b3a:	230e      	movs	r3, #14
 8002b3c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b3e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b42:	4619      	mov	r1, r3
 8002b44:	4819      	ldr	r0, [pc, #100]	@ (8002bac <HAL_LTDC_MspInit+0x248>)
 8002b46:	f000 fea9 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002b4a:	2348      	movs	r3, #72	@ 0x48
 8002b4c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b56:	2300      	movs	r3, #0
 8002b58:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b5a:	230e      	movs	r3, #14
 8002b5c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b5e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b62:	4619      	mov	r1, r3
 8002b64:	4812      	ldr	r0, [pc, #72]	@ (8002bb0 <HAL_LTDC_MspInit+0x24c>)
 8002b66:	f000 fe99 	bl	800389c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002b6a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b6e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002b7c:	2309      	movs	r3, #9
 8002b7e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b80:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b84:	4619      	mov	r1, r3
 8002b86:	4808      	ldr	r0, [pc, #32]	@ (8002ba8 <HAL_LTDC_MspInit+0x244>)
 8002b88:	f000 fe88 	bl	800389c <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002b8c:	bf00      	nop
 8002b8e:	3768      	adds	r7, #104	@ 0x68
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40016800 	.word	0x40016800
 8002b98:	40023800 	.word	0x40023800
 8002b9c:	40021400 	.word	0x40021400
 8002ba0:	40020000 	.word	0x40020000
 8002ba4:	40020400 	.word	0x40020400
 8002ba8:	40021800 	.word	0x40021800
 8002bac:	40020800 	.word	0x40020800
 8002bb0:	40020c00 	.word	0x40020c00

08002bb4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf0 <HAL_RNG_MspInit+0x3c>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d10d      	bne.n	8002be2 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf4 <HAL_RNG_MspInit+0x40>)
 8002bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bce:	4a09      	ldr	r2, [pc, #36]	@ (8002bf4 <HAL_RNG_MspInit+0x40>)
 8002bd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bd4:	6353      	str	r3, [r2, #52]	@ 0x34
 8002bd6:	4b07      	ldr	r3, [pc, #28]	@ (8002bf4 <HAL_RNG_MspInit+0x40>)
 8002bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002be2:	bf00      	nop
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	50060800 	.word	0x50060800
 8002bf4:	40023800 	.word	0x40023800

08002bf8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b08a      	sub	sp, #40	@ 0x28
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c00:	f107 0314 	add.w	r3, r7, #20
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	60da      	str	r2, [r3, #12]
 8002c0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a19      	ldr	r2, [pc, #100]	@ (8002c7c <HAL_SPI_MspInit+0x84>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d12c      	bne.n	8002c74 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	4b18      	ldr	r3, [pc, #96]	@ (8002c80 <HAL_SPI_MspInit+0x88>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c22:	4a17      	ldr	r2, [pc, #92]	@ (8002c80 <HAL_SPI_MspInit+0x88>)
 8002c24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c2a:	4b15      	ldr	r3, [pc, #84]	@ (8002c80 <HAL_SPI_MspInit+0x88>)
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <HAL_SPI_MspInit+0x88>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	4a10      	ldr	r2, [pc, #64]	@ (8002c80 <HAL_SPI_MspInit+0x88>)
 8002c40:	f043 0320 	orr.w	r3, r3, #32
 8002c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c46:	4b0e      	ldr	r3, [pc, #56]	@ (8002c80 <HAL_SPI_MspInit+0x88>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	f003 0320 	and.w	r3, r3, #32
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002c52:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2300      	movs	r3, #0
 8002c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002c64:	2305      	movs	r3, #5
 8002c66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c68:	f107 0314 	add.w	r3, r7, #20
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4805      	ldr	r0, [pc, #20]	@ (8002c84 <HAL_SPI_MspInit+0x8c>)
 8002c70:	f000 fe14 	bl	800389c <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002c74:	bf00      	nop
 8002c76:	3728      	adds	r7, #40	@ 0x28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40015000 	.word	0x40015000
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40021400 	.word	0x40021400

08002c88 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a08      	ldr	r2, [pc, #32]	@ (8002cb8 <HAL_SPI_MspDeInit+0x30>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d10a      	bne.n	8002cb0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002c9a:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <HAL_SPI_MspDeInit+0x34>)
 8002c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9e:	4a07      	ldr	r2, [pc, #28]	@ (8002cbc <HAL_SPI_MspDeInit+0x34>)
 8002ca0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ca4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002ca6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002caa:	4805      	ldr	r0, [pc, #20]	@ (8002cc0 <HAL_SPI_MspDeInit+0x38>)
 8002cac:	f000 ffa2 	bl	8003bf4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002cb0:	bf00      	nop
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40015000 	.word	0x40015000
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40021400 	.word	0x40021400

08002cc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cd4:	d10d      	bne.n	8002cf2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <HAL_TIM_Base_MspInit+0x3c>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	4a08      	ldr	r2, [pc, #32]	@ (8002d00 <HAL_TIM_Base_MspInit+0x3c>)
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ce6:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_TIM_Base_MspInit+0x3c>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002cf2:	bf00      	nop
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40023800 	.word	0x40023800

08002d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d08:	bf00      	nop
 8002d0a:	e7fd      	b.n	8002d08 <NMI_Handler+0x4>

08002d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d10:	bf00      	nop
 8002d12:	e7fd      	b.n	8002d10 <HardFault_Handler+0x4>

08002d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <MemManage_Handler+0x4>

08002d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d20:	bf00      	nop
 8002d22:	e7fd      	b.n	8002d20 <BusFault_Handler+0x4>

08002d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d28:	bf00      	nop
 8002d2a:	e7fd      	b.n	8002d28 <UsageFault_Handler+0x4>

08002d2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d30:	bf00      	nop
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d3e:	bf00      	nop
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d4c:	bf00      	nop
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d5a:	f000 fc17 	bl	800358c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8002d68:	f000 f9ce 	bl	8003108 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8002d6c:	f000 f98e 	bl	800308c <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002d70:	2202      	movs	r2, #2
 8002d72:	2103      	movs	r1, #3
 8002d74:	2082      	movs	r0, #130	@ 0x82
 8002d76:	f000 fa1b 	bl	80031b0 <I2C3_Write>
    HAL_Delay(5);
 8002d7a:	2005      	movs	r0, #5
 8002d7c:	f000 fc26 	bl	80035cc <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002d80:	2200      	movs	r2, #0
 8002d82:	2103      	movs	r1, #3
 8002d84:	2082      	movs	r0, #130	@ 0x82
 8002d86:	f000 fa13 	bl	80031b0 <I2C3_Write>
    HAL_Delay(2);
 8002d8a:	2002      	movs	r0, #2
 8002d8c:	f000 fc1e 	bl	80035cc <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8002d90:	1cba      	adds	r2, r7, #2
 8002d92:	2302      	movs	r3, #2
 8002d94:	2100      	movs	r1, #0
 8002d96:	2082      	movs	r0, #130	@ 0x82
 8002d98:	f000 fa5a 	bl	8003250 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8002da2:	887b      	ldrh	r3, [r7, #2]
 8002da4:	0a1b      	lsrs	r3, r3, #8
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8002dae:	88fb      	ldrh	r3, [r7, #6]
 8002db0:	f640 0211 	movw	r2, #2065	@ 0x811
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d001      	beq.n	8002dbc <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e075      	b.n	8002ea8 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	2103      	movs	r1, #3
 8002dc0:	2082      	movs	r0, #130	@ 0x82
 8002dc2:	f000 f9f5 	bl	80031b0 <I2C3_Write>
    HAL_Delay(5);
 8002dc6:	2005      	movs	r0, #5
 8002dc8:	f000 fc00 	bl	80035cc <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2103      	movs	r1, #3
 8002dd0:	2082      	movs	r0, #130	@ 0x82
 8002dd2:	f000 f9ed 	bl	80031b0 <I2C3_Write>
    HAL_Delay(2);
 8002dd6:	2002      	movs	r0, #2
 8002dd8:	f000 fbf8 	bl	80035cc <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002ddc:	2004      	movs	r0, #4
 8002dde:	f000 f867 	bl	8002eb0 <STMPE811_Read>
 8002de2:	4603      	mov	r3, r0
 8002de4:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8002de6:	797b      	ldrb	r3, [r7, #5]
 8002de8:	f023 0301 	bic.w	r3, r3, #1
 8002dec:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002dee:	797b      	ldrb	r3, [r7, #5]
 8002df0:	461a      	mov	r2, r3
 8002df2:	2104      	movs	r1, #4
 8002df4:	2082      	movs	r0, #130	@ 0x82
 8002df6:	f000 f9db 	bl	80031b0 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002dfa:	2004      	movs	r0, #4
 8002dfc:	f000 f858 	bl	8002eb0 <STMPE811_Read>
 8002e00:	4603      	mov	r3, r0
 8002e02:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002e04:	797b      	ldrb	r3, [r7, #5]
 8002e06:	f023 0302 	bic.w	r3, r3, #2
 8002e0a:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002e0c:	797b      	ldrb	r3, [r7, #5]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	2104      	movs	r1, #4
 8002e12:	2082      	movs	r0, #130	@ 0x82
 8002e14:	f000 f9cc 	bl	80031b0 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002e18:	2249      	movs	r2, #73	@ 0x49
 8002e1a:	2120      	movs	r1, #32
 8002e1c:	2082      	movs	r0, #130	@ 0x82
 8002e1e:	f000 f9c7 	bl	80031b0 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8002e22:	2002      	movs	r0, #2
 8002e24:	f000 fbd2 	bl	80035cc <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002e28:	2201      	movs	r2, #1
 8002e2a:	2121      	movs	r1, #33	@ 0x21
 8002e2c:	2082      	movs	r0, #130	@ 0x82
 8002e2e:	f000 f9bf 	bl	80031b0 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002e32:	2017      	movs	r0, #23
 8002e34:	f000 f83c 	bl	8002eb0 <STMPE811_Read>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8002e3c:	797b      	ldrb	r3, [r7, #5]
 8002e3e:	f043 031e 	orr.w	r3, r3, #30
 8002e42:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002e44:	797b      	ldrb	r3, [r7, #5]
 8002e46:	461a      	mov	r2, r3
 8002e48:	2117      	movs	r1, #23
 8002e4a:	2082      	movs	r0, #130	@ 0x82
 8002e4c:	f000 f9b0 	bl	80031b0 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8002e50:	229a      	movs	r2, #154	@ 0x9a
 8002e52:	2141      	movs	r1, #65	@ 0x41
 8002e54:	2082      	movs	r0, #130	@ 0x82
 8002e56:	f000 f9ab 	bl	80031b0 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	214a      	movs	r1, #74	@ 0x4a
 8002e5e:	2082      	movs	r0, #130	@ 0x82
 8002e60:	f000 f9a6 	bl	80031b0 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002e64:	2201      	movs	r2, #1
 8002e66:	214b      	movs	r1, #75	@ 0x4b
 8002e68:	2082      	movs	r0, #130	@ 0x82
 8002e6a:	f000 f9a1 	bl	80031b0 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	214b      	movs	r1, #75	@ 0x4b
 8002e72:	2082      	movs	r0, #130	@ 0x82
 8002e74:	f000 f99c 	bl	80031b0 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002e78:	2201      	movs	r2, #1
 8002e7a:	2156      	movs	r1, #86	@ 0x56
 8002e7c:	2082      	movs	r0, #130	@ 0x82
 8002e7e:	f000 f997 	bl	80031b0 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002e82:	2201      	movs	r2, #1
 8002e84:	2158      	movs	r1, #88	@ 0x58
 8002e86:	2082      	movs	r0, #130	@ 0x82
 8002e88:	f000 f992 	bl	80031b0 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	2140      	movs	r1, #64	@ 0x40
 8002e90:	2082      	movs	r0, #130	@ 0x82
 8002e92:	f000 f98d 	bl	80031b0 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002e96:	22ff      	movs	r2, #255	@ 0xff
 8002e98:	210b      	movs	r1, #11
 8002e9a:	2082      	movs	r0, #130	@ 0x82
 8002e9c:	f000 f988 	bl	80031b0 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8002ea0:	20c8      	movs	r0, #200	@ 0xc8
 8002ea2:	f000 fb93 	bl	80035cc <HAL_Delay>

    return STMPE811_State_Ok;
 8002ea6:	2302      	movs	r3, #2

}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002eba:	f107 020f 	add.w	r2, r7, #15
 8002ebe:	79fb      	ldrb	r3, [r7, #7]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	2082      	movs	r0, #130	@ 0x82
 8002ec4:	f000 f99e 	bl	8003204 <I2C3_Read>

    return readData;
 8002ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b084      	sub	sp, #16
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	791a      	ldrb	r2, [r3, #4]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8002ee2:	2040      	movs	r0, #64	@ 0x40
 8002ee4:	f7ff ffe4 	bl	8002eb0 <STMPE811_Read>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8002eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	db0e      	blt.n	8002f12 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002efa:	2201      	movs	r2, #1
 8002efc:	214b      	movs	r1, #75	@ 0x4b
 8002efe:	2082      	movs	r0, #130	@ 0x82
 8002f00:	f000 f956 	bl	80031b0 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002f04:	2200      	movs	r2, #0
 8002f06:	214b      	movs	r1, #75	@ 0x4b
 8002f08:	2082      	movs	r0, #130	@ 0x82
 8002f0a:	f000 f951 	bl	80031b0 <I2C3_Write>

        return STMPE811_State_Released;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e0a7      	b.n	8003062 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	799b      	ldrb	r3, [r3, #6]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d117      	bne.n	8002f4a <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	881b      	ldrh	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 f9b8 	bl	8003294 <TM_STMPE811_ReadX>
 8002f24:	4603      	mov	r3, r0
 8002f26:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	885b      	ldrh	r3, [r3, #2]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 fa0b 	bl	8003350 <TM_STMPE811_ReadY>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002f40:	3301      	adds	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	805a      	strh	r2, [r3, #2]
 8002f48:	e048      	b.n	8002fdc <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	799b      	ldrb	r3, [r3, #6]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d112      	bne.n	8002f78 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 f99c 	bl	8003294 <TM_STMPE811_ReadX>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	461a      	mov	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	885b      	ldrh	r3, [r3, #2]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 f9f1 	bl	8003350 <TM_STMPE811_ReadY>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	461a      	mov	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	805a      	strh	r2, [r3, #2]
 8002f76:	e031      	b.n	8002fdc <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	799b      	ldrb	r3, [r3, #6]
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d115      	bne.n	8002fac <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	885b      	ldrh	r3, [r3, #2]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 f985 	bl	8003294 <TM_STMPE811_ReadX>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	881b      	ldrh	r3, [r3, #0]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 f9da 	bl	8003350 <TM_STMPE811_ReadY>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	801a      	strh	r2, [r3, #0]
 8002faa:	e017      	b.n	8002fdc <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	799b      	ldrb	r3, [r3, #6]
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d113      	bne.n	8002fdc <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f000 f96b 	bl	8003294 <TM_STMPE811_ReadX>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f000 f9be 	bl	8003350 <TM_STMPE811_ReadY>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002fdc:	2201      	movs	r2, #1
 8002fde:	214b      	movs	r1, #75	@ 0x4b
 8002fe0:	2082      	movs	r0, #130	@ 0x82
 8002fe2:	f000 f8e5 	bl	80031b0 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	214b      	movs	r1, #75	@ 0x4b
 8002fea:	2082      	movs	r0, #130	@ 0x82
 8002fec:	f000 f8e0 	bl	80031b0 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	799b      	ldrb	r3, [r3, #6]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d003      	beq.n	8003000 <STMPE811_ReadTouch+0x12e>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	799b      	ldrb	r3, [r3, #6]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d115      	bne.n	800302c <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d027      	beq.n	8003058 <STMPE811_ReadTouch+0x186>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	2bee      	cmp	r3, #238	@ 0xee
 800300e:	d823      	bhi.n	8003058 <STMPE811_ReadTouch+0x186>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	885b      	ldrh	r3, [r3, #2]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d01f      	beq.n	8003058 <STMPE811_ReadTouch+0x186>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	885b      	ldrh	r3, [r3, #2]
 800301c:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8003020:	d81a      	bhi.n	8003058 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8003028:	2300      	movs	r3, #0
 800302a:	e01a      	b.n	8003062 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d012      	beq.n	800305a <STMPE811_ReadTouch+0x188>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	881b      	ldrh	r3, [r3, #0]
 8003038:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800303c:	d80d      	bhi.n	800305a <STMPE811_ReadTouch+0x188>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	885b      	ldrh	r3, [r3, #2]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <STMPE811_ReadTouch+0x188>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	885b      	ldrh	r3, [r3, #2]
 800304a:	2bee      	cmp	r3, #238	@ 0xee
 800304c:	d805      	bhi.n	800305a <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8003054:	2300      	movs	r3, #0
 8003056:	e004      	b.n	8003062 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8003058:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 8003060:	2301      	movs	r3, #1
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
	...

0800306c <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8003070:	4b05      	ldr	r3, [pc, #20]	@ (8003088 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8003078:	bf00      	nop
 800307a:	e7fd      	b.n	8003078 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	20025c60 	.word	0x20025c60

0800308c <I2C3_Init>:

static void I2C3_Init()
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	603b      	str	r3, [r7, #0]
 8003096:	4b18      	ldr	r3, [pc, #96]	@ (80030f8 <I2C3_Init+0x6c>)
 8003098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309a:	4a17      	ldr	r2, [pc, #92]	@ (80030f8 <I2C3_Init+0x6c>)
 800309c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030a2:	4b15      	ldr	r3, [pc, #84]	@ (80030f8 <I2C3_Init+0x6c>)
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 80030ae:	4b13      	ldr	r3, [pc, #76]	@ (80030fc <I2C3_Init+0x70>)
 80030b0:	4a13      	ldr	r2, [pc, #76]	@ (8003100 <I2C3_Init+0x74>)
 80030b2:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 80030b4:	4b11      	ldr	r3, [pc, #68]	@ (80030fc <I2C3_Init+0x70>)
 80030b6:	4a13      	ldr	r2, [pc, #76]	@ (8003104 <I2C3_Init+0x78>)
 80030b8:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80030ba:	4b10      	ldr	r3, [pc, #64]	@ (80030fc <I2C3_Init+0x70>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 80030c0:	4b0e      	ldr	r3, [pc, #56]	@ (80030fc <I2C3_Init+0x70>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030c6:	4b0d      	ldr	r3, [pc, #52]	@ (80030fc <I2C3_Init+0x70>)
 80030c8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80030cc:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 80030ce:	4b0b      	ldr	r3, [pc, #44]	@ (80030fc <I2C3_Init+0x70>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030d4:	4b09      	ldr	r3, [pc, #36]	@ (80030fc <I2C3_Init+0x70>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 80030da:	4808      	ldr	r0, [pc, #32]	@ (80030fc <I2C3_Init+0x70>)
 80030dc:	f000 feb0 	bl	8003e40 <HAL_I2C_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 80030ea:	bf00      	nop
 80030ec:	e7fd      	b.n	80030ea <I2C3_Init+0x5e>
    }
    return;
 80030ee:	bf00      	nop
}
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40023800 	.word	0x40023800
 80030fc:	20025c0c 	.word	0x20025c0c
 8003100:	40005c00 	.word	0x40005c00
 8003104:	000186a0 	.word	0x000186a0

08003108 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b088      	sub	sp, #32
 800310c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310e:	f107 030c 	add.w	r3, r7, #12
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	605a      	str	r2, [r3, #4]
 8003118:	609a      	str	r2, [r3, #8]
 800311a:	60da      	str	r2, [r3, #12]
 800311c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]
 8003122:	4b20      	ldr	r3, [pc, #128]	@ (80031a4 <I2C3_MspInit+0x9c>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003126:	4a1f      	ldr	r2, [pc, #124]	@ (80031a4 <I2C3_MspInit+0x9c>)
 8003128:	f043 0304 	orr.w	r3, r3, #4
 800312c:	6313      	str	r3, [r2, #48]	@ 0x30
 800312e:	4b1d      	ldr	r3, [pc, #116]	@ (80031a4 <I2C3_MspInit+0x9c>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	f003 0304 	and.w	r3, r3, #4
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	4b19      	ldr	r3, [pc, #100]	@ (80031a4 <I2C3_MspInit+0x9c>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003142:	4a18      	ldr	r2, [pc, #96]	@ (80031a4 <I2C3_MspInit+0x9c>)
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	6313      	str	r3, [r2, #48]	@ 0x30
 800314a:	4b16      	ldr	r3, [pc, #88]	@ (80031a4 <I2C3_MspInit+0x9c>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	607b      	str	r3, [r7, #4]
 8003154:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003156:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800315a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800315c:	2312      	movs	r3, #18
 800315e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003164:	2300      	movs	r3, #0
 8003166:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003168:	2304      	movs	r3, #4
 800316a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800316c:	f107 030c 	add.w	r3, r7, #12
 8003170:	4619      	mov	r1, r3
 8003172:	480d      	ldr	r0, [pc, #52]	@ (80031a8 <I2C3_MspInit+0xa0>)
 8003174:	f000 fb92 	bl	800389c <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003178:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800317c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800317e:	2312      	movs	r3, #18
 8003180:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003186:	2300      	movs	r3, #0
 8003188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800318a:	2304      	movs	r3, #4
 800318c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800318e:	f107 030c 	add.w	r3, r7, #12
 8003192:	4619      	mov	r1, r3
 8003194:	4805      	ldr	r0, [pc, #20]	@ (80031ac <I2C3_MspInit+0xa4>)
 8003196:	f000 fb81 	bl	800389c <HAL_GPIO_Init>
    
}
 800319a:	bf00      	nop
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40023800 	.word	0x40023800
 80031a8:	40020800 	.word	0x40020800
 80031ac:	40020000 	.word	0x40020000

080031b0 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af04      	add	r7, sp, #16
 80031b6:	4603      	mov	r3, r0
 80031b8:	80fb      	strh	r3, [r7, #6]
 80031ba:	460b      	mov	r3, r1
 80031bc:	717b      	strb	r3, [r7, #5]
 80031be:	4613      	mov	r3, r2
 80031c0:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 80031c2:	793b      	ldrb	r3, [r7, #4]
 80031c4:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80031c6:	797b      	ldrb	r3, [r7, #5]
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	88f9      	ldrh	r1, [r7, #6]
 80031cc:	4b0a      	ldr	r3, [pc, #40]	@ (80031f8 <I2C3_Write+0x48>)
 80031ce:	9302      	str	r3, [sp, #8]
 80031d0:	2301      	movs	r3, #1
 80031d2:	9301      	str	r3, [sp, #4]
 80031d4:	f107 030f 	add.w	r3, r7, #15
 80031d8:	9300      	str	r3, [sp, #0]
 80031da:	2301      	movs	r3, #1
 80031dc:	4807      	ldr	r0, [pc, #28]	@ (80031fc <I2C3_Write+0x4c>)
 80031de:	f000 ff73 	bl	80040c8 <HAL_I2C_Mem_Write>
 80031e2:	4603      	mov	r3, r0
 80031e4:	461a      	mov	r2, r3
 80031e6:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <I2C3_Write+0x50>)
 80031e8:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80031ea:	f7ff ff3f 	bl	800306c <verifyHAL_I2C_IS_OKAY>
}
 80031ee:	bf00      	nop
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	0003d090 	.word	0x0003d090
 80031fc:	20025c0c 	.word	0x20025c0c
 8003200:	20025c60 	.word	0x20025c60

08003204 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af04      	add	r7, sp, #16
 800320a:	4603      	mov	r3, r0
 800320c:	603a      	str	r2, [r7, #0]
 800320e:	71fb      	strb	r3, [r7, #7]
 8003210:	460b      	mov	r3, r1
 8003212:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	b299      	uxth	r1, r3
 8003218:	79bb      	ldrb	r3, [r7, #6]
 800321a:	b29a      	uxth	r2, r3
 800321c:	4b09      	ldr	r3, [pc, #36]	@ (8003244 <I2C3_Read+0x40>)
 800321e:	9302      	str	r3, [sp, #8]
 8003220:	2301      	movs	r3, #1
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	2301      	movs	r3, #1
 800322a:	4807      	ldr	r0, [pc, #28]	@ (8003248 <I2C3_Read+0x44>)
 800322c:	f001 f846 	bl	80042bc <HAL_I2C_Mem_Read>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	4b05      	ldr	r3, [pc, #20]	@ (800324c <I2C3_Read+0x48>)
 8003236:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003238:	f7ff ff18 	bl	800306c <verifyHAL_I2C_IS_OKAY>
}
 800323c:	bf00      	nop
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	0003d090 	.word	0x0003d090
 8003248:	20025c0c 	.word	0x20025c0c
 800324c:	20025c60 	.word	0x20025c60

08003250 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af04      	add	r7, sp, #16
 8003256:	603a      	str	r2, [r7, #0]
 8003258:	461a      	mov	r2, r3
 800325a:	4603      	mov	r3, r0
 800325c:	71fb      	strb	r3, [r7, #7]
 800325e:	460b      	mov	r3, r1
 8003260:	71bb      	strb	r3, [r7, #6]
 8003262:	4613      	mov	r3, r2
 8003264:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8003266:	79fb      	ldrb	r3, [r7, #7]
 8003268:	b299      	uxth	r1, r3
 800326a:	79bb      	ldrb	r3, [r7, #6]
 800326c:	b29a      	uxth	r2, r3
 800326e:	4b07      	ldr	r3, [pc, #28]	@ (800328c <I2C3_MulitByteRead+0x3c>)
 8003270:	9302      	str	r3, [sp, #8]
 8003272:	88bb      	ldrh	r3, [r7, #4]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	2301      	movs	r3, #1
 800327c:	4804      	ldr	r0, [pc, #16]	@ (8003290 <I2C3_MulitByteRead+0x40>)
 800327e:	f001 f81d 	bl	80042bc <HAL_I2C_Mem_Read>
}
 8003282:	bf00      	nop
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	0003d090 	.word	0x0003d090
 8003290:	20025c0c 	.word	0x20025c0c

08003294 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 800329e:	204d      	movs	r0, #77	@ 0x4d
 80032a0:	f7ff fe06 	bl	8002eb0 <STMPE811_Read>
 80032a4:	4603      	mov	r3, r0
 80032a6:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 80032a8:	204e      	movs	r0, #78	@ 0x4e
 80032aa:	f7ff fe01 	bl	8002eb0 <STMPE811_Read>
 80032ae:	4603      	mov	r3, r0
 80032b0:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80032b2:	7a7b      	ldrb	r3, [r7, #9]
 80032b4:	021b      	lsls	r3, r3, #8
 80032b6:	b21a      	sxth	r2, r3
 80032b8:	7a3b      	ldrb	r3, [r7, #8]
 80032ba:	b21b      	sxth	r3, r3
 80032bc:	4313      	orrs	r3, r2
 80032be:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 80032c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032c4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80032c8:	4293      	cmp	r3, r2
 80032ca:	dc06      	bgt.n	80032da <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 80032cc:	89fb      	ldrh	r3, [r7, #14]
 80032ce:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 80032d2:	330c      	adds	r3, #12
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	81fb      	strh	r3, [r7, #14]
 80032d8:	e005      	b.n	80032e6 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 80032da:	89fb      	ldrh	r3, [r7, #14]
 80032dc:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 80032e0:	3308      	adds	r3, #8
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 80032e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032ea:	4a18      	ldr	r2, [pc, #96]	@ (800334c <TM_STMPE811_ReadX+0xb8>)
 80032ec:	fb82 1203 	smull	r1, r2, r2, r3
 80032f0:	441a      	add	r2, r3
 80032f2:	10d2      	asrs	r2, r2, #3
 80032f4:	17db      	asrs	r3, r3, #31
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 80032fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032fe:	2bef      	cmp	r3, #239	@ 0xef
 8003300:	dd02      	ble.n	8003308 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8003302:	23ef      	movs	r3, #239	@ 0xef
 8003304:	81fb      	strh	r3, [r7, #14]
 8003306:	e005      	b.n	8003314 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8003308:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800330c:	2b00      	cmp	r3, #0
 800330e:	da01      	bge.n	8003314 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8003310:	2300      	movs	r3, #0
 8003312:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8003314:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003318:	88fb      	ldrh	r3, [r7, #6]
 800331a:	429a      	cmp	r2, r3
 800331c:	dd05      	ble.n	800332a <TM_STMPE811_ReadX+0x96>
 800331e:	89fa      	ldrh	r2, [r7, #14]
 8003320:	88fb      	ldrh	r3, [r7, #6]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	b29b      	uxth	r3, r3
 8003326:	b21b      	sxth	r3, r3
 8003328:	e004      	b.n	8003334 <TM_STMPE811_ReadX+0xa0>
 800332a:	89fb      	ldrh	r3, [r7, #14]
 800332c:	88fa      	ldrh	r2, [r7, #6]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	b29b      	uxth	r3, r3
 8003332:	b21b      	sxth	r3, r3
 8003334:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8003336:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800333a:	2b04      	cmp	r3, #4
 800333c:	dd01      	ble.n	8003342 <TM_STMPE811_ReadX+0xae>
        return val;
 800333e:	89fb      	ldrh	r3, [r7, #14]
 8003340:	e000      	b.n	8003344 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8003342:	88fb      	ldrh	r3, [r7, #6]
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	88888889 	.word	0x88888889

08003350 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 800335a:	204f      	movs	r0, #79	@ 0x4f
 800335c:	f7ff fda8 	bl	8002eb0 <STMPE811_Read>
 8003360:	4603      	mov	r3, r0
 8003362:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8003364:	2050      	movs	r0, #80	@ 0x50
 8003366:	f7ff fda3 	bl	8002eb0 <STMPE811_Read>
 800336a:	4603      	mov	r3, r0
 800336c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800336e:	7a7b      	ldrb	r3, [r7, #9]
 8003370:	021b      	lsls	r3, r3, #8
 8003372:	b21a      	sxth	r2, r3
 8003374:	7a3b      	ldrb	r3, [r7, #8]
 8003376:	b21b      	sxth	r3, r3
 8003378:	4313      	orrs	r3, r2
 800337a:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 800337c:	89fb      	ldrh	r3, [r7, #14]
 800337e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003382:	b29b      	uxth	r3, r3
 8003384:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8003386:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800338a:	4a19      	ldr	r2, [pc, #100]	@ (80033f0 <TM_STMPE811_ReadY+0xa0>)
 800338c:	fb82 1203 	smull	r1, r2, r2, r3
 8003390:	1052      	asrs	r2, r2, #1
 8003392:	17db      	asrs	r3, r3, #31
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8003398:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800339c:	2b00      	cmp	r3, #0
 800339e:	dc02      	bgt.n	80033a6 <TM_STMPE811_ReadY+0x56>
        val = 0;
 80033a0:	2300      	movs	r3, #0
 80033a2:	81fb      	strh	r3, [r7, #14]
 80033a4:	e007      	b.n	80033b6 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 80033a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033aa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80033ae:	db02      	blt.n	80033b6 <TM_STMPE811_ReadY+0x66>
        val = 319;
 80033b0:	f240 133f 	movw	r3, #319	@ 0x13f
 80033b4:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 80033b6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80033ba:	88fb      	ldrh	r3, [r7, #6]
 80033bc:	429a      	cmp	r2, r3
 80033be:	dd05      	ble.n	80033cc <TM_STMPE811_ReadY+0x7c>
 80033c0:	89fa      	ldrh	r2, [r7, #14]
 80033c2:	88fb      	ldrh	r3, [r7, #6]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	b21b      	sxth	r3, r3
 80033ca:	e004      	b.n	80033d6 <TM_STMPE811_ReadY+0x86>
 80033cc:	89fb      	ldrh	r3, [r7, #14]
 80033ce:	88fa      	ldrh	r2, [r7, #6]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	b21b      	sxth	r3, r3
 80033d6:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 80033d8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80033dc:	2b04      	cmp	r3, #4
 80033de:	dd01      	ble.n	80033e4 <TM_STMPE811_ReadY+0x94>
        return val;
 80033e0:	89fb      	ldrh	r3, [r7, #14]
 80033e2:	e000      	b.n	80033e6 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 80033e4:	88fb      	ldrh	r3, [r7, #6]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	2e8ba2e9 	.word	0x2e8ba2e9

080033f4 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
}
 80033f8:	bf00      	nop
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
	...

08003404 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800340c:	4a14      	ldr	r2, [pc, #80]	@ (8003460 <_sbrk+0x5c>)
 800340e:	4b15      	ldr	r3, [pc, #84]	@ (8003464 <_sbrk+0x60>)
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003418:	4b13      	ldr	r3, [pc, #76]	@ (8003468 <_sbrk+0x64>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d102      	bne.n	8003426 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003420:	4b11      	ldr	r3, [pc, #68]	@ (8003468 <_sbrk+0x64>)
 8003422:	4a12      	ldr	r2, [pc, #72]	@ (800346c <_sbrk+0x68>)
 8003424:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003426:	4b10      	ldr	r3, [pc, #64]	@ (8003468 <_sbrk+0x64>)
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4413      	add	r3, r2
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	429a      	cmp	r2, r3
 8003432:	d207      	bcs.n	8003444 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003434:	f003 fc98 	bl	8006d68 <__errno>
 8003438:	4603      	mov	r3, r0
 800343a:	220c      	movs	r2, #12
 800343c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800343e:	f04f 33ff 	mov.w	r3, #4294967295
 8003442:	e009      	b.n	8003458 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003444:	4b08      	ldr	r3, [pc, #32]	@ (8003468 <_sbrk+0x64>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800344a:	4b07      	ldr	r3, [pc, #28]	@ (8003468 <_sbrk+0x64>)
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4413      	add	r3, r2
 8003452:	4a05      	ldr	r2, [pc, #20]	@ (8003468 <_sbrk+0x64>)
 8003454:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003456:	68fb      	ldr	r3, [r7, #12]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3718      	adds	r7, #24
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20030000 	.word	0x20030000
 8003464:	00000400 	.word	0x00000400
 8003468:	20025c64 	.word	0x20025c64
 800346c:	20025db8 	.word	0x20025db8

08003470 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003474:	4b06      	ldr	r3, [pc, #24]	@ (8003490 <SystemInit+0x20>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347a:	4a05      	ldr	r2, [pc, #20]	@ (8003490 <SystemInit+0x20>)
 800347c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003480:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003484:	bf00      	nop
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <Reset_Handler>:





  ldr   sp, =_estack       /* set stack pointer */
 8003494:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003498:	f7ff ffea 	bl	8003470 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800349c:	480c      	ldr	r0, [pc, #48]	@ (80034d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800349e:	490d      	ldr	r1, [pc, #52]	@ (80034d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034a0:	4a0d      	ldr	r2, [pc, #52]	@ (80034d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034a4:	e002      	b.n	80034ac <LoopCopyDataInit>

080034a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034aa:	3304      	adds	r3, #4

080034ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034b0:	d3f9      	bcc.n	80034a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034b2:	4a0a      	ldr	r2, [pc, #40]	@ (80034dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034b4:	4c0a      	ldr	r4, [pc, #40]	@ (80034e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034b8:	e001      	b.n	80034be <LoopFillZerobss>

080034ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034bc:	3204      	adds	r2, #4

080034be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034c0:	d3fb      	bcc.n	80034ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80034c2:	f003 fc57 	bl	8006d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034c6:	f7fe fdb6 	bl	8002036 <main>
  bx  lr    
 80034ca:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80034cc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80034d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034d4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80034d8:	080088a4 	.word	0x080088a4
  ldr r2, =_sbss
 80034dc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80034e0:	20025db4 	.word	0x20025db4

080034e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034e4:	e7fe      	b.n	80034e4 <ADC_IRQHandler>
	...

080034e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003528 <HAL_Init+0x40>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003528 <HAL_Init+0x40>)
 80034f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <HAL_Init+0x40>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003528 <HAL_Init+0x40>)
 80034fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003502:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003504:	4b08      	ldr	r3, [pc, #32]	@ (8003528 <HAL_Init+0x40>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a07      	ldr	r2, [pc, #28]	@ (8003528 <HAL_Init+0x40>)
 800350a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800350e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003510:	2003      	movs	r0, #3
 8003512:	f000 f973 	bl	80037fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003516:	2000      	movs	r0, #0
 8003518:	f000 f808 	bl	800352c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800351c:	f7ff f990 	bl	8002840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40023c00 	.word	0x40023c00

0800352c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003534:	4b12      	ldr	r3, [pc, #72]	@ (8003580 <HAL_InitTick+0x54>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	4b12      	ldr	r3, [pc, #72]	@ (8003584 <HAL_InitTick+0x58>)
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	4619      	mov	r1, r3
 800353e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003542:	fbb3 f3f1 	udiv	r3, r3, r1
 8003546:	fbb2 f3f3 	udiv	r3, r2, r3
 800354a:	4618      	mov	r0, r3
 800354c:	f000 f999 	bl	8003882 <HAL_SYSTICK_Config>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e00e      	b.n	8003578 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2b0f      	cmp	r3, #15
 800355e:	d80a      	bhi.n	8003576 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003560:	2200      	movs	r2, #0
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	f000 f953 	bl	8003812 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800356c:	4a06      	ldr	r2, [pc, #24]	@ (8003588 <HAL_InitTick+0x5c>)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	e000      	b.n	8003578 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
}
 8003578:	4618      	mov	r0, r3
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	20000010 	.word	0x20000010
 8003584:	20000018 	.word	0x20000018
 8003588:	20000014 	.word	0x20000014

0800358c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003590:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <HAL_IncTick+0x20>)
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	461a      	mov	r2, r3
 8003596:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <HAL_IncTick+0x24>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4413      	add	r3, r2
 800359c:	4a04      	ldr	r2, [pc, #16]	@ (80035b0 <HAL_IncTick+0x24>)
 800359e:	6013      	str	r3, [r2, #0]
}
 80035a0:	bf00      	nop
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	20000018 	.word	0x20000018
 80035b0:	20025c68 	.word	0x20025c68

080035b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return uwTick;
 80035b8:	4b03      	ldr	r3, [pc, #12]	@ (80035c8 <HAL_GetTick+0x14>)
 80035ba:	681b      	ldr	r3, [r3, #0]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	20025c68 	.word	0x20025c68

080035cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035d4:	f7ff ffee 	bl	80035b4 <HAL_GetTick>
 80035d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e4:	d005      	beq.n	80035f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003610 <HAL_Delay+0x44>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4413      	add	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035f2:	bf00      	nop
 80035f4:	f7ff ffde 	bl	80035b4 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	429a      	cmp	r2, r3
 8003602:	d8f7      	bhi.n	80035f4 <HAL_Delay+0x28>
  {
  }
}
 8003604:	bf00      	nop
 8003606:	bf00      	nop
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000018 	.word	0x20000018

08003614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f003 0307 	and.w	r3, r3, #7
 8003622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003624:	4b0c      	ldr	r3, [pc, #48]	@ (8003658 <__NVIC_SetPriorityGrouping+0x44>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003630:	4013      	ands	r3, r2
 8003632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800363c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003640:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003646:	4a04      	ldr	r2, [pc, #16]	@ (8003658 <__NVIC_SetPriorityGrouping+0x44>)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	60d3      	str	r3, [r2, #12]
}
 800364c:	bf00      	nop
 800364e:	3714      	adds	r7, #20
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	e000ed00 	.word	0xe000ed00

0800365c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003660:	4b04      	ldr	r3, [pc, #16]	@ (8003674 <__NVIC_GetPriorityGrouping+0x18>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	0a1b      	lsrs	r3, r3, #8
 8003666:	f003 0307 	and.w	r3, r3, #7
}
 800366a:	4618      	mov	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	e000ed00 	.word	0xe000ed00

08003678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003686:	2b00      	cmp	r3, #0
 8003688:	db0b      	blt.n	80036a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	f003 021f 	and.w	r2, r3, #31
 8003690:	4907      	ldr	r1, [pc, #28]	@ (80036b0 <__NVIC_EnableIRQ+0x38>)
 8003692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003696:	095b      	lsrs	r3, r3, #5
 8003698:	2001      	movs	r0, #1
 800369a:	fa00 f202 	lsl.w	r2, r0, r2
 800369e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	e000e100 	.word	0xe000e100

080036b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	db12      	blt.n	80036ec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	490a      	ldr	r1, [pc, #40]	@ (80036f8 <__NVIC_DisableIRQ+0x44>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	2001      	movs	r0, #1
 80036d6:	fa00 f202 	lsl.w	r2, r0, r2
 80036da:	3320      	adds	r3, #32
 80036dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80036e0:	f3bf 8f4f 	dsb	sy
}
 80036e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80036e6:	f3bf 8f6f 	isb	sy
}
 80036ea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100

080036fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	6039      	str	r1, [r7, #0]
 8003706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370c:	2b00      	cmp	r3, #0
 800370e:	db0a      	blt.n	8003726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	b2da      	uxtb	r2, r3
 8003714:	490c      	ldr	r1, [pc, #48]	@ (8003748 <__NVIC_SetPriority+0x4c>)
 8003716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371a:	0112      	lsls	r2, r2, #4
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	440b      	add	r3, r1
 8003720:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003724:	e00a      	b.n	800373c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	b2da      	uxtb	r2, r3
 800372a:	4908      	ldr	r1, [pc, #32]	@ (800374c <__NVIC_SetPriority+0x50>)
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	3b04      	subs	r3, #4
 8003734:	0112      	lsls	r2, r2, #4
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	440b      	add	r3, r1
 800373a:	761a      	strb	r2, [r3, #24]
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr
 8003748:	e000e100 	.word	0xe000e100
 800374c:	e000ed00 	.word	0xe000ed00

08003750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003750:	b480      	push	{r7}
 8003752:	b089      	sub	sp, #36	@ 0x24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	f1c3 0307 	rsb	r3, r3, #7
 800376a:	2b04      	cmp	r3, #4
 800376c:	bf28      	it	cs
 800376e:	2304      	movcs	r3, #4
 8003770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	3304      	adds	r3, #4
 8003776:	2b06      	cmp	r3, #6
 8003778:	d902      	bls.n	8003780 <NVIC_EncodePriority+0x30>
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3b03      	subs	r3, #3
 800377e:	e000      	b.n	8003782 <NVIC_EncodePriority+0x32>
 8003780:	2300      	movs	r3, #0
 8003782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003784:	f04f 32ff 	mov.w	r2, #4294967295
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43da      	mvns	r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	401a      	ands	r2, r3
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003798:	f04f 31ff 	mov.w	r1, #4294967295
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	fa01 f303 	lsl.w	r3, r1, r3
 80037a2:	43d9      	mvns	r1, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a8:	4313      	orrs	r3, r2
         );
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3724      	adds	r7, #36	@ 0x24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037c8:	d301      	bcc.n	80037ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ca:	2301      	movs	r3, #1
 80037cc:	e00f      	b.n	80037ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037ce:	4a0a      	ldr	r2, [pc, #40]	@ (80037f8 <SysTick_Config+0x40>)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3b01      	subs	r3, #1
 80037d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037d6:	210f      	movs	r1, #15
 80037d8:	f04f 30ff 	mov.w	r0, #4294967295
 80037dc:	f7ff ff8e 	bl	80036fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037e0:	4b05      	ldr	r3, [pc, #20]	@ (80037f8 <SysTick_Config+0x40>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037e6:	4b04      	ldr	r3, [pc, #16]	@ (80037f8 <SysTick_Config+0x40>)
 80037e8:	2207      	movs	r2, #7
 80037ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	e000e010 	.word	0xe000e010

080037fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f7ff ff05 	bl	8003614 <__NVIC_SetPriorityGrouping>
}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003812:	b580      	push	{r7, lr}
 8003814:	b086      	sub	sp, #24
 8003816:	af00      	add	r7, sp, #0
 8003818:	4603      	mov	r3, r0
 800381a:	60b9      	str	r1, [r7, #8]
 800381c:	607a      	str	r2, [r7, #4]
 800381e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003824:	f7ff ff1a 	bl	800365c <__NVIC_GetPriorityGrouping>
 8003828:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	68b9      	ldr	r1, [r7, #8]
 800382e:	6978      	ldr	r0, [r7, #20]
 8003830:	f7ff ff8e 	bl	8003750 <NVIC_EncodePriority>
 8003834:	4602      	mov	r2, r0
 8003836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800383a:	4611      	mov	r1, r2
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff ff5d 	bl	80036fc <__NVIC_SetPriority>
}
 8003842:	bf00      	nop
 8003844:	3718      	adds	r7, #24
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b082      	sub	sp, #8
 800384e:	af00      	add	r7, sp, #0
 8003850:	4603      	mov	r3, r0
 8003852:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003858:	4618      	mov	r0, r3
 800385a:	f7ff ff0d 	bl	8003678 <__NVIC_EnableIRQ>
}
 800385e:	bf00      	nop
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b082      	sub	sp, #8
 800386a:	af00      	add	r7, sp, #0
 800386c:	4603      	mov	r3, r0
 800386e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff ff1d 	bl	80036b4 <__NVIC_DisableIRQ>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff ff94 	bl	80037b8 <SysTick_Config>
 8003890:	4603      	mov	r3, r0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
	...

0800389c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800389c:	b480      	push	{r7}
 800389e:	b089      	sub	sp, #36	@ 0x24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038aa:	2300      	movs	r3, #0
 80038ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038b2:	2300      	movs	r3, #0
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	e177      	b.n	8003ba8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038b8:	2201      	movs	r2, #1
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	4013      	ands	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	f040 8166 	bne.w	8003ba2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d005      	beq.n	80038ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d130      	bne.n	8003950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	2203      	movs	r2, #3
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	43db      	mvns	r3, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4013      	ands	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	68da      	ldr	r2, [r3, #12]
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	4313      	orrs	r3, r2
 8003916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003924:	2201      	movs	r2, #1
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	43db      	mvns	r3, r3
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4013      	ands	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	091b      	lsrs	r3, r3, #4
 800393a:	f003 0201 	and.w	r2, r3, #1
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	4313      	orrs	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	2b03      	cmp	r3, #3
 800395a:	d017      	beq.n	800398c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	2203      	movs	r2, #3
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	43db      	mvns	r3, r3
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	4013      	ands	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4313      	orrs	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 0303 	and.w	r3, r3, #3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d123      	bne.n	80039e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	08da      	lsrs	r2, r3, #3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3208      	adds	r2, #8
 80039a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	220f      	movs	r2, #15
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	691a      	ldr	r2, [r3, #16]
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	08da      	lsrs	r2, r3, #3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	3208      	adds	r2, #8
 80039da:	69b9      	ldr	r1, [r7, #24]
 80039dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	2203      	movs	r2, #3
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	43db      	mvns	r3, r3
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	4013      	ands	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f003 0203 	and.w	r2, r3, #3
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 80c0 	beq.w	8003ba2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	4b66      	ldr	r3, [pc, #408]	@ (8003bc0 <HAL_GPIO_Init+0x324>)
 8003a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2a:	4a65      	ldr	r2, [pc, #404]	@ (8003bc0 <HAL_GPIO_Init+0x324>)
 8003a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a32:	4b63      	ldr	r3, [pc, #396]	@ (8003bc0 <HAL_GPIO_Init+0x324>)
 8003a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a3e:	4a61      	ldr	r2, [pc, #388]	@ (8003bc4 <HAL_GPIO_Init+0x328>)
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	089b      	lsrs	r3, r3, #2
 8003a44:	3302      	adds	r3, #2
 8003a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	220f      	movs	r2, #15
 8003a56:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a58      	ldr	r2, [pc, #352]	@ (8003bc8 <HAL_GPIO_Init+0x32c>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d037      	beq.n	8003ada <HAL_GPIO_Init+0x23e>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a57      	ldr	r2, [pc, #348]	@ (8003bcc <HAL_GPIO_Init+0x330>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d031      	beq.n	8003ad6 <HAL_GPIO_Init+0x23a>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a56      	ldr	r2, [pc, #344]	@ (8003bd0 <HAL_GPIO_Init+0x334>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d02b      	beq.n	8003ad2 <HAL_GPIO_Init+0x236>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a55      	ldr	r2, [pc, #340]	@ (8003bd4 <HAL_GPIO_Init+0x338>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d025      	beq.n	8003ace <HAL_GPIO_Init+0x232>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a54      	ldr	r2, [pc, #336]	@ (8003bd8 <HAL_GPIO_Init+0x33c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d01f      	beq.n	8003aca <HAL_GPIO_Init+0x22e>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a53      	ldr	r2, [pc, #332]	@ (8003bdc <HAL_GPIO_Init+0x340>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d019      	beq.n	8003ac6 <HAL_GPIO_Init+0x22a>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a52      	ldr	r2, [pc, #328]	@ (8003be0 <HAL_GPIO_Init+0x344>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d013      	beq.n	8003ac2 <HAL_GPIO_Init+0x226>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a51      	ldr	r2, [pc, #324]	@ (8003be4 <HAL_GPIO_Init+0x348>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00d      	beq.n	8003abe <HAL_GPIO_Init+0x222>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a50      	ldr	r2, [pc, #320]	@ (8003be8 <HAL_GPIO_Init+0x34c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d007      	beq.n	8003aba <HAL_GPIO_Init+0x21e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a4f      	ldr	r2, [pc, #316]	@ (8003bec <HAL_GPIO_Init+0x350>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d101      	bne.n	8003ab6 <HAL_GPIO_Init+0x21a>
 8003ab2:	2309      	movs	r3, #9
 8003ab4:	e012      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ab6:	230a      	movs	r3, #10
 8003ab8:	e010      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003aba:	2308      	movs	r3, #8
 8003abc:	e00e      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003abe:	2307      	movs	r3, #7
 8003ac0:	e00c      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ac2:	2306      	movs	r3, #6
 8003ac4:	e00a      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ac6:	2305      	movs	r3, #5
 8003ac8:	e008      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003aca:	2304      	movs	r3, #4
 8003acc:	e006      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e004      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e002      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <HAL_GPIO_Init+0x240>
 8003ada:	2300      	movs	r3, #0
 8003adc:	69fa      	ldr	r2, [r7, #28]
 8003ade:	f002 0203 	and.w	r2, r2, #3
 8003ae2:	0092      	lsls	r2, r2, #2
 8003ae4:	4093      	lsls	r3, r2
 8003ae6:	69ba      	ldr	r2, [r7, #24]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003aec:	4935      	ldr	r1, [pc, #212]	@ (8003bc4 <HAL_GPIO_Init+0x328>)
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	089b      	lsrs	r3, r3, #2
 8003af2:	3302      	adds	r3, #2
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003afa:	4b3d      	ldr	r3, [pc, #244]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	43db      	mvns	r3, r3
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	4013      	ands	r3, r2
 8003b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b1e:	4a34      	ldr	r2, [pc, #208]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b24:	4b32      	ldr	r3, [pc, #200]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	4013      	ands	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b48:	4a29      	ldr	r2, [pc, #164]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b4e:	4b28      	ldr	r3, [pc, #160]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	43db      	mvns	r3, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d003      	beq.n	8003b72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b72:	4a1f      	ldr	r2, [pc, #124]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b78:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b9c:	4a14      	ldr	r2, [pc, #80]	@ (8003bf0 <HAL_GPIO_Init+0x354>)
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	61fb      	str	r3, [r7, #28]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	2b0f      	cmp	r3, #15
 8003bac:	f67f ae84 	bls.w	80038b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bb0:	bf00      	nop
 8003bb2:	bf00      	nop
 8003bb4:	3724      	adds	r7, #36	@ 0x24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	40013800 	.word	0x40013800
 8003bc8:	40020000 	.word	0x40020000
 8003bcc:	40020400 	.word	0x40020400
 8003bd0:	40020800 	.word	0x40020800
 8003bd4:	40020c00 	.word	0x40020c00
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	40021400 	.word	0x40021400
 8003be0:	40021800 	.word	0x40021800
 8003be4:	40021c00 	.word	0x40021c00
 8003be8:	40022000 	.word	0x40022000
 8003bec:	40022400 	.word	0x40022400
 8003bf0:	40013c00 	.word	0x40013c00

08003bf4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	e0d9      	b.n	8003dc4 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c10:	2201      	movs	r2, #1
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	f040 80c9 	bne.w	8003dbe <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003c2c:	4a6b      	ldr	r2, [pc, #428]	@ (8003ddc <HAL_GPIO_DeInit+0x1e8>)
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	089b      	lsrs	r3, r3, #2
 8003c32:	3302      	adds	r3, #2
 8003c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c38:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	220f      	movs	r2, #15
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a63      	ldr	r2, [pc, #396]	@ (8003de0 <HAL_GPIO_DeInit+0x1ec>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d037      	beq.n	8003cc6 <HAL_GPIO_DeInit+0xd2>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a62      	ldr	r2, [pc, #392]	@ (8003de4 <HAL_GPIO_DeInit+0x1f0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d031      	beq.n	8003cc2 <HAL_GPIO_DeInit+0xce>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a61      	ldr	r2, [pc, #388]	@ (8003de8 <HAL_GPIO_DeInit+0x1f4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d02b      	beq.n	8003cbe <HAL_GPIO_DeInit+0xca>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a60      	ldr	r2, [pc, #384]	@ (8003dec <HAL_GPIO_DeInit+0x1f8>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d025      	beq.n	8003cba <HAL_GPIO_DeInit+0xc6>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a5f      	ldr	r2, [pc, #380]	@ (8003df0 <HAL_GPIO_DeInit+0x1fc>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d01f      	beq.n	8003cb6 <HAL_GPIO_DeInit+0xc2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a5e      	ldr	r2, [pc, #376]	@ (8003df4 <HAL_GPIO_DeInit+0x200>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d019      	beq.n	8003cb2 <HAL_GPIO_DeInit+0xbe>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a5d      	ldr	r2, [pc, #372]	@ (8003df8 <HAL_GPIO_DeInit+0x204>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d013      	beq.n	8003cae <HAL_GPIO_DeInit+0xba>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a5c      	ldr	r2, [pc, #368]	@ (8003dfc <HAL_GPIO_DeInit+0x208>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00d      	beq.n	8003caa <HAL_GPIO_DeInit+0xb6>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a5b      	ldr	r2, [pc, #364]	@ (8003e00 <HAL_GPIO_DeInit+0x20c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d007      	beq.n	8003ca6 <HAL_GPIO_DeInit+0xb2>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a5a      	ldr	r2, [pc, #360]	@ (8003e04 <HAL_GPIO_DeInit+0x210>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d101      	bne.n	8003ca2 <HAL_GPIO_DeInit+0xae>
 8003c9e:	2309      	movs	r3, #9
 8003ca0:	e012      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003ca2:	230a      	movs	r3, #10
 8003ca4:	e010      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003ca6:	2308      	movs	r3, #8
 8003ca8:	e00e      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003caa:	2307      	movs	r3, #7
 8003cac:	e00c      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cae:	2306      	movs	r3, #6
 8003cb0:	e00a      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cb2:	2305      	movs	r3, #5
 8003cb4:	e008      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cb6:	2304      	movs	r3, #4
 8003cb8:	e006      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e004      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	e002      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <HAL_GPIO_DeInit+0xd4>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	f002 0203 	and.w	r2, r2, #3
 8003cce:	0092      	lsls	r2, r2, #2
 8003cd0:	4093      	lsls	r3, r2
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d132      	bne.n	8003d3e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	4949      	ldr	r1, [pc, #292]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003ce6:	4b48      	ldr	r3, [pc, #288]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	43db      	mvns	r3, r3
 8003cee:	4946      	ldr	r1, [pc, #280]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003cf4:	4b44      	ldr	r3, [pc, #272]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003cf6:	68da      	ldr	r2, [r3, #12]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	4942      	ldr	r1, [pc, #264]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003d02:	4b41      	ldr	r3, [pc, #260]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	493f      	ldr	r1, [pc, #252]	@ (8003e08 <HAL_GPIO_DeInit+0x214>)
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	220f      	movs	r2, #15
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003d20:	4a2e      	ldr	r2, [pc, #184]	@ (8003ddc <HAL_GPIO_DeInit+0x1e8>)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	089b      	lsrs	r3, r3, #2
 8003d26:	3302      	adds	r3, #2
 8003d28:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	43da      	mvns	r2, r3
 8003d30:	482a      	ldr	r0, [pc, #168]	@ (8003ddc <HAL_GPIO_DeInit+0x1e8>)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	089b      	lsrs	r3, r3, #2
 8003d36:	400a      	ands	r2, r1
 8003d38:	3302      	adds	r3, #2
 8003d3a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	2103      	movs	r1, #3
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	401a      	ands	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	08da      	lsrs	r2, r3, #3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3208      	adds	r2, #8
 8003d5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	f003 0307 	and.w	r3, r3, #7
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	220f      	movs	r2, #15
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	08d2      	lsrs	r2, r2, #3
 8003d74:	4019      	ands	r1, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3208      	adds	r2, #8
 8003d7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68da      	ldr	r2, [r3, #12]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	2103      	movs	r1, #3
 8003d88:	fa01 f303 	lsl.w	r3, r1, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	401a      	ands	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	2101      	movs	r1, #1
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	401a      	ands	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	2103      	movs	r1, #3
 8003db2:	fa01 f303 	lsl.w	r3, r1, r3
 8003db6:	43db      	mvns	r3, r3
 8003db8:	401a      	ands	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	2b0f      	cmp	r3, #15
 8003dc8:	f67f af22 	bls.w	8003c10 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003dcc:	bf00      	nop
 8003dce:	bf00      	nop
 8003dd0:	371c      	adds	r7, #28
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40013800 	.word	0x40013800
 8003de0:	40020000 	.word	0x40020000
 8003de4:	40020400 	.word	0x40020400
 8003de8:	40020800 	.word	0x40020800
 8003dec:	40020c00 	.word	0x40020c00
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40021400 	.word	0x40021400
 8003df8:	40021800 	.word	0x40021800
 8003dfc:	40021c00 	.word	0x40021c00
 8003e00:	40022000 	.word	0x40022000
 8003e04:	40022400 	.word	0x40022400
 8003e08:	40013c00 	.word	0x40013c00

08003e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	807b      	strh	r3, [r7, #2]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e1c:	787b      	ldrb	r3, [r7, #1]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e22:	887a      	ldrh	r2, [r7, #2]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e28:	e003      	b.n	8003e32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e2a:	887b      	ldrh	r3, [r7, #2]
 8003e2c:	041a      	lsls	r2, r3, #16
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	619a      	str	r2, [r3, #24]
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
	...

08003e40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e12b      	b.n	80040aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d106      	bne.n	8003e6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7fe fd12 	bl	8002890 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2224      	movs	r2, #36	@ 0x24
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0201 	bic.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ea2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ea4:	f001 ff82 	bl	8005dac <HAL_RCC_GetPCLK1Freq>
 8003ea8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4a81      	ldr	r2, [pc, #516]	@ (80040b4 <HAL_I2C_Init+0x274>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d807      	bhi.n	8003ec4 <HAL_I2C_Init+0x84>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4a80      	ldr	r2, [pc, #512]	@ (80040b8 <HAL_I2C_Init+0x278>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	bf94      	ite	ls
 8003ebc:	2301      	movls	r3, #1
 8003ebe:	2300      	movhi	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	e006      	b.n	8003ed2 <HAL_I2C_Init+0x92>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4a7d      	ldr	r2, [pc, #500]	@ (80040bc <HAL_I2C_Init+0x27c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	bf94      	ite	ls
 8003ecc:	2301      	movls	r3, #1
 8003ece:	2300      	movhi	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e0e7      	b.n	80040aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4a78      	ldr	r2, [pc, #480]	@ (80040c0 <HAL_I2C_Init+0x280>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	0c9b      	lsrs	r3, r3, #18
 8003ee4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	4a6a      	ldr	r2, [pc, #424]	@ (80040b4 <HAL_I2C_Init+0x274>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d802      	bhi.n	8003f14 <HAL_I2C_Init+0xd4>
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	3301      	adds	r3, #1
 8003f12:	e009      	b.n	8003f28 <HAL_I2C_Init+0xe8>
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f1a:	fb02 f303 	mul.w	r3, r2, r3
 8003f1e:	4a69      	ldr	r2, [pc, #420]	@ (80040c4 <HAL_I2C_Init+0x284>)
 8003f20:	fba2 2303 	umull	r2, r3, r2, r3
 8003f24:	099b      	lsrs	r3, r3, #6
 8003f26:	3301      	adds	r3, #1
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6812      	ldr	r2, [r2, #0]
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	495c      	ldr	r1, [pc, #368]	@ (80040b4 <HAL_I2C_Init+0x274>)
 8003f44:	428b      	cmp	r3, r1
 8003f46:	d819      	bhi.n	8003f7c <HAL_I2C_Init+0x13c>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	1e59      	subs	r1, r3, #1
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f56:	1c59      	adds	r1, r3, #1
 8003f58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f5c:	400b      	ands	r3, r1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_I2C_Init+0x138>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1e59      	subs	r1, r3, #1
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f70:	3301      	adds	r3, #1
 8003f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f76:	e051      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003f78:	2304      	movs	r3, #4
 8003f7a:	e04f      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d111      	bne.n	8003fa8 <HAL_I2C_Init+0x168>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1e58      	subs	r0, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6859      	ldr	r1, [r3, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	440b      	add	r3, r1
 8003f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f96:	3301      	adds	r3, #1
 8003f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bf0c      	ite	eq
 8003fa0:	2301      	moveq	r3, #1
 8003fa2:	2300      	movne	r3, #0
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	e012      	b.n	8003fce <HAL_I2C_Init+0x18e>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	1e58      	subs	r0, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6859      	ldr	r1, [r3, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	0099      	lsls	r1, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf0c      	ite	eq
 8003fc8:	2301      	moveq	r3, #1
 8003fca:	2300      	movne	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <HAL_I2C_Init+0x196>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e022      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10e      	bne.n	8003ffc <HAL_I2C_Init+0x1bc>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	1e58      	subs	r0, r3, #1
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	440b      	add	r3, r1
 8003fec:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ff6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ffa:	e00f      	b.n	800401c <HAL_I2C_Init+0x1dc>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	1e58      	subs	r0, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6859      	ldr	r1, [r3, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	0099      	lsls	r1, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004012:	3301      	adds	r3, #1
 8004014:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004018:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	6809      	ldr	r1, [r1, #0]
 8004020:	4313      	orrs	r3, r2
 8004022:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69da      	ldr	r2, [r3, #28]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800404a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	6911      	ldr	r1, [r2, #16]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	68d2      	ldr	r2, [r2, #12]
 8004056:	4311      	orrs	r1, r2
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	430b      	orrs	r3, r1
 800405e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	695a      	ldr	r2, [r3, #20]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0201 	orr.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	000186a0 	.word	0x000186a0
 80040b8:	001e847f 	.word	0x001e847f
 80040bc:	003d08ff 	.word	0x003d08ff
 80040c0:	431bde83 	.word	0x431bde83
 80040c4:	10624dd3 	.word	0x10624dd3

080040c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b088      	sub	sp, #32
 80040cc:	af02      	add	r7, sp, #8
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	4608      	mov	r0, r1
 80040d2:	4611      	mov	r1, r2
 80040d4:	461a      	mov	r2, r3
 80040d6:	4603      	mov	r3, r0
 80040d8:	817b      	strh	r3, [r7, #10]
 80040da:	460b      	mov	r3, r1
 80040dc:	813b      	strh	r3, [r7, #8]
 80040de:	4613      	mov	r3, r2
 80040e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040e2:	f7ff fa67 	bl	80035b4 <HAL_GetTick>
 80040e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b20      	cmp	r3, #32
 80040f2:	f040 80d9 	bne.w	80042a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	2319      	movs	r3, #25
 80040fc:	2201      	movs	r2, #1
 80040fe:	496d      	ldr	r1, [pc, #436]	@ (80042b4 <HAL_I2C_Mem_Write+0x1ec>)
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fc8b 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800410c:	2302      	movs	r3, #2
 800410e:	e0cc      	b.n	80042aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004116:	2b01      	cmp	r3, #1
 8004118:	d101      	bne.n	800411e <HAL_I2C_Mem_Write+0x56>
 800411a:	2302      	movs	r3, #2
 800411c:	e0c5      	b.n	80042aa <HAL_I2C_Mem_Write+0x1e2>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	2b01      	cmp	r3, #1
 8004132:	d007      	beq.n	8004144 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004152:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2221      	movs	r2, #33	@ 0x21
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2240      	movs	r2, #64	@ 0x40
 8004160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a3a      	ldr	r2, [r7, #32]
 800416e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004174:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	4a4d      	ldr	r2, [pc, #308]	@ (80042b8 <HAL_I2C_Mem_Write+0x1f0>)
 8004184:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004186:	88f8      	ldrh	r0, [r7, #6]
 8004188:	893a      	ldrh	r2, [r7, #8]
 800418a:	8979      	ldrh	r1, [r7, #10]
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	9301      	str	r3, [sp, #4]
 8004190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	4603      	mov	r3, r0
 8004196:	68f8      	ldr	r0, [r7, #12]
 8004198:	f000 fac2 	bl	8004720 <I2C_RequestMemoryWrite>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d052      	beq.n	8004248 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e081      	b.n	80042aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f000 fd50 	bl	8004c50 <I2C_WaitOnTXEFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00d      	beq.n	80041d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d107      	bne.n	80041ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e06b      	b.n	80042aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d6:	781a      	ldrb	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e2:	1c5a      	adds	r2, r3, #1
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b04      	cmp	r3, #4
 800420e:	d11b      	bne.n	8004248 <HAL_I2C_Mem_Write+0x180>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004214:	2b00      	cmp	r3, #0
 8004216:	d017      	beq.n	8004248 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	781a      	ldrb	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004228:	1c5a      	adds	r2, r3, #1
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1aa      	bne.n	80041a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 fd43 	bl	8004ce0 <I2C_WaitOnBTFFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00d      	beq.n	800427c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004264:	2b04      	cmp	r3, #4
 8004266:	d107      	bne.n	8004278 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004276:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e016      	b.n	80042aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800428a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042a4:	2300      	movs	r3, #0
 80042a6:	e000      	b.n	80042aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80042a8:	2302      	movs	r3, #2
  }
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3718      	adds	r7, #24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	00100002 	.word	0x00100002
 80042b8:	ffff0000 	.word	0xffff0000

080042bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b08c      	sub	sp, #48	@ 0x30
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	4608      	mov	r0, r1
 80042c6:	4611      	mov	r1, r2
 80042c8:	461a      	mov	r2, r3
 80042ca:	4603      	mov	r3, r0
 80042cc:	817b      	strh	r3, [r7, #10]
 80042ce:	460b      	mov	r3, r1
 80042d0:	813b      	strh	r3, [r7, #8]
 80042d2:	4613      	mov	r3, r2
 80042d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042d6:	f7ff f96d 	bl	80035b4 <HAL_GetTick>
 80042da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b20      	cmp	r3, #32
 80042e6:	f040 8214 	bne.w	8004712 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	2319      	movs	r3, #25
 80042f0:	2201      	movs	r2, #1
 80042f2:	497b      	ldr	r1, [pc, #492]	@ (80044e0 <HAL_I2C_Mem_Read+0x224>)
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 fb91 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004300:	2302      	movs	r3, #2
 8004302:	e207      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_I2C_Mem_Read+0x56>
 800430e:	2302      	movs	r3, #2
 8004310:	e200      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b01      	cmp	r3, #1
 8004326:	d007      	beq.n	8004338 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004346:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2222      	movs	r2, #34	@ 0x22
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2240      	movs	r2, #64	@ 0x40
 8004354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004362:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004368:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4a5b      	ldr	r2, [pc, #364]	@ (80044e4 <HAL_I2C_Mem_Read+0x228>)
 8004378:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800437a:	88f8      	ldrh	r0, [r7, #6]
 800437c:	893a      	ldrh	r2, [r7, #8]
 800437e:	8979      	ldrh	r1, [r7, #10]
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	9301      	str	r3, [sp, #4]
 8004384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	4603      	mov	r3, r0
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f000 fa5e 	bl	800484c <I2C_RequestMemoryRead>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e1bc      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d113      	bne.n	80043ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a2:	2300      	movs	r3, #0
 80043a4:	623b      	str	r3, [r7, #32]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	623b      	str	r3, [r7, #32]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	623b      	str	r3, [r7, #32]
 80043b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	e190      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d11b      	bne.n	800440a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043e2:	2300      	movs	r3, #0
 80043e4:	61fb      	str	r3, [r7, #28]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	61fb      	str	r3, [r7, #28]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	61fb      	str	r3, [r7, #28]
 80043f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	e170      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440e:	2b02      	cmp	r3, #2
 8004410:	d11b      	bne.n	800444a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004420:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004430:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004432:	2300      	movs	r3, #0
 8004434:	61bb      	str	r3, [r7, #24]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	695b      	ldr	r3, [r3, #20]
 800443c:	61bb      	str	r3, [r7, #24]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	e150      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004460:	e144      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004466:	2b03      	cmp	r3, #3
 8004468:	f200 80f1 	bhi.w	800464e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004470:	2b01      	cmp	r3, #1
 8004472:	d123      	bne.n	80044bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004474:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004476:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 fc79 	bl	8004d70 <I2C_WaitOnRXNEFlagUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e145      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	b2d2      	uxtb	r2, r2
 8004494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044ba:	e117      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d14e      	bne.n	8004562 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	9300      	str	r3, [sp, #0]
 80044c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ca:	2200      	movs	r2, #0
 80044cc:	4906      	ldr	r1, [pc, #24]	@ (80044e8 <HAL_I2C_Mem_Read+0x22c>)
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 faa4 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d008      	beq.n	80044ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e11a      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
 80044de:	bf00      	nop
 80044e0:	00100002 	.word	0x00100002
 80044e4:	ffff0000 	.word	0xffff0000
 80044e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691a      	ldr	r2, [r3, #16]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004524:	b29b      	uxth	r3, r3
 8004526:	3b01      	subs	r3, #1
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004560:	e0c4      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	2200      	movs	r2, #0
 800456a:	496c      	ldr	r1, [pc, #432]	@ (800471c <HAL_I2C_Mem_Read+0x460>)
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f000 fa55 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d001      	beq.n	800457c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e0cb      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800458a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a8:	3b01      	subs	r3, #1
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	9300      	str	r3, [sp, #0]
 80045c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c4:	2200      	movs	r2, #0
 80045c6:	4955      	ldr	r1, [pc, #340]	@ (800471c <HAL_I2C_Mem_Read+0x460>)
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 fa27 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e09d      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	691a      	ldr	r2, [r3, #16]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f2:	b2d2      	uxtb	r2, r2
 80045f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fa:	1c5a      	adds	r2, r3, #1
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004610:	b29b      	uxth	r3, r3
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	691a      	ldr	r2, [r3, #16]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	b2d2      	uxtb	r2, r2
 8004626:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004642:	b29b      	uxth	r3, r3
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800464c:	e04e      	b.n	80046ec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800464e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004650:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 fb8c 	bl	8004d70 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e058      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	691a      	ldr	r2, [r3, #16]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466c:	b2d2      	uxtb	r2, r2
 800466e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	1c5a      	adds	r2, r3, #1
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800467e:	3b01      	subs	r3, #1
 8004680:	b29a      	uxth	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468a:	b29b      	uxth	r3, r3
 800468c:	3b01      	subs	r3, #1
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f003 0304 	and.w	r3, r3, #4
 800469e:	2b04      	cmp	r3, #4
 80046a0:	d124      	bne.n	80046ec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	d107      	bne.n	80046ba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046cc:	1c5a      	adds	r2, r3, #1
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29a      	uxth	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f47f aeb6 	bne.w	8004462 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2220      	movs	r2, #32
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e000      	b.n	8004714 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004712:	2302      	movs	r3, #2
  }
}
 8004714:	4618      	mov	r0, r3
 8004716:	3728      	adds	r7, #40	@ 0x28
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	00010004 	.word	0x00010004

08004720 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b088      	sub	sp, #32
 8004724:	af02      	add	r7, sp, #8
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	4608      	mov	r0, r1
 800472a:	4611      	mov	r1, r2
 800472c:	461a      	mov	r2, r3
 800472e:	4603      	mov	r3, r0
 8004730:	817b      	strh	r3, [r7, #10]
 8004732:	460b      	mov	r3, r1
 8004734:	813b      	strh	r3, [r7, #8]
 8004736:	4613      	mov	r3, r2
 8004738:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004748:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800474a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474c:	9300      	str	r3, [sp, #0]
 800474e:	6a3b      	ldr	r3, [r7, #32]
 8004750:	2200      	movs	r2, #0
 8004752:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 f960 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00d      	beq.n	800477e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800476c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004770:	d103      	bne.n	800477a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004778:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e05f      	b.n	800483e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800477e:	897b      	ldrh	r3, [r7, #10]
 8004780:	b2db      	uxtb	r3, r3
 8004782:	461a      	mov	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800478c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800478e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004790:	6a3a      	ldr	r2, [r7, #32]
 8004792:	492d      	ldr	r1, [pc, #180]	@ (8004848 <I2C_RequestMemoryWrite+0x128>)
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f000 f9bb 	bl	8004b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e04c      	b.n	800483e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047a4:	2300      	movs	r3, #0
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047bc:	6a39      	ldr	r1, [r7, #32]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 fa46 	bl	8004c50 <I2C_WaitOnTXEFlagUntilTimeout>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00d      	beq.n	80047e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d107      	bne.n	80047e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e02b      	b.n	800483e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047e6:	88fb      	ldrh	r3, [r7, #6]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d105      	bne.n	80047f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047ec:	893b      	ldrh	r3, [r7, #8]
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	611a      	str	r2, [r3, #16]
 80047f6:	e021      	b.n	800483c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047f8:	893b      	ldrh	r3, [r7, #8]
 80047fa:	0a1b      	lsrs	r3, r3, #8
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004808:	6a39      	ldr	r1, [r7, #32]
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f000 fa20 	bl	8004c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00d      	beq.n	8004832 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481a:	2b04      	cmp	r3, #4
 800481c:	d107      	bne.n	800482e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e005      	b.n	800483e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004832:	893b      	ldrh	r3, [r7, #8]
 8004834:	b2da      	uxtb	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3718      	adds	r7, #24
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	00010002 	.word	0x00010002

0800484c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b088      	sub	sp, #32
 8004850:	af02      	add	r7, sp, #8
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	4608      	mov	r0, r1
 8004856:	4611      	mov	r1, r2
 8004858:	461a      	mov	r2, r3
 800485a:	4603      	mov	r3, r0
 800485c:	817b      	strh	r3, [r7, #10]
 800485e:	460b      	mov	r3, r1
 8004860:	813b      	strh	r3, [r7, #8]
 8004862:	4613      	mov	r3, r2
 8004864:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004874:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004884:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	9300      	str	r3, [sp, #0]
 800488a:	6a3b      	ldr	r3, [r7, #32]
 800488c:	2200      	movs	r2, #0
 800488e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 f8c2 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00d      	beq.n	80048ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048ac:	d103      	bne.n	80048b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e0aa      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048ba:	897b      	ldrh	r3, [r7, #10]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048cc:	6a3a      	ldr	r2, [r7, #32]
 80048ce:	4952      	ldr	r1, [pc, #328]	@ (8004a18 <I2C_RequestMemoryRead+0x1cc>)
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f91d 	bl	8004b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e097      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e0:	2300      	movs	r3, #0
 80048e2:	617b      	str	r3, [r7, #20]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	617b      	str	r3, [r7, #20]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048f8:	6a39      	ldr	r1, [r7, #32]
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f000 f9a8 	bl	8004c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00d      	beq.n	8004922 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490a:	2b04      	cmp	r3, #4
 800490c:	d107      	bne.n	800491e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800491c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e076      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004922:	88fb      	ldrh	r3, [r7, #6]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d105      	bne.n	8004934 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004928:	893b      	ldrh	r3, [r7, #8]
 800492a:	b2da      	uxtb	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	611a      	str	r2, [r3, #16]
 8004932:	e021      	b.n	8004978 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004934:	893b      	ldrh	r3, [r7, #8]
 8004936:	0a1b      	lsrs	r3, r3, #8
 8004938:	b29b      	uxth	r3, r3
 800493a:	b2da      	uxtb	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004944:	6a39      	ldr	r1, [r7, #32]
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f000 f982 	bl	8004c50 <I2C_WaitOnTXEFlagUntilTimeout>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00d      	beq.n	800496e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004956:	2b04      	cmp	r3, #4
 8004958:	d107      	bne.n	800496a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004968:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e050      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800496e:	893b      	ldrh	r3, [r7, #8]
 8004970:	b2da      	uxtb	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497a:	6a39      	ldr	r1, [r7, #32]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 f967 	bl	8004c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00d      	beq.n	80049a4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498c:	2b04      	cmp	r3, #4
 800498e:	d107      	bne.n	80049a0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800499e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e035      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049b2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 f82b 	bl	8004a1c <I2C_WaitOnFlagUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00d      	beq.n	80049e8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049da:	d103      	bne.n	80049e4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e013      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80049e8:	897b      	ldrh	r3, [r7, #10]
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	f043 0301 	orr.w	r3, r3, #1
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fa:	6a3a      	ldr	r2, [r7, #32]
 80049fc:	4906      	ldr	r1, [pc, #24]	@ (8004a18 <I2C_RequestMemoryRead+0x1cc>)
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 f886 	bl	8004b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3718      	adds	r7, #24
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	00010002 	.word	0x00010002

08004a1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a2c:	e048      	b.n	8004ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a34:	d044      	beq.n	8004ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a36:	f7fe fdbd 	bl	80035b4 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d139      	bne.n	8004ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	0c1b      	lsrs	r3, r3, #16
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d10d      	bne.n	8004a72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	43da      	mvns	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	4013      	ands	r3, r2
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	bf0c      	ite	eq
 8004a68:	2301      	moveq	r3, #1
 8004a6a:	2300      	movne	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	461a      	mov	r2, r3
 8004a70:	e00c      	b.n	8004a8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	43da      	mvns	r2, r3
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bf0c      	ite	eq
 8004a84:	2301      	moveq	r3, #1
 8004a86:	2300      	movne	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	79fb      	ldrb	r3, [r7, #7]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d116      	bne.n	8004ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aac:	f043 0220 	orr.w	r2, r3, #32
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e023      	b.n	8004b08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	0c1b      	lsrs	r3, r3, #16
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d10d      	bne.n	8004ae6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	43da      	mvns	r2, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	bf0c      	ite	eq
 8004adc:	2301      	moveq	r3, #1
 8004ade:	2300      	movne	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	e00c      	b.n	8004b00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	43da      	mvns	r2, r3
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	4013      	ands	r3, r2
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	bf0c      	ite	eq
 8004af8:	2301      	moveq	r3, #1
 8004afa:	2300      	movne	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	461a      	mov	r2, r3
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d093      	beq.n	8004a2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b1e:	e071      	b.n	8004c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b2e:	d123      	bne.n	8004b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b64:	f043 0204 	orr.w	r2, r3, #4
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e067      	b.n	8004c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7e:	d041      	beq.n	8004c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b80:	f7fe fd18 	bl	80035b4 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d302      	bcc.n	8004b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d136      	bne.n	8004c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	0c1b      	lsrs	r3, r3, #16
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d10c      	bne.n	8004bba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	43da      	mvns	r2, r3
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	4013      	ands	r3, r2
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	bf14      	ite	ne
 8004bb2:	2301      	movne	r3, #1
 8004bb4:	2300      	moveq	r3, #0
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	e00b      	b.n	8004bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	43da      	mvns	r2, r3
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	bf14      	ite	ne
 8004bcc:	2301      	movne	r3, #1
 8004bce:	2300      	moveq	r3, #0
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d016      	beq.n	8004c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	f043 0220 	orr.w	r2, r3, #32
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e021      	b.n	8004c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	0c1b      	lsrs	r3, r3, #16
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d10c      	bne.n	8004c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	43da      	mvns	r2, r3
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	bf14      	ite	ne
 8004c20:	2301      	movne	r3, #1
 8004c22:	2300      	moveq	r3, #0
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	e00b      	b.n	8004c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	43da      	mvns	r2, r3
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	4013      	ands	r3, r2
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	bf14      	ite	ne
 8004c3a:	2301      	movne	r3, #1
 8004c3c:	2300      	moveq	r3, #0
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f47f af6d 	bne.w	8004b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c5c:	e034      	b.n	8004cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f000 f8e3 	bl	8004e2a <I2C_IsAcknowledgeFailed>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e034      	b.n	8004cd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c74:	d028      	beq.n	8004cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c76:	f7fe fc9d 	bl	80035b4 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d302      	bcc.n	8004c8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d11d      	bne.n	8004cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c96:	2b80      	cmp	r3, #128	@ 0x80
 8004c98:	d016      	beq.n	8004cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb4:	f043 0220 	orr.w	r2, r3, #32
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e007      	b.n	8004cd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd2:	2b80      	cmp	r3, #128	@ 0x80
 8004cd4:	d1c3      	bne.n	8004c5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cec:	e034      	b.n	8004d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 f89b 	bl	8004e2a <I2C_IsAcknowledgeFailed>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e034      	b.n	8004d68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d04:	d028      	beq.n	8004d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d06:	f7fe fc55 	bl	80035b4 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d302      	bcc.n	8004d1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d11d      	bne.n	8004d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	f003 0304 	and.w	r3, r3, #4
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	d016      	beq.n	8004d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2220      	movs	r2, #32
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d44:	f043 0220 	orr.w	r2, r3, #32
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e007      	b.n	8004d68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	f003 0304 	and.w	r3, r3, #4
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d1c3      	bne.n	8004cee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d7c:	e049      	b.n	8004e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	f003 0310 	and.w	r3, r3, #16
 8004d88:	2b10      	cmp	r3, #16
 8004d8a:	d119      	bne.n	8004dc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f06f 0210 	mvn.w	r2, #16
 8004d94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e030      	b.n	8004e22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc0:	f7fe fbf8 	bl	80035b4 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d302      	bcc.n	8004dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d11d      	bne.n	8004e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de0:	2b40      	cmp	r3, #64	@ 0x40
 8004de2:	d016      	beq.n	8004e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2220      	movs	r2, #32
 8004dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfe:	f043 0220 	orr.w	r2, r3, #32
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e007      	b.n	8004e22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1c:	2b40      	cmp	r3, #64	@ 0x40
 8004e1e:	d1ae      	bne.n	8004d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e2a:	b480      	push	{r7}
 8004e2c:	b083      	sub	sp, #12
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e40:	d11b      	bne.n	8004e7a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e4a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e66:	f043 0204 	orr.w	r2, r3, #4
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e000      	b.n	8004e7c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b20      	cmp	r3, #32
 8004e9c:	d129      	bne.n	8004ef2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2224      	movs	r2, #36	@ 0x24
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0201 	bic.w	r2, r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0210 	bic.w	r2, r2, #16
 8004ec4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 0201 	orr.w	r2, r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2220      	movs	r2, #32
 8004eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	e000      	b.n	8004ef4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004ef2:	2302      	movs	r3, #2
  }
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b20      	cmp	r3, #32
 8004f18:	d12a      	bne.n	8004f70 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2224      	movs	r2, #36	@ 0x24
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0201 	bic.w	r2, r2, #1
 8004f30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f38:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004f3a:	89fb      	ldrh	r3, [r7, #14]
 8004f3c:	f023 030f 	bic.w	r3, r3, #15
 8004f40:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	89fb      	ldrh	r3, [r7, #14]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	89fa      	ldrh	r2, [r7, #14]
 8004f52:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2220      	movs	r2, #32
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	e000      	b.n	8004f72 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004f70:	2302      	movs	r3, #2
  }
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
	...

08004f80 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e0bf      	b.n	8005112 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7fd fcdc 	bl	8002964 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699a      	ldr	r2, [r3, #24]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004fc2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6999      	ldr	r1, [r3, #24]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004fd8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6899      	ldr	r1, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b4a      	ldr	r3, [pc, #296]	@ (800511c <HAL_LTDC_Init+0x19c>)
 8004ff4:	400b      	ands	r3, r1
 8004ff6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	041b      	lsls	r3, r3, #16
 8004ffe:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6899      	ldr	r1, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699a      	ldr	r2, [r3, #24]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	431a      	orrs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	430a      	orrs	r2, r1
 8005014:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68d9      	ldr	r1, [r3, #12]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	4b3e      	ldr	r3, [pc, #248]	@ (800511c <HAL_LTDC_Init+0x19c>)
 8005022:	400b      	ands	r3, r1
 8005024:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	041b      	lsls	r3, r3, #16
 800502c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68d9      	ldr	r1, [r3, #12]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a1a      	ldr	r2, [r3, #32]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	431a      	orrs	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	430a      	orrs	r2, r1
 8005042:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	6919      	ldr	r1, [r3, #16]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	4b33      	ldr	r3, [pc, #204]	@ (800511c <HAL_LTDC_Init+0x19c>)
 8005050:	400b      	ands	r3, r1
 8005052:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	041b      	lsls	r3, r3, #16
 800505a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6919      	ldr	r1, [r3, #16]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	431a      	orrs	r2, r3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6959      	ldr	r1, [r3, #20]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	4b27      	ldr	r3, [pc, #156]	@ (800511c <HAL_LTDC_Init+0x19c>)
 800507e:	400b      	ands	r3, r1
 8005080:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005086:	041b      	lsls	r3, r3, #16
 8005088:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6959      	ldr	r1, [r3, #20]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80050a6:	021b      	lsls	r3, r3, #8
 80050a8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80050b0:	041b      	lsls	r3, r3, #16
 80050b2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80050c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	430a      	orrs	r2, r1
 80050de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0206 	orr.w	r2, r2, #6
 80050ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	699a      	ldr	r2, [r3, #24]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	f000f800 	.word	0xf000f800

08005120 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005120:	b5b0      	push	{r4, r5, r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005132:	2b01      	cmp	r3, #1
 8005134:	d101      	bne.n	800513a <HAL_LTDC_ConfigLayer+0x1a>
 8005136:	2302      	movs	r3, #2
 8005138:	e02c      	b.n	8005194 <HAL_LTDC_ConfigLayer+0x74>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2202      	movs	r2, #2
 8005146:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2134      	movs	r1, #52	@ 0x34
 8005150:	fb01 f303 	mul.w	r3, r1, r3
 8005154:	4413      	add	r3, r2
 8005156:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4614      	mov	r4, r2
 800515e:	461d      	mov	r5, r3
 8005160:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005162:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005168:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800516a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800516c:	682b      	ldr	r3, [r5, #0]
 800516e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68b9      	ldr	r1, [r7, #8]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 f811 	bl	800519c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2201      	movs	r2, #1
 8005180:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	4618      	mov	r0, r3
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bdb0      	pop	{r4, r5, r7, pc}

0800519c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800519c:	b480      	push	{r7}
 800519e:	b089      	sub	sp, #36	@ 0x24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	0c1b      	lsrs	r3, r3, #16
 80051b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051b8:	4413      	add	r3, r2
 80051ba:	041b      	lsls	r3, r3, #16
 80051bc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	461a      	mov	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	01db      	lsls	r3, r3, #7
 80051c8:	4413      	add	r3, r2
 80051ca:	3384      	adds	r3, #132	@ 0x84
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	6812      	ldr	r2, [r2, #0]
 80051d2:	4611      	mov	r1, r2
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	01d2      	lsls	r2, r2, #7
 80051d8:	440a      	add	r2, r1
 80051da:	3284      	adds	r2, #132	@ 0x84
 80051dc:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80051e0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	0c1b      	lsrs	r3, r3, #16
 80051ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80051f2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80051f4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4619      	mov	r1, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	01db      	lsls	r3, r3, #7
 8005200:	440b      	add	r3, r1
 8005202:	3384      	adds	r3, #132	@ 0x84
 8005204:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800520a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800521a:	4413      	add	r3, r2
 800521c:	041b      	lsls	r3, r3, #16
 800521e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	461a      	mov	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	01db      	lsls	r3, r3, #7
 800522a:	4413      	add	r3, r2
 800522c:	3384      	adds	r3, #132	@ 0x84
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	6812      	ldr	r2, [r2, #0]
 8005234:	4611      	mov	r1, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	01d2      	lsls	r2, r2, #7
 800523a:	440a      	add	r2, r1
 800523c:	3284      	adds	r2, #132	@ 0x84
 800523e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005242:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005252:	4413      	add	r3, r2
 8005254:	1c5a      	adds	r2, r3, #1
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4619      	mov	r1, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	01db      	lsls	r3, r3, #7
 8005260:	440b      	add	r3, r1
 8005262:	3384      	adds	r3, #132	@ 0x84
 8005264:	4619      	mov	r1, r3
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	4313      	orrs	r3, r2
 800526a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	461a      	mov	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	01db      	lsls	r3, r3, #7
 8005276:	4413      	add	r3, r2
 8005278:	3384      	adds	r3, #132	@ 0x84
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	6812      	ldr	r2, [r2, #0]
 8005280:	4611      	mov	r1, r2
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	01d2      	lsls	r2, r2, #7
 8005286:	440a      	add	r2, r1
 8005288:	3284      	adds	r2, #132	@ 0x84
 800528a:	f023 0307 	bic.w	r3, r3, #7
 800528e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	461a      	mov	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	01db      	lsls	r3, r3, #7
 800529a:	4413      	add	r3, r2
 800529c:	3384      	adds	r3, #132	@ 0x84
 800529e:	461a      	mov	r2, r3
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80052ac:	021b      	lsls	r3, r3, #8
 80052ae:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80052b6:	041b      	lsls	r3, r3, #16
 80052b8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	061b      	lsls	r3, r3, #24
 80052c0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	461a      	mov	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	01db      	lsls	r3, r3, #7
 80052cc:	4413      	add	r3, r2
 80052ce:	3384      	adds	r3, #132	@ 0x84
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	01db      	lsls	r3, r3, #7
 80052dc:	4413      	add	r3, r2
 80052de:	3384      	adds	r3, #132	@ 0x84
 80052e0:	461a      	mov	r2, r3
 80052e2:	2300      	movs	r3, #0
 80052e4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80052ec:	461a      	mov	r2, r3
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	431a      	orrs	r2, r3
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	431a      	orrs	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4619      	mov	r1, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	01db      	lsls	r3, r3, #7
 8005300:	440b      	add	r3, r1
 8005302:	3384      	adds	r3, #132	@ 0x84
 8005304:	4619      	mov	r1, r3
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	4313      	orrs	r3, r2
 800530a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	461a      	mov	r2, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	01db      	lsls	r3, r3, #7
 8005316:	4413      	add	r3, r2
 8005318:	3384      	adds	r3, #132	@ 0x84
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	6812      	ldr	r2, [r2, #0]
 8005320:	4611      	mov	r1, r2
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	01d2      	lsls	r2, r2, #7
 8005326:	440a      	add	r2, r1
 8005328:	3284      	adds	r2, #132	@ 0x84
 800532a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800532e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	461a      	mov	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	01db      	lsls	r3, r3, #7
 800533a:	4413      	add	r3, r2
 800533c:	3384      	adds	r3, #132	@ 0x84
 800533e:	461a      	mov	r2, r3
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	01db      	lsls	r3, r3, #7
 8005350:	4413      	add	r3, r2
 8005352:	3384      	adds	r3, #132	@ 0x84
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	6812      	ldr	r2, [r2, #0]
 800535a:	4611      	mov	r1, r2
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	01d2      	lsls	r2, r2, #7
 8005360:	440a      	add	r2, r1
 8005362:	3284      	adds	r2, #132	@ 0x84
 8005364:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005368:	f023 0307 	bic.w	r3, r3, #7
 800536c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	69da      	ldr	r2, [r3, #28]
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	68f9      	ldr	r1, [r7, #12]
 8005378:	6809      	ldr	r1, [r1, #0]
 800537a:	4608      	mov	r0, r1
 800537c:	6879      	ldr	r1, [r7, #4]
 800537e:	01c9      	lsls	r1, r1, #7
 8005380:	4401      	add	r1, r0
 8005382:	3184      	adds	r1, #132	@ 0x84
 8005384:	4313      	orrs	r3, r2
 8005386:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	461a      	mov	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	01db      	lsls	r3, r3, #7
 8005392:	4413      	add	r3, r2
 8005394:	3384      	adds	r3, #132	@ 0x84
 8005396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	461a      	mov	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	01db      	lsls	r3, r3, #7
 80053a2:	4413      	add	r3, r2
 80053a4:	3384      	adds	r3, #132	@ 0x84
 80053a6:	461a      	mov	r2, r3
 80053a8:	2300      	movs	r3, #0
 80053aa:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	461a      	mov	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	01db      	lsls	r3, r3, #7
 80053b6:	4413      	add	r3, r2
 80053b8:	3384      	adds	r3, #132	@ 0x84
 80053ba:	461a      	mov	r2, r3
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c0:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d102      	bne.n	80053d0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80053ca:	2304      	movs	r3, #4
 80053cc:	61fb      	str	r3, [r7, #28]
 80053ce:	e01b      	b.n	8005408 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d102      	bne.n	80053de <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80053d8:	2303      	movs	r3, #3
 80053da:	61fb      	str	r3, [r7, #28]
 80053dc:	e014      	b.n	8005408 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d00b      	beq.n	80053fe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d007      	beq.n	80053fe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80053f2:	2b03      	cmp	r3, #3
 80053f4:	d003      	beq.n	80053fe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80053fa:	2b07      	cmp	r3, #7
 80053fc:	d102      	bne.n	8005404 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80053fe:	2302      	movs	r3, #2
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e001      	b.n	8005408 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005404:	2301      	movs	r3, #1
 8005406:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	461a      	mov	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	01db      	lsls	r3, r3, #7
 8005412:	4413      	add	r3, r2
 8005414:	3384      	adds	r3, #132	@ 0x84
 8005416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	6812      	ldr	r2, [r2, #0]
 800541c:	4611      	mov	r1, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	01d2      	lsls	r2, r2, #7
 8005422:	440a      	add	r2, r1
 8005424:	3284      	adds	r2, #132	@ 0x84
 8005426:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800542a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005430:	69fa      	ldr	r2, [r7, #28]
 8005432:	fb02 f303 	mul.w	r3, r2, r3
 8005436:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	6859      	ldr	r1, [r3, #4]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	1acb      	subs	r3, r1, r3
 8005442:	69f9      	ldr	r1, [r7, #28]
 8005444:	fb01 f303 	mul.w	r3, r1, r3
 8005448:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800544a:	68f9      	ldr	r1, [r7, #12]
 800544c:	6809      	ldr	r1, [r1, #0]
 800544e:	4608      	mov	r0, r1
 8005450:	6879      	ldr	r1, [r7, #4]
 8005452:	01c9      	lsls	r1, r1, #7
 8005454:	4401      	add	r1, r0
 8005456:	3184      	adds	r1, #132	@ 0x84
 8005458:	4313      	orrs	r3, r2
 800545a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	461a      	mov	r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	01db      	lsls	r3, r3, #7
 8005466:	4413      	add	r3, r2
 8005468:	3384      	adds	r3, #132	@ 0x84
 800546a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	6812      	ldr	r2, [r2, #0]
 8005470:	4611      	mov	r1, r2
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	01d2      	lsls	r2, r2, #7
 8005476:	440a      	add	r2, r1
 8005478:	3284      	adds	r2, #132	@ 0x84
 800547a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800547e:	f023 0307 	bic.w	r3, r3, #7
 8005482:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	01db      	lsls	r3, r3, #7
 800548e:	4413      	add	r3, r2
 8005490:	3384      	adds	r3, #132	@ 0x84
 8005492:	461a      	mov	r2, r3
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005498:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	01db      	lsls	r3, r3, #7
 80054a4:	4413      	add	r3, r2
 80054a6:	3384      	adds	r3, #132	@ 0x84
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	6812      	ldr	r2, [r2, #0]
 80054ae:	4611      	mov	r1, r2
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	01d2      	lsls	r2, r2, #7
 80054b4:	440a      	add	r2, r1
 80054b6:	3284      	adds	r2, #132	@ 0x84
 80054b8:	f043 0301 	orr.w	r3, r3, #1
 80054bc:	6013      	str	r3, [r2, #0]
}
 80054be:	bf00      	nop
 80054c0:	3724      	adds	r7, #36	@ 0x24
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
	...

080054cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e267      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d075      	beq.n	80055d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80054ea:	4b88      	ldr	r3, [pc, #544]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f003 030c 	and.w	r3, r3, #12
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	d00c      	beq.n	8005510 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054f6:	4b85      	ldr	r3, [pc, #532]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80054fe:	2b08      	cmp	r3, #8
 8005500:	d112      	bne.n	8005528 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005502:	4b82      	ldr	r3, [pc, #520]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800550a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800550e:	d10b      	bne.n	8005528 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005510:	4b7e      	ldr	r3, [pc, #504]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d05b      	beq.n	80055d4 <HAL_RCC_OscConfig+0x108>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d157      	bne.n	80055d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e242      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005530:	d106      	bne.n	8005540 <HAL_RCC_OscConfig+0x74>
 8005532:	4b76      	ldr	r3, [pc, #472]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a75      	ldr	r2, [pc, #468]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800553c:	6013      	str	r3, [r2, #0]
 800553e:	e01d      	b.n	800557c <HAL_RCC_OscConfig+0xb0>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005548:	d10c      	bne.n	8005564 <HAL_RCC_OscConfig+0x98>
 800554a:	4b70      	ldr	r3, [pc, #448]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a6f      	ldr	r2, [pc, #444]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005550:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005554:	6013      	str	r3, [r2, #0]
 8005556:	4b6d      	ldr	r3, [pc, #436]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a6c      	ldr	r2, [pc, #432]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 800555c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005560:	6013      	str	r3, [r2, #0]
 8005562:	e00b      	b.n	800557c <HAL_RCC_OscConfig+0xb0>
 8005564:	4b69      	ldr	r3, [pc, #420]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a68      	ldr	r2, [pc, #416]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 800556a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800556e:	6013      	str	r3, [r2, #0]
 8005570:	4b66      	ldr	r3, [pc, #408]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a65      	ldr	r2, [pc, #404]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800557a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d013      	beq.n	80055ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005584:	f7fe f816 	bl	80035b4 <HAL_GetTick>
 8005588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800558c:	f7fe f812 	bl	80035b4 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b64      	cmp	r3, #100	@ 0x64
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e207      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800559e:	4b5b      	ldr	r3, [pc, #364]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0f0      	beq.n	800558c <HAL_RCC_OscConfig+0xc0>
 80055aa:	e014      	b.n	80055d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ac:	f7fe f802 	bl	80035b4 <HAL_GetTick>
 80055b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055b2:	e008      	b.n	80055c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055b4:	f7fd fffe 	bl	80035b4 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b64      	cmp	r3, #100	@ 0x64
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e1f3      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055c6:	4b51      	ldr	r3, [pc, #324]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1f0      	bne.n	80055b4 <HAL_RCC_OscConfig+0xe8>
 80055d2:	e000      	b.n	80055d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0302 	and.w	r3, r3, #2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d063      	beq.n	80056aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80055e2:	4b4a      	ldr	r3, [pc, #296]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f003 030c 	and.w	r3, r3, #12
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00b      	beq.n	8005606 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055ee:	4b47      	ldr	r3, [pc, #284]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d11c      	bne.n	8005634 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055fa:	4b44      	ldr	r3, [pc, #272]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005602:	2b00      	cmp	r3, #0
 8005604:	d116      	bne.n	8005634 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005606:	4b41      	ldr	r3, [pc, #260]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d005      	beq.n	800561e <HAL_RCC_OscConfig+0x152>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d001      	beq.n	800561e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e1c7      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800561e:	4b3b      	ldr	r3, [pc, #236]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	00db      	lsls	r3, r3, #3
 800562c:	4937      	ldr	r1, [pc, #220]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 800562e:	4313      	orrs	r3, r2
 8005630:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005632:	e03a      	b.n	80056aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d020      	beq.n	800567e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800563c:	4b34      	ldr	r3, [pc, #208]	@ (8005710 <HAL_RCC_OscConfig+0x244>)
 800563e:	2201      	movs	r2, #1
 8005640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005642:	f7fd ffb7 	bl	80035b4 <HAL_GetTick>
 8005646:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005648:	e008      	b.n	800565c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800564a:	f7fd ffb3 	bl	80035b4 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	2b02      	cmp	r3, #2
 8005656:	d901      	bls.n	800565c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e1a8      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800565c:	4b2b      	ldr	r3, [pc, #172]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d0f0      	beq.n	800564a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005668:	4b28      	ldr	r3, [pc, #160]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	4925      	ldr	r1, [pc, #148]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 8005678:	4313      	orrs	r3, r2
 800567a:	600b      	str	r3, [r1, #0]
 800567c:	e015      	b.n	80056aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800567e:	4b24      	ldr	r3, [pc, #144]	@ (8005710 <HAL_RCC_OscConfig+0x244>)
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005684:	f7fd ff96 	bl	80035b4 <HAL_GetTick>
 8005688:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800568c:	f7fd ff92 	bl	80035b4 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e187      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800569e:	4b1b      	ldr	r3, [pc, #108]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0302 	and.w	r3, r3, #2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f0      	bne.n	800568c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0308 	and.w	r3, r3, #8
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d036      	beq.n	8005724 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d016      	beq.n	80056ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056be:	4b15      	ldr	r3, [pc, #84]	@ (8005714 <HAL_RCC_OscConfig+0x248>)
 80056c0:	2201      	movs	r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056c4:	f7fd ff76 	bl	80035b4 <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056ca:	e008      	b.n	80056de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056cc:	f7fd ff72 	bl	80035b4 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d901      	bls.n	80056de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e167      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056de:	4b0b      	ldr	r3, [pc, #44]	@ (800570c <HAL_RCC_OscConfig+0x240>)
 80056e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d0f0      	beq.n	80056cc <HAL_RCC_OscConfig+0x200>
 80056ea:	e01b      	b.n	8005724 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056ec:	4b09      	ldr	r3, [pc, #36]	@ (8005714 <HAL_RCC_OscConfig+0x248>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056f2:	f7fd ff5f 	bl	80035b4 <HAL_GetTick>
 80056f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056f8:	e00e      	b.n	8005718 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056fa:	f7fd ff5b 	bl	80035b4 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b02      	cmp	r3, #2
 8005706:	d907      	bls.n	8005718 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e150      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
 800570c:	40023800 	.word	0x40023800
 8005710:	42470000 	.word	0x42470000
 8005714:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005718:	4b88      	ldr	r3, [pc, #544]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 800571a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1ea      	bne.n	80056fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 8097 	beq.w	8005860 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005732:	2300      	movs	r3, #0
 8005734:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005736:	4b81      	ldr	r3, [pc, #516]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10f      	bne.n	8005762 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
 8005746:	4b7d      	ldr	r3, [pc, #500]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	4a7c      	ldr	r2, [pc, #496]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 800574c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005750:	6413      	str	r3, [r2, #64]	@ 0x40
 8005752:	4b7a      	ldr	r3, [pc, #488]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800575a:	60bb      	str	r3, [r7, #8]
 800575c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800575e:	2301      	movs	r3, #1
 8005760:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005762:	4b77      	ldr	r3, [pc, #476]	@ (8005940 <HAL_RCC_OscConfig+0x474>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576a:	2b00      	cmp	r3, #0
 800576c:	d118      	bne.n	80057a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800576e:	4b74      	ldr	r3, [pc, #464]	@ (8005940 <HAL_RCC_OscConfig+0x474>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a73      	ldr	r2, [pc, #460]	@ (8005940 <HAL_RCC_OscConfig+0x474>)
 8005774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005778:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800577a:	f7fd ff1b 	bl	80035b4 <HAL_GetTick>
 800577e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005780:	e008      	b.n	8005794 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005782:	f7fd ff17 	bl	80035b4 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	2b02      	cmp	r3, #2
 800578e:	d901      	bls.n	8005794 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e10c      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005794:	4b6a      	ldr	r3, [pc, #424]	@ (8005940 <HAL_RCC_OscConfig+0x474>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800579c:	2b00      	cmp	r3, #0
 800579e:	d0f0      	beq.n	8005782 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d106      	bne.n	80057b6 <HAL_RCC_OscConfig+0x2ea>
 80057a8:	4b64      	ldr	r3, [pc, #400]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ac:	4a63      	ldr	r2, [pc, #396]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80057b4:	e01c      	b.n	80057f0 <HAL_RCC_OscConfig+0x324>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	2b05      	cmp	r3, #5
 80057bc:	d10c      	bne.n	80057d8 <HAL_RCC_OscConfig+0x30c>
 80057be:	4b5f      	ldr	r3, [pc, #380]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057c2:	4a5e      	ldr	r2, [pc, #376]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057c4:	f043 0304 	orr.w	r3, r3, #4
 80057c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ca:	4b5c      	ldr	r3, [pc, #368]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ce:	4a5b      	ldr	r2, [pc, #364]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057d0:	f043 0301 	orr.w	r3, r3, #1
 80057d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80057d6:	e00b      	b.n	80057f0 <HAL_RCC_OscConfig+0x324>
 80057d8:	4b58      	ldr	r3, [pc, #352]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057dc:	4a57      	ldr	r2, [pc, #348]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057de:	f023 0301 	bic.w	r3, r3, #1
 80057e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80057e4:	4b55      	ldr	r3, [pc, #340]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e8:	4a54      	ldr	r2, [pc, #336]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80057ea:	f023 0304 	bic.w	r3, r3, #4
 80057ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d015      	beq.n	8005824 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f8:	f7fd fedc 	bl	80035b4 <HAL_GetTick>
 80057fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057fe:	e00a      	b.n	8005816 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005800:	f7fd fed8 	bl	80035b4 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800580e:	4293      	cmp	r3, r2
 8005810:	d901      	bls.n	8005816 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e0cb      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005816:	4b49      	ldr	r3, [pc, #292]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0ee      	beq.n	8005800 <HAL_RCC_OscConfig+0x334>
 8005822:	e014      	b.n	800584e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005824:	f7fd fec6 	bl	80035b4 <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800582a:	e00a      	b.n	8005842 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800582c:	f7fd fec2 	bl	80035b4 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800583a:	4293      	cmp	r3, r2
 800583c:	d901      	bls.n	8005842 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e0b5      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005842:	4b3e      	ldr	r3, [pc, #248]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1ee      	bne.n	800582c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800584e:	7dfb      	ldrb	r3, [r7, #23]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d105      	bne.n	8005860 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005854:	4b39      	ldr	r3, [pc, #228]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005858:	4a38      	ldr	r2, [pc, #224]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 800585a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800585e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 80a1 	beq.w	80059ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800586a:	4b34      	ldr	r3, [pc, #208]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 030c 	and.w	r3, r3, #12
 8005872:	2b08      	cmp	r3, #8
 8005874:	d05c      	beq.n	8005930 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	2b02      	cmp	r3, #2
 800587c:	d141      	bne.n	8005902 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800587e:	4b31      	ldr	r3, [pc, #196]	@ (8005944 <HAL_RCC_OscConfig+0x478>)
 8005880:	2200      	movs	r2, #0
 8005882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005884:	f7fd fe96 	bl	80035b4 <HAL_GetTick>
 8005888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800588c:	f7fd fe92 	bl	80035b4 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b02      	cmp	r3, #2
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e087      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800589e:	4b27      	ldr	r3, [pc, #156]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1f0      	bne.n	800588c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69da      	ldr	r2, [r3, #28]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	431a      	orrs	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b8:	019b      	lsls	r3, r3, #6
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c0:	085b      	lsrs	r3, r3, #1
 80058c2:	3b01      	subs	r3, #1
 80058c4:	041b      	lsls	r3, r3, #16
 80058c6:	431a      	orrs	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058cc:	061b      	lsls	r3, r3, #24
 80058ce:	491b      	ldr	r1, [pc, #108]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005944 <HAL_RCC_OscConfig+0x478>)
 80058d6:	2201      	movs	r2, #1
 80058d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058da:	f7fd fe6b 	bl	80035b4 <HAL_GetTick>
 80058de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058e0:	e008      	b.n	80058f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e2:	f7fd fe67 	bl	80035b4 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d901      	bls.n	80058f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e05c      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058f4:	4b11      	ldr	r3, [pc, #68]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0f0      	beq.n	80058e2 <HAL_RCC_OscConfig+0x416>
 8005900:	e054      	b.n	80059ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005902:	4b10      	ldr	r3, [pc, #64]	@ (8005944 <HAL_RCC_OscConfig+0x478>)
 8005904:	2200      	movs	r2, #0
 8005906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005908:	f7fd fe54 	bl	80035b4 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005910:	f7fd fe50 	bl	80035b4 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e045      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005922:	4b06      	ldr	r3, [pc, #24]	@ (800593c <HAL_RCC_OscConfig+0x470>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1f0      	bne.n	8005910 <HAL_RCC_OscConfig+0x444>
 800592e:	e03d      	b.n	80059ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d107      	bne.n	8005948 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e038      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
 800593c:	40023800 	.word	0x40023800
 8005940:	40007000 	.word	0x40007000
 8005944:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005948:	4b1b      	ldr	r3, [pc, #108]	@ (80059b8 <HAL_RCC_OscConfig+0x4ec>)
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d028      	beq.n	80059a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005960:	429a      	cmp	r2, r3
 8005962:	d121      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800596e:	429a      	cmp	r2, r3
 8005970:	d11a      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005978:	4013      	ands	r3, r2
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800597e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005980:	4293      	cmp	r3, r2
 8005982:	d111      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598e:	085b      	lsrs	r3, r3, #1
 8005990:	3b01      	subs	r3, #1
 8005992:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005994:	429a      	cmp	r2, r3
 8005996:	d107      	bne.n	80059a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e000      	b.n	80059ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	40023800 	.word	0x40023800

080059bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e0cc      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059d0:	4b68      	ldr	r3, [pc, #416]	@ (8005b74 <HAL_RCC_ClockConfig+0x1b8>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 030f 	and.w	r3, r3, #15
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d90c      	bls.n	80059f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059de:	4b65      	ldr	r3, [pc, #404]	@ (8005b74 <HAL_RCC_ClockConfig+0x1b8>)
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059e6:	4b63      	ldr	r3, [pc, #396]	@ (8005b74 <HAL_RCC_ClockConfig+0x1b8>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 030f 	and.w	r3, r3, #15
 80059ee:	683a      	ldr	r2, [r7, #0]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d001      	beq.n	80059f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e0b8      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d020      	beq.n	8005a46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d005      	beq.n	8005a1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a10:	4b59      	ldr	r3, [pc, #356]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	4a58      	ldr	r2, [pc, #352]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d005      	beq.n	8005a34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a28:	4b53      	ldr	r3, [pc, #332]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	4a52      	ldr	r2, [pc, #328]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a34:	4b50      	ldr	r3, [pc, #320]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	494d      	ldr	r1, [pc, #308]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d044      	beq.n	8005adc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d107      	bne.n	8005a6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a5a:	4b47      	ldr	r3, [pc, #284]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d119      	bne.n	8005a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e07f      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d003      	beq.n	8005a7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a76:	2b03      	cmp	r3, #3
 8005a78:	d107      	bne.n	8005a8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d109      	bne.n	8005a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e06f      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a8a:	4b3b      	ldr	r3, [pc, #236]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e067      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a9a:	4b37      	ldr	r3, [pc, #220]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f023 0203 	bic.w	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	4934      	ldr	r1, [pc, #208]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005aac:	f7fd fd82 	bl	80035b4 <HAL_GetTick>
 8005ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ab2:	e00a      	b.n	8005aca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab4:	f7fd fd7e 	bl	80035b4 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e04f      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aca:	4b2b      	ldr	r3, [pc, #172]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 020c 	and.w	r2, r3, #12
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d1eb      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005adc:	4b25      	ldr	r3, [pc, #148]	@ (8005b74 <HAL_RCC_ClockConfig+0x1b8>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d20c      	bcs.n	8005b04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aea:	4b22      	ldr	r3, [pc, #136]	@ (8005b74 <HAL_RCC_ClockConfig+0x1b8>)
 8005aec:	683a      	ldr	r2, [r7, #0]
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af2:	4b20      	ldr	r3, [pc, #128]	@ (8005b74 <HAL_RCC_ClockConfig+0x1b8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d001      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e032      	b.n	8005b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b10:	4b19      	ldr	r3, [pc, #100]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	4916      	ldr	r1, [pc, #88]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d009      	beq.n	8005b42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b2e:	4b12      	ldr	r3, [pc, #72]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	490e      	ldr	r1, [pc, #56]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b42:	f000 f821 	bl	8005b88 <HAL_RCC_GetSysClockFreq>
 8005b46:	4602      	mov	r2, r0
 8005b48:	4b0b      	ldr	r3, [pc, #44]	@ (8005b78 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	091b      	lsrs	r3, r3, #4
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	490a      	ldr	r1, [pc, #40]	@ (8005b7c <HAL_RCC_ClockConfig+0x1c0>)
 8005b54:	5ccb      	ldrb	r3, [r1, r3]
 8005b56:	fa22 f303 	lsr.w	r3, r2, r3
 8005b5a:	4a09      	ldr	r2, [pc, #36]	@ (8005b80 <HAL_RCC_ClockConfig+0x1c4>)
 8005b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005b5e:	4b09      	ldr	r3, [pc, #36]	@ (8005b84 <HAL_RCC_ClockConfig+0x1c8>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fd fce2 	bl	800352c <HAL_InitTick>

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	40023c00 	.word	0x40023c00
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	08008848 	.word	0x08008848
 8005b80:	20000010 	.word	0x20000010
 8005b84:	20000014 	.word	0x20000014

08005b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b8c:	b094      	sub	sp, #80	@ 0x50
 8005b8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005b90:	2300      	movs	r3, #0
 8005b92:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ba0:	4b79      	ldr	r3, [pc, #484]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	f003 030c 	and.w	r3, r3, #12
 8005ba8:	2b08      	cmp	r3, #8
 8005baa:	d00d      	beq.n	8005bc8 <HAL_RCC_GetSysClockFreq+0x40>
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	f200 80e1 	bhi.w	8005d74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <HAL_RCC_GetSysClockFreq+0x34>
 8005bb6:	2b04      	cmp	r3, #4
 8005bb8:	d003      	beq.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005bba:	e0db      	b.n	8005d74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bbc:	4b73      	ldr	r3, [pc, #460]	@ (8005d8c <HAL_RCC_GetSysClockFreq+0x204>)
 8005bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bc0:	e0db      	b.n	8005d7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005bc2:	4b73      	ldr	r3, [pc, #460]	@ (8005d90 <HAL_RCC_GetSysClockFreq+0x208>)
 8005bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bc6:	e0d8      	b.n	8005d7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bd0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005bd2:	4b6d      	ldr	r3, [pc, #436]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d063      	beq.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bde:	4b6a      	ldr	r3, [pc, #424]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	099b      	lsrs	r3, r3, #6
 8005be4:	2200      	movs	r2, #0
 8005be6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005be8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bf6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005bfa:	4622      	mov	r2, r4
 8005bfc:	462b      	mov	r3, r5
 8005bfe:	f04f 0000 	mov.w	r0, #0
 8005c02:	f04f 0100 	mov.w	r1, #0
 8005c06:	0159      	lsls	r1, r3, #5
 8005c08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c0c:	0150      	lsls	r0, r2, #5
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4621      	mov	r1, r4
 8005c14:	1a51      	subs	r1, r2, r1
 8005c16:	6139      	str	r1, [r7, #16]
 8005c18:	4629      	mov	r1, r5
 8005c1a:	eb63 0301 	sbc.w	r3, r3, r1
 8005c1e:	617b      	str	r3, [r7, #20]
 8005c20:	f04f 0200 	mov.w	r2, #0
 8005c24:	f04f 0300 	mov.w	r3, #0
 8005c28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c2c:	4659      	mov	r1, fp
 8005c2e:	018b      	lsls	r3, r1, #6
 8005c30:	4651      	mov	r1, sl
 8005c32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c36:	4651      	mov	r1, sl
 8005c38:	018a      	lsls	r2, r1, #6
 8005c3a:	4651      	mov	r1, sl
 8005c3c:	ebb2 0801 	subs.w	r8, r2, r1
 8005c40:	4659      	mov	r1, fp
 8005c42:	eb63 0901 	sbc.w	r9, r3, r1
 8005c46:	f04f 0200 	mov.w	r2, #0
 8005c4a:	f04f 0300 	mov.w	r3, #0
 8005c4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c5a:	4690      	mov	r8, r2
 8005c5c:	4699      	mov	r9, r3
 8005c5e:	4623      	mov	r3, r4
 8005c60:	eb18 0303 	adds.w	r3, r8, r3
 8005c64:	60bb      	str	r3, [r7, #8]
 8005c66:	462b      	mov	r3, r5
 8005c68:	eb49 0303 	adc.w	r3, r9, r3
 8005c6c:	60fb      	str	r3, [r7, #12]
 8005c6e:	f04f 0200 	mov.w	r2, #0
 8005c72:	f04f 0300 	mov.w	r3, #0
 8005c76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005c7a:	4629      	mov	r1, r5
 8005c7c:	024b      	lsls	r3, r1, #9
 8005c7e:	4621      	mov	r1, r4
 8005c80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005c84:	4621      	mov	r1, r4
 8005c86:	024a      	lsls	r2, r1, #9
 8005c88:	4610      	mov	r0, r2
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c8e:	2200      	movs	r2, #0
 8005c90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c98:	f7fa fafa 	bl	8000290 <__aeabi_uldivmod>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ca4:	e058      	b.n	8005d58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ca6:	4b38      	ldr	r3, [pc, #224]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	099b      	lsrs	r3, r3, #6
 8005cac:	2200      	movs	r2, #0
 8005cae:	4618      	mov	r0, r3
 8005cb0:	4611      	mov	r1, r2
 8005cb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005cb6:	623b      	str	r3, [r7, #32]
 8005cb8:	2300      	movs	r3, #0
 8005cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	f04f 0000 	mov.w	r0, #0
 8005cc8:	f04f 0100 	mov.w	r1, #0
 8005ccc:	0159      	lsls	r1, r3, #5
 8005cce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cd2:	0150      	lsls	r0, r2, #5
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4641      	mov	r1, r8
 8005cda:	ebb2 0a01 	subs.w	sl, r2, r1
 8005cde:	4649      	mov	r1, r9
 8005ce0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	f04f 0300 	mov.w	r3, #0
 8005cec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005cf0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005cf4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005cf8:	ebb2 040a 	subs.w	r4, r2, sl
 8005cfc:	eb63 050b 	sbc.w	r5, r3, fp
 8005d00:	f04f 0200 	mov.w	r2, #0
 8005d04:	f04f 0300 	mov.w	r3, #0
 8005d08:	00eb      	lsls	r3, r5, #3
 8005d0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d0e:	00e2      	lsls	r2, r4, #3
 8005d10:	4614      	mov	r4, r2
 8005d12:	461d      	mov	r5, r3
 8005d14:	4643      	mov	r3, r8
 8005d16:	18e3      	adds	r3, r4, r3
 8005d18:	603b      	str	r3, [r7, #0]
 8005d1a:	464b      	mov	r3, r9
 8005d1c:	eb45 0303 	adc.w	r3, r5, r3
 8005d20:	607b      	str	r3, [r7, #4]
 8005d22:	f04f 0200 	mov.w	r2, #0
 8005d26:	f04f 0300 	mov.w	r3, #0
 8005d2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d2e:	4629      	mov	r1, r5
 8005d30:	028b      	lsls	r3, r1, #10
 8005d32:	4621      	mov	r1, r4
 8005d34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d38:	4621      	mov	r1, r4
 8005d3a:	028a      	lsls	r2, r1, #10
 8005d3c:	4610      	mov	r0, r2
 8005d3e:	4619      	mov	r1, r3
 8005d40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d42:	2200      	movs	r2, #0
 8005d44:	61bb      	str	r3, [r7, #24]
 8005d46:	61fa      	str	r2, [r7, #28]
 8005d48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d4c:	f7fa faa0 	bl	8000290 <__aeabi_uldivmod>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4613      	mov	r3, r2
 8005d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d58:	4b0b      	ldr	r3, [pc, #44]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	0c1b      	lsrs	r3, r3, #16
 8005d5e:	f003 0303 	and.w	r3, r3, #3
 8005d62:	3301      	adds	r3, #1
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005d68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d72:	e002      	b.n	8005d7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d74:	4b05      	ldr	r3, [pc, #20]	@ (8005d8c <HAL_RCC_GetSysClockFreq+0x204>)
 8005d76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3750      	adds	r7, #80	@ 0x50
 8005d80:	46bd      	mov	sp, r7
 8005d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d86:	bf00      	nop
 8005d88:	40023800 	.word	0x40023800
 8005d8c:	00f42400 	.word	0x00f42400
 8005d90:	007a1200 	.word	0x007a1200

08005d94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d98:	4b03      	ldr	r3, [pc, #12]	@ (8005da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	20000010 	.word	0x20000010

08005dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005db0:	f7ff fff0 	bl	8005d94 <HAL_RCC_GetHCLKFreq>
 8005db4:	4602      	mov	r2, r0
 8005db6:	4b05      	ldr	r3, [pc, #20]	@ (8005dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	0a9b      	lsrs	r3, r3, #10
 8005dbc:	f003 0307 	and.w	r3, r3, #7
 8005dc0:	4903      	ldr	r1, [pc, #12]	@ (8005dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dc2:	5ccb      	ldrb	r3, [r1, r3]
 8005dc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	40023800 	.word	0x40023800
 8005dd0:	08008858 	.word	0x08008858

08005dd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10b      	bne.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d105      	bne.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d075      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e08:	4b91      	ldr	r3, [pc, #580]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e0e:	f7fd fbd1 	bl	80035b4 <HAL_GetTick>
 8005e12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e14:	e008      	b.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e16:	f7fd fbcd 	bl	80035b4 <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d901      	bls.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	e189      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e28:	4b8a      	ldr	r3, [pc, #552]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1f0      	bne.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d009      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	019a      	lsls	r2, r3, #6
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	071b      	lsls	r3, r3, #28
 8005e4c:	4981      	ldr	r1, [pc, #516]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d01f      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e60:	4b7c      	ldr	r3, [pc, #496]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e66:	0f1b      	lsrs	r3, r3, #28
 8005e68:	f003 0307 	and.w	r3, r3, #7
 8005e6c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	019a      	lsls	r2, r3, #6
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	061b      	lsls	r3, r3, #24
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	071b      	lsls	r3, r3, #28
 8005e80:	4974      	ldr	r1, [pc, #464]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e88:	4b72      	ldr	r3, [pc, #456]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e8e:	f023 021f 	bic.w	r2, r3, #31
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	69db      	ldr	r3, [r3, #28]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	496e      	ldr	r1, [pc, #440]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d00d      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	019a      	lsls	r2, r3, #6
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	061b      	lsls	r3, r3, #24
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	071b      	lsls	r3, r3, #28
 8005ec0:	4964      	ldr	r1, [pc, #400]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ec8:	4b61      	ldr	r3, [pc, #388]	@ (8006050 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005eca:	2201      	movs	r2, #1
 8005ecc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ece:	f7fd fb71 	bl	80035b4 <HAL_GetTick>
 8005ed2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ed4:	e008      	b.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005ed6:	f7fd fb6d 	bl	80035b4 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d901      	bls.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e129      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ee8:	4b5a      	ldr	r3, [pc, #360]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0f0      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d105      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d079      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f0c:	4b52      	ldr	r3, [pc, #328]	@ (8006058 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f12:	f7fd fb4f 	bl	80035b4 <HAL_GetTick>
 8005f16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f18:	e008      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f1a:	f7fd fb4b 	bl	80035b4 <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d901      	bls.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e107      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f2c:	4b49      	ldr	r3, [pc, #292]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f38:	d0ef      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0304 	and.w	r3, r3, #4
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d020      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005f46:	4b43      	ldr	r3, [pc, #268]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f4c:	0f1b      	lsrs	r3, r3, #28
 8005f4e:	f003 0307 	and.w	r3, r3, #7
 8005f52:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	019a      	lsls	r2, r3, #6
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	061b      	lsls	r3, r3, #24
 8005f60:	431a      	orrs	r2, r3
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	071b      	lsls	r3, r3, #28
 8005f66:	493b      	ldr	r1, [pc, #236]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005f6e:	4b39      	ldr	r3, [pc, #228]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f74:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	021b      	lsls	r3, r3, #8
 8005f80:	4934      	ldr	r1, [pc, #208]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0308 	and.w	r3, r3, #8
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d01e      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f94:	4b2f      	ldr	r3, [pc, #188]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9a:	0e1b      	lsrs	r3, r3, #24
 8005f9c:	f003 030f 	and.w	r3, r3, #15
 8005fa0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	019a      	lsls	r2, r3, #6
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	061b      	lsls	r3, r3, #24
 8005fac:	431a      	orrs	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	071b      	lsls	r3, r3, #28
 8005fb4:	4927      	ldr	r1, [pc, #156]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005fbc:	4b25      	ldr	r3, [pc, #148]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fc2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fca:	4922      	ldr	r1, [pc, #136]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005fd2:	4b21      	ldr	r3, [pc, #132]	@ (8006058 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fd8:	f7fd faec 	bl	80035b4 <HAL_GetTick>
 8005fdc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005fde:	e008      	b.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005fe0:	f7fd fae8 	bl	80035b4 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d901      	bls.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e0a4      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ff2:	4b18      	ldr	r3, [pc, #96]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ffe:	d1ef      	bne.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b00      	cmp	r3, #0
 800600a:	f000 808b 	beq.w	8006124 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800600e:	2300      	movs	r3, #0
 8006010:	60fb      	str	r3, [r7, #12]
 8006012:	4b10      	ldr	r3, [pc, #64]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006016:	4a0f      	ldr	r2, [pc, #60]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800601c:	6413      	str	r3, [r2, #64]	@ 0x40
 800601e:	4b0d      	ldr	r3, [pc, #52]	@ (8006054 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006026:	60fb      	str	r3, [r7, #12]
 8006028:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800602a:	4b0c      	ldr	r3, [pc, #48]	@ (800605c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a0b      	ldr	r2, [pc, #44]	@ (800605c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006034:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006036:	f7fd fabd 	bl	80035b4 <HAL_GetTick>
 800603a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800603c:	e010      	b.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800603e:	f7fd fab9 	bl	80035b4 <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b02      	cmp	r3, #2
 800604a:	d909      	bls.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e075      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006050:	42470068 	.word	0x42470068
 8006054:	40023800 	.word	0x40023800
 8006058:	42470070 	.word	0x42470070
 800605c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006060:	4b38      	ldr	r3, [pc, #224]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006068:	2b00      	cmp	r3, #0
 800606a:	d0e8      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800606c:	4b36      	ldr	r3, [pc, #216]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800606e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006074:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d02f      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x308>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006080:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	429a      	cmp	r2, r3
 8006088:	d028      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800608a:	4b2f      	ldr	r3, [pc, #188]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006092:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006094:	4b2d      	ldr	r3, [pc, #180]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006096:	2201      	movs	r2, #1
 8006098:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800609a:	4b2c      	ldr	r3, [pc, #176]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80060a0:	4a29      	ldr	r2, [pc, #164]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060a6:	4b28      	ldr	r3, [pc, #160]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d114      	bne.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060b2:	f7fd fa7f 	bl	80035b4 <HAL_GetTick>
 80060b6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b8:	e00a      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ba:	f7fd fa7b 	bl	80035b4 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d901      	bls.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e035      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d0ee      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060e8:	d10d      	bne.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80060ea:	4b17      	ldr	r3, [pc, #92]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80060fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fe:	4912      	ldr	r1, [pc, #72]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006100:	4313      	orrs	r3, r2
 8006102:	608b      	str	r3, [r1, #8]
 8006104:	e005      	b.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006106:	4b10      	ldr	r3, [pc, #64]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	4a0f      	ldr	r2, [pc, #60]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800610c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006110:	6093      	str	r3, [r2, #8]
 8006112:	4b0d      	ldr	r3, [pc, #52]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006114:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800611a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800611e:	490a      	ldr	r1, [pc, #40]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006120:	4313      	orrs	r3, r2
 8006122:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0310 	and.w	r3, r3, #16
 800612c:	2b00      	cmp	r3, #0
 800612e:	d004      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006136:	4b06      	ldr	r3, [pc, #24]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006138:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	3718      	adds	r7, #24
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	40007000 	.word	0x40007000
 8006148:	40023800 	.word	0x40023800
 800614c:	42470e40 	.word	0x42470e40
 8006150:	424711e0 	.word	0x424711e0

08006154 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e01c      	b.n	80061a0 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	795b      	ldrb	r3, [r3, #5]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b00      	cmp	r3, #0
 800616e:	d105      	bne.n	800617c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fc fd1c 	bl	8002bb4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f042 0204 	orr.w	r2, r2, #4
 8006190:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e07b      	b.n	80062b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d108      	bne.n	80061d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061ca:	d009      	beq.n	80061e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	61da      	str	r2, [r3, #28]
 80061d2:	e005      	b.n	80061e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d106      	bne.n	8006200 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f7fc fcfc 	bl	8002bf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2202      	movs	r2, #2
 8006204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006216:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006228:	431a      	orrs	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006232:	431a      	orrs	r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	431a      	orrs	r2, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	431a      	orrs	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006250:	431a      	orrs	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006264:	ea42 0103 	orr.w	r1, r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	430a      	orrs	r2, r1
 8006276:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	0c1b      	lsrs	r3, r3, #16
 800627e:	f003 0104 	and.w	r1, r3, #4
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006286:	f003 0210 	and.w	r2, r3, #16
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	430a      	orrs	r2, r1
 8006290:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b082      	sub	sp, #8
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e01a      	b.n	8006302 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2202      	movs	r2, #2
 80062d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062e2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7fc fccf 	bl	8002c88 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3708      	adds	r7, #8
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b088      	sub	sp, #32
 800630e:	af00      	add	r7, sp, #0
 8006310:	60f8      	str	r0, [r7, #12]
 8006312:	60b9      	str	r1, [r7, #8]
 8006314:	603b      	str	r3, [r7, #0]
 8006316:	4613      	mov	r3, r2
 8006318:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800631a:	f7fd f94b 	bl	80035b4 <HAL_GetTick>
 800631e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006320:	88fb      	ldrh	r3, [r7, #6]
 8006322:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b01      	cmp	r3, #1
 800632e:	d001      	beq.n	8006334 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006330:	2302      	movs	r3, #2
 8006332:	e12a      	b.n	800658a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_SPI_Transmit+0x36>
 800633a:	88fb      	ldrh	r3, [r7, #6]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e122      	b.n	800658a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800634a:	2b01      	cmp	r3, #1
 800634c:	d101      	bne.n	8006352 <HAL_SPI_Transmit+0x48>
 800634e:	2302      	movs	r3, #2
 8006350:	e11b      	b.n	800658a <HAL_SPI_Transmit+0x280>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2203      	movs	r2, #3
 800635e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	88fa      	ldrh	r2, [r7, #6]
 8006372:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	88fa      	ldrh	r2, [r7, #6]
 8006378:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063a0:	d10f      	bne.n	80063c2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d007      	beq.n	80063e0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063e8:	d152      	bne.n	8006490 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d002      	beq.n	80063f8 <HAL_SPI_Transmit+0xee>
 80063f2:	8b7b      	ldrh	r3, [r7, #26]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d145      	bne.n	8006484 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fc:	881a      	ldrh	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006408:	1c9a      	adds	r2, r3, #2
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800641c:	e032      	b.n	8006484 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b02      	cmp	r3, #2
 800642a:	d112      	bne.n	8006452 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006430:	881a      	ldrh	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643c:	1c9a      	adds	r2, r3, #2
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006446:	b29b      	uxth	r3, r3
 8006448:	3b01      	subs	r3, #1
 800644a:	b29a      	uxth	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006450:	e018      	b.n	8006484 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006452:	f7fd f8af 	bl	80035b4 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d803      	bhi.n	800646a <HAL_SPI_Transmit+0x160>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006468:	d102      	bne.n	8006470 <HAL_SPI_Transmit+0x166>
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d109      	bne.n	8006484 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e082      	b.n	800658a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006488:	b29b      	uxth	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1c7      	bne.n	800641e <HAL_SPI_Transmit+0x114>
 800648e:	e053      	b.n	8006538 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d002      	beq.n	800649e <HAL_SPI_Transmit+0x194>
 8006498:	8b7b      	ldrh	r3, [r7, #26]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d147      	bne.n	800652e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	330c      	adds	r3, #12
 80064a8:	7812      	ldrb	r2, [r2, #0]
 80064aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b0:	1c5a      	adds	r2, r3, #1
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80064c4:	e033      	b.n	800652e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d113      	bne.n	80064fc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	330c      	adds	r3, #12
 80064de:	7812      	ldrb	r2, [r2, #0]
 80064e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e6:	1c5a      	adds	r2, r3, #1
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	3b01      	subs	r3, #1
 80064f4:	b29a      	uxth	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80064fa:	e018      	b.n	800652e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064fc:	f7fd f85a 	bl	80035b4 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	429a      	cmp	r2, r3
 800650a:	d803      	bhi.n	8006514 <HAL_SPI_Transmit+0x20a>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006512:	d102      	bne.n	800651a <HAL_SPI_Transmit+0x210>
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d109      	bne.n	800652e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e02d      	b.n	800658a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006532:	b29b      	uxth	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1c6      	bne.n	80064c6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006538:	69fa      	ldr	r2, [r7, #28]
 800653a:	6839      	ldr	r1, [r7, #0]
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 f8bf 	bl	80066c0 <SPI_EndRxTxTransaction>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d002      	beq.n	800654e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2220      	movs	r2, #32
 800654c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10a      	bne.n	800656c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006556:	2300      	movs	r3, #0
 8006558:	617b      	str	r3, [r7, #20]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	617b      	str	r3, [r7, #20]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e000      	b.n	800658a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006588:	2300      	movs	r3, #0
  }
}
 800658a:	4618      	mov	r0, r3
 800658c:	3720      	adds	r7, #32
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065a0:	b2db      	uxtb	r3, r3
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
	...

080065b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b088      	sub	sp, #32
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	603b      	str	r3, [r7, #0]
 80065bc:	4613      	mov	r3, r2
 80065be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065c0:	f7fc fff8 	bl	80035b4 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c8:	1a9b      	subs	r3, r3, r2
 80065ca:	683a      	ldr	r2, [r7, #0]
 80065cc:	4413      	add	r3, r2
 80065ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065d0:	f7fc fff0 	bl	80035b4 <HAL_GetTick>
 80065d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065d6:	4b39      	ldr	r3, [pc, #228]	@ (80066bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	015b      	lsls	r3, r3, #5
 80065dc:	0d1b      	lsrs	r3, r3, #20
 80065de:	69fa      	ldr	r2, [r7, #28]
 80065e0:	fb02 f303 	mul.w	r3, r2, r3
 80065e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065e6:	e054      	b.n	8006692 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ee:	d050      	beq.n	8006692 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065f0:	f7fc ffe0 	bl	80035b4 <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	69fa      	ldr	r2, [r7, #28]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d902      	bls.n	8006606 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d13d      	bne.n	8006682 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006614:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800661e:	d111      	bne.n	8006644 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006628:	d004      	beq.n	8006634 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006632:	d107      	bne.n	8006644 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006642:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006648:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800664c:	d10f      	bne.n	800666e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800665c:	601a      	str	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800666c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e017      	b.n	80066b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d101      	bne.n	800668c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006688:	2300      	movs	r3, #0
 800668a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	3b01      	subs	r3, #1
 8006690:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	4013      	ands	r3, r2
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	429a      	cmp	r2, r3
 80066a0:	bf0c      	ite	eq
 80066a2:	2301      	moveq	r3, #1
 80066a4:	2300      	movne	r3, #0
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	461a      	mov	r2, r3
 80066aa:	79fb      	ldrb	r3, [r7, #7]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d19b      	bne.n	80065e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3720      	adds	r7, #32
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	20000010 	.word	0x20000010

080066c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b088      	sub	sp, #32
 80066c4:	af02      	add	r7, sp, #8
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	9300      	str	r3, [sp, #0]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2201      	movs	r2, #1
 80066d4:	2102      	movs	r1, #2
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f7ff ff6a 	bl	80065b0 <SPI_WaitFlagStateUntilTimeout>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d007      	beq.n	80066f2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e6:	f043 0220 	orr.w	r2, r3, #32
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e032      	b.n	8006758 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80066f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006760 <SPI_EndRxTxTransaction+0xa0>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a1b      	ldr	r2, [pc, #108]	@ (8006764 <SPI_EndRxTxTransaction+0xa4>)
 80066f8:	fba2 2303 	umull	r2, r3, r2, r3
 80066fc:	0d5b      	lsrs	r3, r3, #21
 80066fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006702:	fb02 f303 	mul.w	r3, r2, r3
 8006706:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006710:	d112      	bne.n	8006738 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	2200      	movs	r2, #0
 800671a:	2180      	movs	r1, #128	@ 0x80
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff ff47 	bl	80065b0 <SPI_WaitFlagStateUntilTimeout>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d016      	beq.n	8006756 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800672c:	f043 0220 	orr.w	r2, r3, #32
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e00f      	b.n	8006758 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	3b01      	subs	r3, #1
 8006742:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674e:	2b80      	cmp	r3, #128	@ 0x80
 8006750:	d0f2      	beq.n	8006738 <SPI_EndRxTxTransaction+0x78>
 8006752:	e000      	b.n	8006756 <SPI_EndRxTxTransaction+0x96>
        break;
 8006754:	bf00      	nop
  }

  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	20000010 	.word	0x20000010
 8006764:	165e9f81 	.word	0x165e9f81

08006768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e041      	b.n	80067fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d106      	bne.n	8006794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fc fa98 	bl	8002cc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4619      	mov	r1, r3
 80067a6:	4610      	mov	r0, r2
 80067a8:	f000 f8f4 	bl	8006994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3708      	adds	r7, #8
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}

08006806 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b084      	sub	sp, #16
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
 800680e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006810:	2300      	movs	r3, #0
 8006812:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800681a:	2b01      	cmp	r3, #1
 800681c:	d101      	bne.n	8006822 <HAL_TIM_ConfigClockSource+0x1c>
 800681e:	2302      	movs	r3, #2
 8006820:	e0b4      	b.n	800698c <HAL_TIM_ConfigClockSource+0x186>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2202      	movs	r2, #2
 800682e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006840:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006848:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800685a:	d03e      	beq.n	80068da <HAL_TIM_ConfigClockSource+0xd4>
 800685c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006860:	f200 8087 	bhi.w	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 8006864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006868:	f000 8086 	beq.w	8006978 <HAL_TIM_ConfigClockSource+0x172>
 800686c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006870:	d87f      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 8006872:	2b70      	cmp	r3, #112	@ 0x70
 8006874:	d01a      	beq.n	80068ac <HAL_TIM_ConfigClockSource+0xa6>
 8006876:	2b70      	cmp	r3, #112	@ 0x70
 8006878:	d87b      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 800687a:	2b60      	cmp	r3, #96	@ 0x60
 800687c:	d050      	beq.n	8006920 <HAL_TIM_ConfigClockSource+0x11a>
 800687e:	2b60      	cmp	r3, #96	@ 0x60
 8006880:	d877      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 8006882:	2b50      	cmp	r3, #80	@ 0x50
 8006884:	d03c      	beq.n	8006900 <HAL_TIM_ConfigClockSource+0xfa>
 8006886:	2b50      	cmp	r3, #80	@ 0x50
 8006888:	d873      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 800688a:	2b40      	cmp	r3, #64	@ 0x40
 800688c:	d058      	beq.n	8006940 <HAL_TIM_ConfigClockSource+0x13a>
 800688e:	2b40      	cmp	r3, #64	@ 0x40
 8006890:	d86f      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 8006892:	2b30      	cmp	r3, #48	@ 0x30
 8006894:	d064      	beq.n	8006960 <HAL_TIM_ConfigClockSource+0x15a>
 8006896:	2b30      	cmp	r3, #48	@ 0x30
 8006898:	d86b      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 800689a:	2b20      	cmp	r3, #32
 800689c:	d060      	beq.n	8006960 <HAL_TIM_ConfigClockSource+0x15a>
 800689e:	2b20      	cmp	r3, #32
 80068a0:	d867      	bhi.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d05c      	beq.n	8006960 <HAL_TIM_ConfigClockSource+0x15a>
 80068a6:	2b10      	cmp	r3, #16
 80068a8:	d05a      	beq.n	8006960 <HAL_TIM_ConfigClockSource+0x15a>
 80068aa:	e062      	b.n	8006972 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068bc:	f000 f990 	bl	8006be0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80068ce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	609a      	str	r2, [r3, #8]
      break;
 80068d8:	e04f      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068ea:	f000 f979 	bl	8006be0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689a      	ldr	r2, [r3, #8]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068fc:	609a      	str	r2, [r3, #8]
      break;
 80068fe:	e03c      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800690c:	461a      	mov	r2, r3
 800690e:	f000 f8ed 	bl	8006aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2150      	movs	r1, #80	@ 0x50
 8006918:	4618      	mov	r0, r3
 800691a:	f000 f946 	bl	8006baa <TIM_ITRx_SetConfig>
      break;
 800691e:	e02c      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800692c:	461a      	mov	r2, r3
 800692e:	f000 f90c 	bl	8006b4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2160      	movs	r1, #96	@ 0x60
 8006938:	4618      	mov	r0, r3
 800693a:	f000 f936 	bl	8006baa <TIM_ITRx_SetConfig>
      break;
 800693e:	e01c      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800694c:	461a      	mov	r2, r3
 800694e:	f000 f8cd 	bl	8006aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2140      	movs	r1, #64	@ 0x40
 8006958:	4618      	mov	r0, r3
 800695a:	f000 f926 	bl	8006baa <TIM_ITRx_SetConfig>
      break;
 800695e:	e00c      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f000 f91d 	bl	8006baa <TIM_ITRx_SetConfig>
      break;
 8006970:	e003      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	73fb      	strb	r3, [r7, #15]
      break;
 8006976:	e000      	b.n	800697a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006978:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800698a:	7bfb      	ldrb	r3, [r7, #15]
}
 800698c:	4618      	mov	r0, r3
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006994:	b480      	push	{r7}
 8006996:	b085      	sub	sp, #20
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a46      	ldr	r2, [pc, #280]	@ (8006ac0 <TIM_Base_SetConfig+0x12c>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d013      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b2:	d00f      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a43      	ldr	r2, [pc, #268]	@ (8006ac4 <TIM_Base_SetConfig+0x130>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d00b      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a42      	ldr	r2, [pc, #264]	@ (8006ac8 <TIM_Base_SetConfig+0x134>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d007      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a41      	ldr	r2, [pc, #260]	@ (8006acc <TIM_Base_SetConfig+0x138>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_Base_SetConfig+0x40>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a40      	ldr	r2, [pc, #256]	@ (8006ad0 <TIM_Base_SetConfig+0x13c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d108      	bne.n	80069e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a35      	ldr	r2, [pc, #212]	@ (8006ac0 <TIM_Base_SetConfig+0x12c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d02b      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f4:	d027      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a32      	ldr	r2, [pc, #200]	@ (8006ac4 <TIM_Base_SetConfig+0x130>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d023      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a31      	ldr	r2, [pc, #196]	@ (8006ac8 <TIM_Base_SetConfig+0x134>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d01f      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a30      	ldr	r2, [pc, #192]	@ (8006acc <TIM_Base_SetConfig+0x138>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d01b      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a2f      	ldr	r2, [pc, #188]	@ (8006ad0 <TIM_Base_SetConfig+0x13c>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d017      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a2e      	ldr	r2, [pc, #184]	@ (8006ad4 <TIM_Base_SetConfig+0x140>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d013      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ad8 <TIM_Base_SetConfig+0x144>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d00f      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2c      	ldr	r2, [pc, #176]	@ (8006adc <TIM_Base_SetConfig+0x148>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00b      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a2b      	ldr	r2, [pc, #172]	@ (8006ae0 <TIM_Base_SetConfig+0x14c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d007      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a2a      	ldr	r2, [pc, #168]	@ (8006ae4 <TIM_Base_SetConfig+0x150>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d003      	beq.n	8006a46 <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a29      	ldr	r2, [pc, #164]	@ (8006ae8 <TIM_Base_SetConfig+0x154>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d108      	bne.n	8006a58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a10      	ldr	r2, [pc, #64]	@ (8006ac0 <TIM_Base_SetConfig+0x12c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d003      	beq.n	8006a8c <TIM_Base_SetConfig+0xf8>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a12      	ldr	r2, [pc, #72]	@ (8006ad0 <TIM_Base_SetConfig+0x13c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d103      	bne.n	8006a94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	691a      	ldr	r2, [r3, #16]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d105      	bne.n	8006ab2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f023 0201 	bic.w	r2, r3, #1
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	611a      	str	r2, [r3, #16]
  }
}
 8006ab2:	bf00      	nop
 8006ab4:	3714      	adds	r7, #20
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	40010000 	.word	0x40010000
 8006ac4:	40000400 	.word	0x40000400
 8006ac8:	40000800 	.word	0x40000800
 8006acc:	40000c00 	.word	0x40000c00
 8006ad0:	40010400 	.word	0x40010400
 8006ad4:	40014000 	.word	0x40014000
 8006ad8:	40014400 	.word	0x40014400
 8006adc:	40014800 	.word	0x40014800
 8006ae0:	40001800 	.word	0x40001800
 8006ae4:	40001c00 	.word	0x40001c00
 8006ae8:	40002000 	.word	0x40002000

08006aec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	f023 0201 	bic.w	r2, r3, #1
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f023 030a 	bic.w	r3, r3, #10
 8006b28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	621a      	str	r2, [r3, #32]
}
 8006b3e:	bf00      	nop
 8006b40:	371c      	adds	r7, #28
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr

08006b4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b087      	sub	sp, #28
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	60f8      	str	r0, [r7, #12]
 8006b52:	60b9      	str	r1, [r7, #8]
 8006b54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6a1b      	ldr	r3, [r3, #32]
 8006b60:	f023 0210 	bic.w	r2, r3, #16
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	031b      	lsls	r3, r3, #12
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	011b      	lsls	r3, r3, #4
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	693a      	ldr	r2, [r7, #16]
 8006b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	621a      	str	r2, [r3, #32]
}
 8006b9e:	bf00      	nop
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	f043 0307 	orr.w	r3, r3, #7
 8006bcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	609a      	str	r2, [r3, #8]
}
 8006bd4:	bf00      	nop
 8006bd6:	3714      	adds	r7, #20
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b087      	sub	sp, #28
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	607a      	str	r2, [r7, #4]
 8006bec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	021a      	lsls	r2, r3, #8
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	431a      	orrs	r2, r3
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	609a      	str	r2, [r3, #8]
}
 8006c14:	bf00      	nop
 8006c16:	371c      	adds	r7, #28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e05a      	b.n	8006cee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a21      	ldr	r2, [pc, #132]	@ (8006cfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d022      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c84:	d01d      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8006d00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d018      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a1b      	ldr	r2, [pc, #108]	@ (8006d04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d013      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8006d08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d00e      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a18      	ldr	r2, [pc, #96]	@ (8006d0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d009      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a17      	ldr	r2, [pc, #92]	@ (8006d10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d004      	beq.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a15      	ldr	r2, [pc, #84]	@ (8006d14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d10c      	bne.n	8006cdc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	40010000 	.word	0x40010000
 8006d00:	40000400 	.word	0x40000400
 8006d04:	40000800 	.word	0x40000800
 8006d08:	40000c00 	.word	0x40000c00
 8006d0c:	40010400 	.word	0x40010400
 8006d10:	40014000 	.word	0x40014000
 8006d14:	40001800 	.word	0x40001800

08006d18 <siprintf>:
 8006d18:	b40e      	push	{r1, r2, r3}
 8006d1a:	b500      	push	{lr}
 8006d1c:	b09c      	sub	sp, #112	@ 0x70
 8006d1e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006d20:	9002      	str	r0, [sp, #8]
 8006d22:	9006      	str	r0, [sp, #24]
 8006d24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d28:	4809      	ldr	r0, [pc, #36]	@ (8006d50 <siprintf+0x38>)
 8006d2a:	9107      	str	r1, [sp, #28]
 8006d2c:	9104      	str	r1, [sp, #16]
 8006d2e:	4909      	ldr	r1, [pc, #36]	@ (8006d54 <siprintf+0x3c>)
 8006d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d34:	9105      	str	r1, [sp, #20]
 8006d36:	6800      	ldr	r0, [r0, #0]
 8006d38:	9301      	str	r3, [sp, #4]
 8006d3a:	a902      	add	r1, sp, #8
 8006d3c:	f000 f994 	bl	8007068 <_svfiprintf_r>
 8006d40:	9b02      	ldr	r3, [sp, #8]
 8006d42:	2200      	movs	r2, #0
 8006d44:	701a      	strb	r2, [r3, #0]
 8006d46:	b01c      	add	sp, #112	@ 0x70
 8006d48:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d4c:	b003      	add	sp, #12
 8006d4e:	4770      	bx	lr
 8006d50:	2000001c 	.word	0x2000001c
 8006d54:	ffff0208 	.word	0xffff0208

08006d58 <memset>:
 8006d58:	4402      	add	r2, r0
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d100      	bne.n	8006d62 <memset+0xa>
 8006d60:	4770      	bx	lr
 8006d62:	f803 1b01 	strb.w	r1, [r3], #1
 8006d66:	e7f9      	b.n	8006d5c <memset+0x4>

08006d68 <__errno>:
 8006d68:	4b01      	ldr	r3, [pc, #4]	@ (8006d70 <__errno+0x8>)
 8006d6a:	6818      	ldr	r0, [r3, #0]
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	2000001c 	.word	0x2000001c

08006d74 <__libc_init_array>:
 8006d74:	b570      	push	{r4, r5, r6, lr}
 8006d76:	4d0d      	ldr	r5, [pc, #52]	@ (8006dac <__libc_init_array+0x38>)
 8006d78:	4c0d      	ldr	r4, [pc, #52]	@ (8006db0 <__libc_init_array+0x3c>)
 8006d7a:	1b64      	subs	r4, r4, r5
 8006d7c:	10a4      	asrs	r4, r4, #2
 8006d7e:	2600      	movs	r6, #0
 8006d80:	42a6      	cmp	r6, r4
 8006d82:	d109      	bne.n	8006d98 <__libc_init_array+0x24>
 8006d84:	4d0b      	ldr	r5, [pc, #44]	@ (8006db4 <__libc_init_array+0x40>)
 8006d86:	4c0c      	ldr	r4, [pc, #48]	@ (8006db8 <__libc_init_array+0x44>)
 8006d88:	f000 fc66 	bl	8007658 <_init>
 8006d8c:	1b64      	subs	r4, r4, r5
 8006d8e:	10a4      	asrs	r4, r4, #2
 8006d90:	2600      	movs	r6, #0
 8006d92:	42a6      	cmp	r6, r4
 8006d94:	d105      	bne.n	8006da2 <__libc_init_array+0x2e>
 8006d96:	bd70      	pop	{r4, r5, r6, pc}
 8006d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d9c:	4798      	blx	r3
 8006d9e:	3601      	adds	r6, #1
 8006da0:	e7ee      	b.n	8006d80 <__libc_init_array+0xc>
 8006da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da6:	4798      	blx	r3
 8006da8:	3601      	adds	r6, #1
 8006daa:	e7f2      	b.n	8006d92 <__libc_init_array+0x1e>
 8006dac:	0800889c 	.word	0x0800889c
 8006db0:	0800889c 	.word	0x0800889c
 8006db4:	0800889c 	.word	0x0800889c
 8006db8:	080088a0 	.word	0x080088a0

08006dbc <__retarget_lock_acquire_recursive>:
 8006dbc:	4770      	bx	lr

08006dbe <__retarget_lock_release_recursive>:
 8006dbe:	4770      	bx	lr

08006dc0 <_free_r>:
 8006dc0:	b538      	push	{r3, r4, r5, lr}
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	2900      	cmp	r1, #0
 8006dc6:	d041      	beq.n	8006e4c <_free_r+0x8c>
 8006dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dcc:	1f0c      	subs	r4, r1, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	bfb8      	it	lt
 8006dd2:	18e4      	addlt	r4, r4, r3
 8006dd4:	f000 f8e0 	bl	8006f98 <__malloc_lock>
 8006dd8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e50 <_free_r+0x90>)
 8006dda:	6813      	ldr	r3, [r2, #0]
 8006ddc:	b933      	cbnz	r3, 8006dec <_free_r+0x2c>
 8006dde:	6063      	str	r3, [r4, #4]
 8006de0:	6014      	str	r4, [r2, #0]
 8006de2:	4628      	mov	r0, r5
 8006de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006de8:	f000 b8dc 	b.w	8006fa4 <__malloc_unlock>
 8006dec:	42a3      	cmp	r3, r4
 8006dee:	d908      	bls.n	8006e02 <_free_r+0x42>
 8006df0:	6820      	ldr	r0, [r4, #0]
 8006df2:	1821      	adds	r1, r4, r0
 8006df4:	428b      	cmp	r3, r1
 8006df6:	bf01      	itttt	eq
 8006df8:	6819      	ldreq	r1, [r3, #0]
 8006dfa:	685b      	ldreq	r3, [r3, #4]
 8006dfc:	1809      	addeq	r1, r1, r0
 8006dfe:	6021      	streq	r1, [r4, #0]
 8006e00:	e7ed      	b.n	8006dde <_free_r+0x1e>
 8006e02:	461a      	mov	r2, r3
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	b10b      	cbz	r3, 8006e0c <_free_r+0x4c>
 8006e08:	42a3      	cmp	r3, r4
 8006e0a:	d9fa      	bls.n	8006e02 <_free_r+0x42>
 8006e0c:	6811      	ldr	r1, [r2, #0]
 8006e0e:	1850      	adds	r0, r2, r1
 8006e10:	42a0      	cmp	r0, r4
 8006e12:	d10b      	bne.n	8006e2c <_free_r+0x6c>
 8006e14:	6820      	ldr	r0, [r4, #0]
 8006e16:	4401      	add	r1, r0
 8006e18:	1850      	adds	r0, r2, r1
 8006e1a:	4283      	cmp	r3, r0
 8006e1c:	6011      	str	r1, [r2, #0]
 8006e1e:	d1e0      	bne.n	8006de2 <_free_r+0x22>
 8006e20:	6818      	ldr	r0, [r3, #0]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	6053      	str	r3, [r2, #4]
 8006e26:	4408      	add	r0, r1
 8006e28:	6010      	str	r0, [r2, #0]
 8006e2a:	e7da      	b.n	8006de2 <_free_r+0x22>
 8006e2c:	d902      	bls.n	8006e34 <_free_r+0x74>
 8006e2e:	230c      	movs	r3, #12
 8006e30:	602b      	str	r3, [r5, #0]
 8006e32:	e7d6      	b.n	8006de2 <_free_r+0x22>
 8006e34:	6820      	ldr	r0, [r4, #0]
 8006e36:	1821      	adds	r1, r4, r0
 8006e38:	428b      	cmp	r3, r1
 8006e3a:	bf04      	itt	eq
 8006e3c:	6819      	ldreq	r1, [r3, #0]
 8006e3e:	685b      	ldreq	r3, [r3, #4]
 8006e40:	6063      	str	r3, [r4, #4]
 8006e42:	bf04      	itt	eq
 8006e44:	1809      	addeq	r1, r1, r0
 8006e46:	6021      	streq	r1, [r4, #0]
 8006e48:	6054      	str	r4, [r2, #4]
 8006e4a:	e7ca      	b.n	8006de2 <_free_r+0x22>
 8006e4c:	bd38      	pop	{r3, r4, r5, pc}
 8006e4e:	bf00      	nop
 8006e50:	20025db0 	.word	0x20025db0

08006e54 <sbrk_aligned>:
 8006e54:	b570      	push	{r4, r5, r6, lr}
 8006e56:	4e0f      	ldr	r6, [pc, #60]	@ (8006e94 <sbrk_aligned+0x40>)
 8006e58:	460c      	mov	r4, r1
 8006e5a:	6831      	ldr	r1, [r6, #0]
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	b911      	cbnz	r1, 8006e66 <sbrk_aligned+0x12>
 8006e60:	f000 fba6 	bl	80075b0 <_sbrk_r>
 8006e64:	6030      	str	r0, [r6, #0]
 8006e66:	4621      	mov	r1, r4
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f000 fba1 	bl	80075b0 <_sbrk_r>
 8006e6e:	1c43      	adds	r3, r0, #1
 8006e70:	d103      	bne.n	8006e7a <sbrk_aligned+0x26>
 8006e72:	f04f 34ff 	mov.w	r4, #4294967295
 8006e76:	4620      	mov	r0, r4
 8006e78:	bd70      	pop	{r4, r5, r6, pc}
 8006e7a:	1cc4      	adds	r4, r0, #3
 8006e7c:	f024 0403 	bic.w	r4, r4, #3
 8006e80:	42a0      	cmp	r0, r4
 8006e82:	d0f8      	beq.n	8006e76 <sbrk_aligned+0x22>
 8006e84:	1a21      	subs	r1, r4, r0
 8006e86:	4628      	mov	r0, r5
 8006e88:	f000 fb92 	bl	80075b0 <_sbrk_r>
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d1f2      	bne.n	8006e76 <sbrk_aligned+0x22>
 8006e90:	e7ef      	b.n	8006e72 <sbrk_aligned+0x1e>
 8006e92:	bf00      	nop
 8006e94:	20025dac 	.word	0x20025dac

08006e98 <_malloc_r>:
 8006e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e9c:	1ccd      	adds	r5, r1, #3
 8006e9e:	f025 0503 	bic.w	r5, r5, #3
 8006ea2:	3508      	adds	r5, #8
 8006ea4:	2d0c      	cmp	r5, #12
 8006ea6:	bf38      	it	cc
 8006ea8:	250c      	movcc	r5, #12
 8006eaa:	2d00      	cmp	r5, #0
 8006eac:	4606      	mov	r6, r0
 8006eae:	db01      	blt.n	8006eb4 <_malloc_r+0x1c>
 8006eb0:	42a9      	cmp	r1, r5
 8006eb2:	d904      	bls.n	8006ebe <_malloc_r+0x26>
 8006eb4:	230c      	movs	r3, #12
 8006eb6:	6033      	str	r3, [r6, #0]
 8006eb8:	2000      	movs	r0, #0
 8006eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ebe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f94 <_malloc_r+0xfc>
 8006ec2:	f000 f869 	bl	8006f98 <__malloc_lock>
 8006ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8006eca:	461c      	mov	r4, r3
 8006ecc:	bb44      	cbnz	r4, 8006f20 <_malloc_r+0x88>
 8006ece:	4629      	mov	r1, r5
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f7ff ffbf 	bl	8006e54 <sbrk_aligned>
 8006ed6:	1c43      	adds	r3, r0, #1
 8006ed8:	4604      	mov	r4, r0
 8006eda:	d158      	bne.n	8006f8e <_malloc_r+0xf6>
 8006edc:	f8d8 4000 	ldr.w	r4, [r8]
 8006ee0:	4627      	mov	r7, r4
 8006ee2:	2f00      	cmp	r7, #0
 8006ee4:	d143      	bne.n	8006f6e <_malloc_r+0xd6>
 8006ee6:	2c00      	cmp	r4, #0
 8006ee8:	d04b      	beq.n	8006f82 <_malloc_r+0xea>
 8006eea:	6823      	ldr	r3, [r4, #0]
 8006eec:	4639      	mov	r1, r7
 8006eee:	4630      	mov	r0, r6
 8006ef0:	eb04 0903 	add.w	r9, r4, r3
 8006ef4:	f000 fb5c 	bl	80075b0 <_sbrk_r>
 8006ef8:	4581      	cmp	r9, r0
 8006efa:	d142      	bne.n	8006f82 <_malloc_r+0xea>
 8006efc:	6821      	ldr	r1, [r4, #0]
 8006efe:	1a6d      	subs	r5, r5, r1
 8006f00:	4629      	mov	r1, r5
 8006f02:	4630      	mov	r0, r6
 8006f04:	f7ff ffa6 	bl	8006e54 <sbrk_aligned>
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d03a      	beq.n	8006f82 <_malloc_r+0xea>
 8006f0c:	6823      	ldr	r3, [r4, #0]
 8006f0e:	442b      	add	r3, r5
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	f8d8 3000 	ldr.w	r3, [r8]
 8006f16:	685a      	ldr	r2, [r3, #4]
 8006f18:	bb62      	cbnz	r2, 8006f74 <_malloc_r+0xdc>
 8006f1a:	f8c8 7000 	str.w	r7, [r8]
 8006f1e:	e00f      	b.n	8006f40 <_malloc_r+0xa8>
 8006f20:	6822      	ldr	r2, [r4, #0]
 8006f22:	1b52      	subs	r2, r2, r5
 8006f24:	d420      	bmi.n	8006f68 <_malloc_r+0xd0>
 8006f26:	2a0b      	cmp	r2, #11
 8006f28:	d917      	bls.n	8006f5a <_malloc_r+0xc2>
 8006f2a:	1961      	adds	r1, r4, r5
 8006f2c:	42a3      	cmp	r3, r4
 8006f2e:	6025      	str	r5, [r4, #0]
 8006f30:	bf18      	it	ne
 8006f32:	6059      	strne	r1, [r3, #4]
 8006f34:	6863      	ldr	r3, [r4, #4]
 8006f36:	bf08      	it	eq
 8006f38:	f8c8 1000 	streq.w	r1, [r8]
 8006f3c:	5162      	str	r2, [r4, r5]
 8006f3e:	604b      	str	r3, [r1, #4]
 8006f40:	4630      	mov	r0, r6
 8006f42:	f000 f82f 	bl	8006fa4 <__malloc_unlock>
 8006f46:	f104 000b 	add.w	r0, r4, #11
 8006f4a:	1d23      	adds	r3, r4, #4
 8006f4c:	f020 0007 	bic.w	r0, r0, #7
 8006f50:	1ac2      	subs	r2, r0, r3
 8006f52:	bf1c      	itt	ne
 8006f54:	1a1b      	subne	r3, r3, r0
 8006f56:	50a3      	strne	r3, [r4, r2]
 8006f58:	e7af      	b.n	8006eba <_malloc_r+0x22>
 8006f5a:	6862      	ldr	r2, [r4, #4]
 8006f5c:	42a3      	cmp	r3, r4
 8006f5e:	bf0c      	ite	eq
 8006f60:	f8c8 2000 	streq.w	r2, [r8]
 8006f64:	605a      	strne	r2, [r3, #4]
 8006f66:	e7eb      	b.n	8006f40 <_malloc_r+0xa8>
 8006f68:	4623      	mov	r3, r4
 8006f6a:	6864      	ldr	r4, [r4, #4]
 8006f6c:	e7ae      	b.n	8006ecc <_malloc_r+0x34>
 8006f6e:	463c      	mov	r4, r7
 8006f70:	687f      	ldr	r7, [r7, #4]
 8006f72:	e7b6      	b.n	8006ee2 <_malloc_r+0x4a>
 8006f74:	461a      	mov	r2, r3
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	d1fb      	bne.n	8006f74 <_malloc_r+0xdc>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	6053      	str	r3, [r2, #4]
 8006f80:	e7de      	b.n	8006f40 <_malloc_r+0xa8>
 8006f82:	230c      	movs	r3, #12
 8006f84:	6033      	str	r3, [r6, #0]
 8006f86:	4630      	mov	r0, r6
 8006f88:	f000 f80c 	bl	8006fa4 <__malloc_unlock>
 8006f8c:	e794      	b.n	8006eb8 <_malloc_r+0x20>
 8006f8e:	6005      	str	r5, [r0, #0]
 8006f90:	e7d6      	b.n	8006f40 <_malloc_r+0xa8>
 8006f92:	bf00      	nop
 8006f94:	20025db0 	.word	0x20025db0

08006f98 <__malloc_lock>:
 8006f98:	4801      	ldr	r0, [pc, #4]	@ (8006fa0 <__malloc_lock+0x8>)
 8006f9a:	f7ff bf0f 	b.w	8006dbc <__retarget_lock_acquire_recursive>
 8006f9e:	bf00      	nop
 8006fa0:	20025da8 	.word	0x20025da8

08006fa4 <__malloc_unlock>:
 8006fa4:	4801      	ldr	r0, [pc, #4]	@ (8006fac <__malloc_unlock+0x8>)
 8006fa6:	f7ff bf0a 	b.w	8006dbe <__retarget_lock_release_recursive>
 8006faa:	bf00      	nop
 8006fac:	20025da8 	.word	0x20025da8

08006fb0 <__ssputs_r>:
 8006fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb4:	688e      	ldr	r6, [r1, #8]
 8006fb6:	461f      	mov	r7, r3
 8006fb8:	42be      	cmp	r6, r7
 8006fba:	680b      	ldr	r3, [r1, #0]
 8006fbc:	4682      	mov	sl, r0
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	4690      	mov	r8, r2
 8006fc2:	d82d      	bhi.n	8007020 <__ssputs_r+0x70>
 8006fc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006fc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006fcc:	d026      	beq.n	800701c <__ssputs_r+0x6c>
 8006fce:	6965      	ldr	r5, [r4, #20]
 8006fd0:	6909      	ldr	r1, [r1, #16]
 8006fd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fd6:	eba3 0901 	sub.w	r9, r3, r1
 8006fda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fde:	1c7b      	adds	r3, r7, #1
 8006fe0:	444b      	add	r3, r9
 8006fe2:	106d      	asrs	r5, r5, #1
 8006fe4:	429d      	cmp	r5, r3
 8006fe6:	bf38      	it	cc
 8006fe8:	461d      	movcc	r5, r3
 8006fea:	0553      	lsls	r3, r2, #21
 8006fec:	d527      	bpl.n	800703e <__ssputs_r+0x8e>
 8006fee:	4629      	mov	r1, r5
 8006ff0:	f7ff ff52 	bl	8006e98 <_malloc_r>
 8006ff4:	4606      	mov	r6, r0
 8006ff6:	b360      	cbz	r0, 8007052 <__ssputs_r+0xa2>
 8006ff8:	6921      	ldr	r1, [r4, #16]
 8006ffa:	464a      	mov	r2, r9
 8006ffc:	f000 fae8 	bl	80075d0 <memcpy>
 8007000:	89a3      	ldrh	r3, [r4, #12]
 8007002:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800700a:	81a3      	strh	r3, [r4, #12]
 800700c:	6126      	str	r6, [r4, #16]
 800700e:	6165      	str	r5, [r4, #20]
 8007010:	444e      	add	r6, r9
 8007012:	eba5 0509 	sub.w	r5, r5, r9
 8007016:	6026      	str	r6, [r4, #0]
 8007018:	60a5      	str	r5, [r4, #8]
 800701a:	463e      	mov	r6, r7
 800701c:	42be      	cmp	r6, r7
 800701e:	d900      	bls.n	8007022 <__ssputs_r+0x72>
 8007020:	463e      	mov	r6, r7
 8007022:	6820      	ldr	r0, [r4, #0]
 8007024:	4632      	mov	r2, r6
 8007026:	4641      	mov	r1, r8
 8007028:	f000 faa8 	bl	800757c <memmove>
 800702c:	68a3      	ldr	r3, [r4, #8]
 800702e:	1b9b      	subs	r3, r3, r6
 8007030:	60a3      	str	r3, [r4, #8]
 8007032:	6823      	ldr	r3, [r4, #0]
 8007034:	4433      	add	r3, r6
 8007036:	6023      	str	r3, [r4, #0]
 8007038:	2000      	movs	r0, #0
 800703a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703e:	462a      	mov	r2, r5
 8007040:	f000 fad4 	bl	80075ec <_realloc_r>
 8007044:	4606      	mov	r6, r0
 8007046:	2800      	cmp	r0, #0
 8007048:	d1e0      	bne.n	800700c <__ssputs_r+0x5c>
 800704a:	6921      	ldr	r1, [r4, #16]
 800704c:	4650      	mov	r0, sl
 800704e:	f7ff feb7 	bl	8006dc0 <_free_r>
 8007052:	230c      	movs	r3, #12
 8007054:	f8ca 3000 	str.w	r3, [sl]
 8007058:	89a3      	ldrh	r3, [r4, #12]
 800705a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800705e:	81a3      	strh	r3, [r4, #12]
 8007060:	f04f 30ff 	mov.w	r0, #4294967295
 8007064:	e7e9      	b.n	800703a <__ssputs_r+0x8a>
	...

08007068 <_svfiprintf_r>:
 8007068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800706c:	4698      	mov	r8, r3
 800706e:	898b      	ldrh	r3, [r1, #12]
 8007070:	061b      	lsls	r3, r3, #24
 8007072:	b09d      	sub	sp, #116	@ 0x74
 8007074:	4607      	mov	r7, r0
 8007076:	460d      	mov	r5, r1
 8007078:	4614      	mov	r4, r2
 800707a:	d510      	bpl.n	800709e <_svfiprintf_r+0x36>
 800707c:	690b      	ldr	r3, [r1, #16]
 800707e:	b973      	cbnz	r3, 800709e <_svfiprintf_r+0x36>
 8007080:	2140      	movs	r1, #64	@ 0x40
 8007082:	f7ff ff09 	bl	8006e98 <_malloc_r>
 8007086:	6028      	str	r0, [r5, #0]
 8007088:	6128      	str	r0, [r5, #16]
 800708a:	b930      	cbnz	r0, 800709a <_svfiprintf_r+0x32>
 800708c:	230c      	movs	r3, #12
 800708e:	603b      	str	r3, [r7, #0]
 8007090:	f04f 30ff 	mov.w	r0, #4294967295
 8007094:	b01d      	add	sp, #116	@ 0x74
 8007096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800709a:	2340      	movs	r3, #64	@ 0x40
 800709c:	616b      	str	r3, [r5, #20]
 800709e:	2300      	movs	r3, #0
 80070a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80070a2:	2320      	movs	r3, #32
 80070a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80070ac:	2330      	movs	r3, #48	@ 0x30
 80070ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800724c <_svfiprintf_r+0x1e4>
 80070b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070b6:	f04f 0901 	mov.w	r9, #1
 80070ba:	4623      	mov	r3, r4
 80070bc:	469a      	mov	sl, r3
 80070be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070c2:	b10a      	cbz	r2, 80070c8 <_svfiprintf_r+0x60>
 80070c4:	2a25      	cmp	r2, #37	@ 0x25
 80070c6:	d1f9      	bne.n	80070bc <_svfiprintf_r+0x54>
 80070c8:	ebba 0b04 	subs.w	fp, sl, r4
 80070cc:	d00b      	beq.n	80070e6 <_svfiprintf_r+0x7e>
 80070ce:	465b      	mov	r3, fp
 80070d0:	4622      	mov	r2, r4
 80070d2:	4629      	mov	r1, r5
 80070d4:	4638      	mov	r0, r7
 80070d6:	f7ff ff6b 	bl	8006fb0 <__ssputs_r>
 80070da:	3001      	adds	r0, #1
 80070dc:	f000 80a7 	beq.w	800722e <_svfiprintf_r+0x1c6>
 80070e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070e2:	445a      	add	r2, fp
 80070e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80070e6:	f89a 3000 	ldrb.w	r3, [sl]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f000 809f 	beq.w	800722e <_svfiprintf_r+0x1c6>
 80070f0:	2300      	movs	r3, #0
 80070f2:	f04f 32ff 	mov.w	r2, #4294967295
 80070f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070fa:	f10a 0a01 	add.w	sl, sl, #1
 80070fe:	9304      	str	r3, [sp, #16]
 8007100:	9307      	str	r3, [sp, #28]
 8007102:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007106:	931a      	str	r3, [sp, #104]	@ 0x68
 8007108:	4654      	mov	r4, sl
 800710a:	2205      	movs	r2, #5
 800710c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007110:	484e      	ldr	r0, [pc, #312]	@ (800724c <_svfiprintf_r+0x1e4>)
 8007112:	f7f9 f86d 	bl	80001f0 <memchr>
 8007116:	9a04      	ldr	r2, [sp, #16]
 8007118:	b9d8      	cbnz	r0, 8007152 <_svfiprintf_r+0xea>
 800711a:	06d0      	lsls	r0, r2, #27
 800711c:	bf44      	itt	mi
 800711e:	2320      	movmi	r3, #32
 8007120:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007124:	0711      	lsls	r1, r2, #28
 8007126:	bf44      	itt	mi
 8007128:	232b      	movmi	r3, #43	@ 0x2b
 800712a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800712e:	f89a 3000 	ldrb.w	r3, [sl]
 8007132:	2b2a      	cmp	r3, #42	@ 0x2a
 8007134:	d015      	beq.n	8007162 <_svfiprintf_r+0xfa>
 8007136:	9a07      	ldr	r2, [sp, #28]
 8007138:	4654      	mov	r4, sl
 800713a:	2000      	movs	r0, #0
 800713c:	f04f 0c0a 	mov.w	ip, #10
 8007140:	4621      	mov	r1, r4
 8007142:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007146:	3b30      	subs	r3, #48	@ 0x30
 8007148:	2b09      	cmp	r3, #9
 800714a:	d94b      	bls.n	80071e4 <_svfiprintf_r+0x17c>
 800714c:	b1b0      	cbz	r0, 800717c <_svfiprintf_r+0x114>
 800714e:	9207      	str	r2, [sp, #28]
 8007150:	e014      	b.n	800717c <_svfiprintf_r+0x114>
 8007152:	eba0 0308 	sub.w	r3, r0, r8
 8007156:	fa09 f303 	lsl.w	r3, r9, r3
 800715a:	4313      	orrs	r3, r2
 800715c:	9304      	str	r3, [sp, #16]
 800715e:	46a2      	mov	sl, r4
 8007160:	e7d2      	b.n	8007108 <_svfiprintf_r+0xa0>
 8007162:	9b03      	ldr	r3, [sp, #12]
 8007164:	1d19      	adds	r1, r3, #4
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	9103      	str	r1, [sp, #12]
 800716a:	2b00      	cmp	r3, #0
 800716c:	bfbb      	ittet	lt
 800716e:	425b      	neglt	r3, r3
 8007170:	f042 0202 	orrlt.w	r2, r2, #2
 8007174:	9307      	strge	r3, [sp, #28]
 8007176:	9307      	strlt	r3, [sp, #28]
 8007178:	bfb8      	it	lt
 800717a:	9204      	strlt	r2, [sp, #16]
 800717c:	7823      	ldrb	r3, [r4, #0]
 800717e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007180:	d10a      	bne.n	8007198 <_svfiprintf_r+0x130>
 8007182:	7863      	ldrb	r3, [r4, #1]
 8007184:	2b2a      	cmp	r3, #42	@ 0x2a
 8007186:	d132      	bne.n	80071ee <_svfiprintf_r+0x186>
 8007188:	9b03      	ldr	r3, [sp, #12]
 800718a:	1d1a      	adds	r2, r3, #4
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	9203      	str	r2, [sp, #12]
 8007190:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007194:	3402      	adds	r4, #2
 8007196:	9305      	str	r3, [sp, #20]
 8007198:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800725c <_svfiprintf_r+0x1f4>
 800719c:	7821      	ldrb	r1, [r4, #0]
 800719e:	2203      	movs	r2, #3
 80071a0:	4650      	mov	r0, sl
 80071a2:	f7f9 f825 	bl	80001f0 <memchr>
 80071a6:	b138      	cbz	r0, 80071b8 <_svfiprintf_r+0x150>
 80071a8:	9b04      	ldr	r3, [sp, #16]
 80071aa:	eba0 000a 	sub.w	r0, r0, sl
 80071ae:	2240      	movs	r2, #64	@ 0x40
 80071b0:	4082      	lsls	r2, r0
 80071b2:	4313      	orrs	r3, r2
 80071b4:	3401      	adds	r4, #1
 80071b6:	9304      	str	r3, [sp, #16]
 80071b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071bc:	4824      	ldr	r0, [pc, #144]	@ (8007250 <_svfiprintf_r+0x1e8>)
 80071be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071c2:	2206      	movs	r2, #6
 80071c4:	f7f9 f814 	bl	80001f0 <memchr>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	d036      	beq.n	800723a <_svfiprintf_r+0x1d2>
 80071cc:	4b21      	ldr	r3, [pc, #132]	@ (8007254 <_svfiprintf_r+0x1ec>)
 80071ce:	bb1b      	cbnz	r3, 8007218 <_svfiprintf_r+0x1b0>
 80071d0:	9b03      	ldr	r3, [sp, #12]
 80071d2:	3307      	adds	r3, #7
 80071d4:	f023 0307 	bic.w	r3, r3, #7
 80071d8:	3308      	adds	r3, #8
 80071da:	9303      	str	r3, [sp, #12]
 80071dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071de:	4433      	add	r3, r6
 80071e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80071e2:	e76a      	b.n	80070ba <_svfiprintf_r+0x52>
 80071e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80071e8:	460c      	mov	r4, r1
 80071ea:	2001      	movs	r0, #1
 80071ec:	e7a8      	b.n	8007140 <_svfiprintf_r+0xd8>
 80071ee:	2300      	movs	r3, #0
 80071f0:	3401      	adds	r4, #1
 80071f2:	9305      	str	r3, [sp, #20]
 80071f4:	4619      	mov	r1, r3
 80071f6:	f04f 0c0a 	mov.w	ip, #10
 80071fa:	4620      	mov	r0, r4
 80071fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007200:	3a30      	subs	r2, #48	@ 0x30
 8007202:	2a09      	cmp	r2, #9
 8007204:	d903      	bls.n	800720e <_svfiprintf_r+0x1a6>
 8007206:	2b00      	cmp	r3, #0
 8007208:	d0c6      	beq.n	8007198 <_svfiprintf_r+0x130>
 800720a:	9105      	str	r1, [sp, #20]
 800720c:	e7c4      	b.n	8007198 <_svfiprintf_r+0x130>
 800720e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007212:	4604      	mov	r4, r0
 8007214:	2301      	movs	r3, #1
 8007216:	e7f0      	b.n	80071fa <_svfiprintf_r+0x192>
 8007218:	ab03      	add	r3, sp, #12
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	462a      	mov	r2, r5
 800721e:	4b0e      	ldr	r3, [pc, #56]	@ (8007258 <_svfiprintf_r+0x1f0>)
 8007220:	a904      	add	r1, sp, #16
 8007222:	4638      	mov	r0, r7
 8007224:	f3af 8000 	nop.w
 8007228:	1c42      	adds	r2, r0, #1
 800722a:	4606      	mov	r6, r0
 800722c:	d1d6      	bne.n	80071dc <_svfiprintf_r+0x174>
 800722e:	89ab      	ldrh	r3, [r5, #12]
 8007230:	065b      	lsls	r3, r3, #25
 8007232:	f53f af2d 	bmi.w	8007090 <_svfiprintf_r+0x28>
 8007236:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007238:	e72c      	b.n	8007094 <_svfiprintf_r+0x2c>
 800723a:	ab03      	add	r3, sp, #12
 800723c:	9300      	str	r3, [sp, #0]
 800723e:	462a      	mov	r2, r5
 8007240:	4b05      	ldr	r3, [pc, #20]	@ (8007258 <_svfiprintf_r+0x1f0>)
 8007242:	a904      	add	r1, sp, #16
 8007244:	4638      	mov	r0, r7
 8007246:	f000 f879 	bl	800733c <_printf_i>
 800724a:	e7ed      	b.n	8007228 <_svfiprintf_r+0x1c0>
 800724c:	08008860 	.word	0x08008860
 8007250:	0800886a 	.word	0x0800886a
 8007254:	00000000 	.word	0x00000000
 8007258:	08006fb1 	.word	0x08006fb1
 800725c:	08008866 	.word	0x08008866

08007260 <_printf_common>:
 8007260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007264:	4616      	mov	r6, r2
 8007266:	4698      	mov	r8, r3
 8007268:	688a      	ldr	r2, [r1, #8]
 800726a:	690b      	ldr	r3, [r1, #16]
 800726c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007270:	4293      	cmp	r3, r2
 8007272:	bfb8      	it	lt
 8007274:	4613      	movlt	r3, r2
 8007276:	6033      	str	r3, [r6, #0]
 8007278:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800727c:	4607      	mov	r7, r0
 800727e:	460c      	mov	r4, r1
 8007280:	b10a      	cbz	r2, 8007286 <_printf_common+0x26>
 8007282:	3301      	adds	r3, #1
 8007284:	6033      	str	r3, [r6, #0]
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	0699      	lsls	r1, r3, #26
 800728a:	bf42      	ittt	mi
 800728c:	6833      	ldrmi	r3, [r6, #0]
 800728e:	3302      	addmi	r3, #2
 8007290:	6033      	strmi	r3, [r6, #0]
 8007292:	6825      	ldr	r5, [r4, #0]
 8007294:	f015 0506 	ands.w	r5, r5, #6
 8007298:	d106      	bne.n	80072a8 <_printf_common+0x48>
 800729a:	f104 0a19 	add.w	sl, r4, #25
 800729e:	68e3      	ldr	r3, [r4, #12]
 80072a0:	6832      	ldr	r2, [r6, #0]
 80072a2:	1a9b      	subs	r3, r3, r2
 80072a4:	42ab      	cmp	r3, r5
 80072a6:	dc26      	bgt.n	80072f6 <_printf_common+0x96>
 80072a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072ac:	6822      	ldr	r2, [r4, #0]
 80072ae:	3b00      	subs	r3, #0
 80072b0:	bf18      	it	ne
 80072b2:	2301      	movne	r3, #1
 80072b4:	0692      	lsls	r2, r2, #26
 80072b6:	d42b      	bmi.n	8007310 <_printf_common+0xb0>
 80072b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072bc:	4641      	mov	r1, r8
 80072be:	4638      	mov	r0, r7
 80072c0:	47c8      	blx	r9
 80072c2:	3001      	adds	r0, #1
 80072c4:	d01e      	beq.n	8007304 <_printf_common+0xa4>
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	6922      	ldr	r2, [r4, #16]
 80072ca:	f003 0306 	and.w	r3, r3, #6
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	bf02      	ittt	eq
 80072d2:	68e5      	ldreq	r5, [r4, #12]
 80072d4:	6833      	ldreq	r3, [r6, #0]
 80072d6:	1aed      	subeq	r5, r5, r3
 80072d8:	68a3      	ldr	r3, [r4, #8]
 80072da:	bf0c      	ite	eq
 80072dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072e0:	2500      	movne	r5, #0
 80072e2:	4293      	cmp	r3, r2
 80072e4:	bfc4      	itt	gt
 80072e6:	1a9b      	subgt	r3, r3, r2
 80072e8:	18ed      	addgt	r5, r5, r3
 80072ea:	2600      	movs	r6, #0
 80072ec:	341a      	adds	r4, #26
 80072ee:	42b5      	cmp	r5, r6
 80072f0:	d11a      	bne.n	8007328 <_printf_common+0xc8>
 80072f2:	2000      	movs	r0, #0
 80072f4:	e008      	b.n	8007308 <_printf_common+0xa8>
 80072f6:	2301      	movs	r3, #1
 80072f8:	4652      	mov	r2, sl
 80072fa:	4641      	mov	r1, r8
 80072fc:	4638      	mov	r0, r7
 80072fe:	47c8      	blx	r9
 8007300:	3001      	adds	r0, #1
 8007302:	d103      	bne.n	800730c <_printf_common+0xac>
 8007304:	f04f 30ff 	mov.w	r0, #4294967295
 8007308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800730c:	3501      	adds	r5, #1
 800730e:	e7c6      	b.n	800729e <_printf_common+0x3e>
 8007310:	18e1      	adds	r1, r4, r3
 8007312:	1c5a      	adds	r2, r3, #1
 8007314:	2030      	movs	r0, #48	@ 0x30
 8007316:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800731a:	4422      	add	r2, r4
 800731c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007320:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007324:	3302      	adds	r3, #2
 8007326:	e7c7      	b.n	80072b8 <_printf_common+0x58>
 8007328:	2301      	movs	r3, #1
 800732a:	4622      	mov	r2, r4
 800732c:	4641      	mov	r1, r8
 800732e:	4638      	mov	r0, r7
 8007330:	47c8      	blx	r9
 8007332:	3001      	adds	r0, #1
 8007334:	d0e6      	beq.n	8007304 <_printf_common+0xa4>
 8007336:	3601      	adds	r6, #1
 8007338:	e7d9      	b.n	80072ee <_printf_common+0x8e>
	...

0800733c <_printf_i>:
 800733c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007340:	7e0f      	ldrb	r7, [r1, #24]
 8007342:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007344:	2f78      	cmp	r7, #120	@ 0x78
 8007346:	4691      	mov	r9, r2
 8007348:	4680      	mov	r8, r0
 800734a:	460c      	mov	r4, r1
 800734c:	469a      	mov	sl, r3
 800734e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007352:	d807      	bhi.n	8007364 <_printf_i+0x28>
 8007354:	2f62      	cmp	r7, #98	@ 0x62
 8007356:	d80a      	bhi.n	800736e <_printf_i+0x32>
 8007358:	2f00      	cmp	r7, #0
 800735a:	f000 80d2 	beq.w	8007502 <_printf_i+0x1c6>
 800735e:	2f58      	cmp	r7, #88	@ 0x58
 8007360:	f000 80b9 	beq.w	80074d6 <_printf_i+0x19a>
 8007364:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007368:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800736c:	e03a      	b.n	80073e4 <_printf_i+0xa8>
 800736e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007372:	2b15      	cmp	r3, #21
 8007374:	d8f6      	bhi.n	8007364 <_printf_i+0x28>
 8007376:	a101      	add	r1, pc, #4	@ (adr r1, 800737c <_printf_i+0x40>)
 8007378:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800737c:	080073d5 	.word	0x080073d5
 8007380:	080073e9 	.word	0x080073e9
 8007384:	08007365 	.word	0x08007365
 8007388:	08007365 	.word	0x08007365
 800738c:	08007365 	.word	0x08007365
 8007390:	08007365 	.word	0x08007365
 8007394:	080073e9 	.word	0x080073e9
 8007398:	08007365 	.word	0x08007365
 800739c:	08007365 	.word	0x08007365
 80073a0:	08007365 	.word	0x08007365
 80073a4:	08007365 	.word	0x08007365
 80073a8:	080074e9 	.word	0x080074e9
 80073ac:	08007413 	.word	0x08007413
 80073b0:	080074a3 	.word	0x080074a3
 80073b4:	08007365 	.word	0x08007365
 80073b8:	08007365 	.word	0x08007365
 80073bc:	0800750b 	.word	0x0800750b
 80073c0:	08007365 	.word	0x08007365
 80073c4:	08007413 	.word	0x08007413
 80073c8:	08007365 	.word	0x08007365
 80073cc:	08007365 	.word	0x08007365
 80073d0:	080074ab 	.word	0x080074ab
 80073d4:	6833      	ldr	r3, [r6, #0]
 80073d6:	1d1a      	adds	r2, r3, #4
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	6032      	str	r2, [r6, #0]
 80073dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073e4:	2301      	movs	r3, #1
 80073e6:	e09d      	b.n	8007524 <_printf_i+0x1e8>
 80073e8:	6833      	ldr	r3, [r6, #0]
 80073ea:	6820      	ldr	r0, [r4, #0]
 80073ec:	1d19      	adds	r1, r3, #4
 80073ee:	6031      	str	r1, [r6, #0]
 80073f0:	0606      	lsls	r6, r0, #24
 80073f2:	d501      	bpl.n	80073f8 <_printf_i+0xbc>
 80073f4:	681d      	ldr	r5, [r3, #0]
 80073f6:	e003      	b.n	8007400 <_printf_i+0xc4>
 80073f8:	0645      	lsls	r5, r0, #25
 80073fa:	d5fb      	bpl.n	80073f4 <_printf_i+0xb8>
 80073fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007400:	2d00      	cmp	r5, #0
 8007402:	da03      	bge.n	800740c <_printf_i+0xd0>
 8007404:	232d      	movs	r3, #45	@ 0x2d
 8007406:	426d      	negs	r5, r5
 8007408:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800740c:	4859      	ldr	r0, [pc, #356]	@ (8007574 <_printf_i+0x238>)
 800740e:	230a      	movs	r3, #10
 8007410:	e011      	b.n	8007436 <_printf_i+0xfa>
 8007412:	6821      	ldr	r1, [r4, #0]
 8007414:	6833      	ldr	r3, [r6, #0]
 8007416:	0608      	lsls	r0, r1, #24
 8007418:	f853 5b04 	ldr.w	r5, [r3], #4
 800741c:	d402      	bmi.n	8007424 <_printf_i+0xe8>
 800741e:	0649      	lsls	r1, r1, #25
 8007420:	bf48      	it	mi
 8007422:	b2ad      	uxthmi	r5, r5
 8007424:	2f6f      	cmp	r7, #111	@ 0x6f
 8007426:	4853      	ldr	r0, [pc, #332]	@ (8007574 <_printf_i+0x238>)
 8007428:	6033      	str	r3, [r6, #0]
 800742a:	bf14      	ite	ne
 800742c:	230a      	movne	r3, #10
 800742e:	2308      	moveq	r3, #8
 8007430:	2100      	movs	r1, #0
 8007432:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007436:	6866      	ldr	r6, [r4, #4]
 8007438:	60a6      	str	r6, [r4, #8]
 800743a:	2e00      	cmp	r6, #0
 800743c:	bfa2      	ittt	ge
 800743e:	6821      	ldrge	r1, [r4, #0]
 8007440:	f021 0104 	bicge.w	r1, r1, #4
 8007444:	6021      	strge	r1, [r4, #0]
 8007446:	b90d      	cbnz	r5, 800744c <_printf_i+0x110>
 8007448:	2e00      	cmp	r6, #0
 800744a:	d04b      	beq.n	80074e4 <_printf_i+0x1a8>
 800744c:	4616      	mov	r6, r2
 800744e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007452:	fb03 5711 	mls	r7, r3, r1, r5
 8007456:	5dc7      	ldrb	r7, [r0, r7]
 8007458:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800745c:	462f      	mov	r7, r5
 800745e:	42bb      	cmp	r3, r7
 8007460:	460d      	mov	r5, r1
 8007462:	d9f4      	bls.n	800744e <_printf_i+0x112>
 8007464:	2b08      	cmp	r3, #8
 8007466:	d10b      	bne.n	8007480 <_printf_i+0x144>
 8007468:	6823      	ldr	r3, [r4, #0]
 800746a:	07df      	lsls	r7, r3, #31
 800746c:	d508      	bpl.n	8007480 <_printf_i+0x144>
 800746e:	6923      	ldr	r3, [r4, #16]
 8007470:	6861      	ldr	r1, [r4, #4]
 8007472:	4299      	cmp	r1, r3
 8007474:	bfde      	ittt	le
 8007476:	2330      	movle	r3, #48	@ 0x30
 8007478:	f806 3c01 	strble.w	r3, [r6, #-1]
 800747c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007480:	1b92      	subs	r2, r2, r6
 8007482:	6122      	str	r2, [r4, #16]
 8007484:	f8cd a000 	str.w	sl, [sp]
 8007488:	464b      	mov	r3, r9
 800748a:	aa03      	add	r2, sp, #12
 800748c:	4621      	mov	r1, r4
 800748e:	4640      	mov	r0, r8
 8007490:	f7ff fee6 	bl	8007260 <_printf_common>
 8007494:	3001      	adds	r0, #1
 8007496:	d14a      	bne.n	800752e <_printf_i+0x1f2>
 8007498:	f04f 30ff 	mov.w	r0, #4294967295
 800749c:	b004      	add	sp, #16
 800749e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a2:	6823      	ldr	r3, [r4, #0]
 80074a4:	f043 0320 	orr.w	r3, r3, #32
 80074a8:	6023      	str	r3, [r4, #0]
 80074aa:	4833      	ldr	r0, [pc, #204]	@ (8007578 <_printf_i+0x23c>)
 80074ac:	2778      	movs	r7, #120	@ 0x78
 80074ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074b2:	6823      	ldr	r3, [r4, #0]
 80074b4:	6831      	ldr	r1, [r6, #0]
 80074b6:	061f      	lsls	r7, r3, #24
 80074b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80074bc:	d402      	bmi.n	80074c4 <_printf_i+0x188>
 80074be:	065f      	lsls	r7, r3, #25
 80074c0:	bf48      	it	mi
 80074c2:	b2ad      	uxthmi	r5, r5
 80074c4:	6031      	str	r1, [r6, #0]
 80074c6:	07d9      	lsls	r1, r3, #31
 80074c8:	bf44      	itt	mi
 80074ca:	f043 0320 	orrmi.w	r3, r3, #32
 80074ce:	6023      	strmi	r3, [r4, #0]
 80074d0:	b11d      	cbz	r5, 80074da <_printf_i+0x19e>
 80074d2:	2310      	movs	r3, #16
 80074d4:	e7ac      	b.n	8007430 <_printf_i+0xf4>
 80074d6:	4827      	ldr	r0, [pc, #156]	@ (8007574 <_printf_i+0x238>)
 80074d8:	e7e9      	b.n	80074ae <_printf_i+0x172>
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	f023 0320 	bic.w	r3, r3, #32
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	e7f6      	b.n	80074d2 <_printf_i+0x196>
 80074e4:	4616      	mov	r6, r2
 80074e6:	e7bd      	b.n	8007464 <_printf_i+0x128>
 80074e8:	6833      	ldr	r3, [r6, #0]
 80074ea:	6825      	ldr	r5, [r4, #0]
 80074ec:	6961      	ldr	r1, [r4, #20]
 80074ee:	1d18      	adds	r0, r3, #4
 80074f0:	6030      	str	r0, [r6, #0]
 80074f2:	062e      	lsls	r6, r5, #24
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	d501      	bpl.n	80074fc <_printf_i+0x1c0>
 80074f8:	6019      	str	r1, [r3, #0]
 80074fa:	e002      	b.n	8007502 <_printf_i+0x1c6>
 80074fc:	0668      	lsls	r0, r5, #25
 80074fe:	d5fb      	bpl.n	80074f8 <_printf_i+0x1bc>
 8007500:	8019      	strh	r1, [r3, #0]
 8007502:	2300      	movs	r3, #0
 8007504:	6123      	str	r3, [r4, #16]
 8007506:	4616      	mov	r6, r2
 8007508:	e7bc      	b.n	8007484 <_printf_i+0x148>
 800750a:	6833      	ldr	r3, [r6, #0]
 800750c:	1d1a      	adds	r2, r3, #4
 800750e:	6032      	str	r2, [r6, #0]
 8007510:	681e      	ldr	r6, [r3, #0]
 8007512:	6862      	ldr	r2, [r4, #4]
 8007514:	2100      	movs	r1, #0
 8007516:	4630      	mov	r0, r6
 8007518:	f7f8 fe6a 	bl	80001f0 <memchr>
 800751c:	b108      	cbz	r0, 8007522 <_printf_i+0x1e6>
 800751e:	1b80      	subs	r0, r0, r6
 8007520:	6060      	str	r0, [r4, #4]
 8007522:	6863      	ldr	r3, [r4, #4]
 8007524:	6123      	str	r3, [r4, #16]
 8007526:	2300      	movs	r3, #0
 8007528:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800752c:	e7aa      	b.n	8007484 <_printf_i+0x148>
 800752e:	6923      	ldr	r3, [r4, #16]
 8007530:	4632      	mov	r2, r6
 8007532:	4649      	mov	r1, r9
 8007534:	4640      	mov	r0, r8
 8007536:	47d0      	blx	sl
 8007538:	3001      	adds	r0, #1
 800753a:	d0ad      	beq.n	8007498 <_printf_i+0x15c>
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	079b      	lsls	r3, r3, #30
 8007540:	d413      	bmi.n	800756a <_printf_i+0x22e>
 8007542:	68e0      	ldr	r0, [r4, #12]
 8007544:	9b03      	ldr	r3, [sp, #12]
 8007546:	4298      	cmp	r0, r3
 8007548:	bfb8      	it	lt
 800754a:	4618      	movlt	r0, r3
 800754c:	e7a6      	b.n	800749c <_printf_i+0x160>
 800754e:	2301      	movs	r3, #1
 8007550:	4632      	mov	r2, r6
 8007552:	4649      	mov	r1, r9
 8007554:	4640      	mov	r0, r8
 8007556:	47d0      	blx	sl
 8007558:	3001      	adds	r0, #1
 800755a:	d09d      	beq.n	8007498 <_printf_i+0x15c>
 800755c:	3501      	adds	r5, #1
 800755e:	68e3      	ldr	r3, [r4, #12]
 8007560:	9903      	ldr	r1, [sp, #12]
 8007562:	1a5b      	subs	r3, r3, r1
 8007564:	42ab      	cmp	r3, r5
 8007566:	dcf2      	bgt.n	800754e <_printf_i+0x212>
 8007568:	e7eb      	b.n	8007542 <_printf_i+0x206>
 800756a:	2500      	movs	r5, #0
 800756c:	f104 0619 	add.w	r6, r4, #25
 8007570:	e7f5      	b.n	800755e <_printf_i+0x222>
 8007572:	bf00      	nop
 8007574:	08008871 	.word	0x08008871
 8007578:	08008882 	.word	0x08008882

0800757c <memmove>:
 800757c:	4288      	cmp	r0, r1
 800757e:	b510      	push	{r4, lr}
 8007580:	eb01 0402 	add.w	r4, r1, r2
 8007584:	d902      	bls.n	800758c <memmove+0x10>
 8007586:	4284      	cmp	r4, r0
 8007588:	4623      	mov	r3, r4
 800758a:	d807      	bhi.n	800759c <memmove+0x20>
 800758c:	1e43      	subs	r3, r0, #1
 800758e:	42a1      	cmp	r1, r4
 8007590:	d008      	beq.n	80075a4 <memmove+0x28>
 8007592:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007596:	f803 2f01 	strb.w	r2, [r3, #1]!
 800759a:	e7f8      	b.n	800758e <memmove+0x12>
 800759c:	4402      	add	r2, r0
 800759e:	4601      	mov	r1, r0
 80075a0:	428a      	cmp	r2, r1
 80075a2:	d100      	bne.n	80075a6 <memmove+0x2a>
 80075a4:	bd10      	pop	{r4, pc}
 80075a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075ae:	e7f7      	b.n	80075a0 <memmove+0x24>

080075b0 <_sbrk_r>:
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	4d06      	ldr	r5, [pc, #24]	@ (80075cc <_sbrk_r+0x1c>)
 80075b4:	2300      	movs	r3, #0
 80075b6:	4604      	mov	r4, r0
 80075b8:	4608      	mov	r0, r1
 80075ba:	602b      	str	r3, [r5, #0]
 80075bc:	f7fb ff22 	bl	8003404 <_sbrk>
 80075c0:	1c43      	adds	r3, r0, #1
 80075c2:	d102      	bne.n	80075ca <_sbrk_r+0x1a>
 80075c4:	682b      	ldr	r3, [r5, #0]
 80075c6:	b103      	cbz	r3, 80075ca <_sbrk_r+0x1a>
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	bd38      	pop	{r3, r4, r5, pc}
 80075cc:	20025da4 	.word	0x20025da4

080075d0 <memcpy>:
 80075d0:	440a      	add	r2, r1
 80075d2:	4291      	cmp	r1, r2
 80075d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80075d8:	d100      	bne.n	80075dc <memcpy+0xc>
 80075da:	4770      	bx	lr
 80075dc:	b510      	push	{r4, lr}
 80075de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075e6:	4291      	cmp	r1, r2
 80075e8:	d1f9      	bne.n	80075de <memcpy+0xe>
 80075ea:	bd10      	pop	{r4, pc}

080075ec <_realloc_r>:
 80075ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075f0:	4680      	mov	r8, r0
 80075f2:	4615      	mov	r5, r2
 80075f4:	460c      	mov	r4, r1
 80075f6:	b921      	cbnz	r1, 8007602 <_realloc_r+0x16>
 80075f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075fc:	4611      	mov	r1, r2
 80075fe:	f7ff bc4b 	b.w	8006e98 <_malloc_r>
 8007602:	b92a      	cbnz	r2, 8007610 <_realloc_r+0x24>
 8007604:	f7ff fbdc 	bl	8006dc0 <_free_r>
 8007608:	2400      	movs	r4, #0
 800760a:	4620      	mov	r0, r4
 800760c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007610:	f000 f81a 	bl	8007648 <_malloc_usable_size_r>
 8007614:	4285      	cmp	r5, r0
 8007616:	4606      	mov	r6, r0
 8007618:	d802      	bhi.n	8007620 <_realloc_r+0x34>
 800761a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800761e:	d8f4      	bhi.n	800760a <_realloc_r+0x1e>
 8007620:	4629      	mov	r1, r5
 8007622:	4640      	mov	r0, r8
 8007624:	f7ff fc38 	bl	8006e98 <_malloc_r>
 8007628:	4607      	mov	r7, r0
 800762a:	2800      	cmp	r0, #0
 800762c:	d0ec      	beq.n	8007608 <_realloc_r+0x1c>
 800762e:	42b5      	cmp	r5, r6
 8007630:	462a      	mov	r2, r5
 8007632:	4621      	mov	r1, r4
 8007634:	bf28      	it	cs
 8007636:	4632      	movcs	r2, r6
 8007638:	f7ff ffca 	bl	80075d0 <memcpy>
 800763c:	4621      	mov	r1, r4
 800763e:	4640      	mov	r0, r8
 8007640:	f7ff fbbe 	bl	8006dc0 <_free_r>
 8007644:	463c      	mov	r4, r7
 8007646:	e7e0      	b.n	800760a <_realloc_r+0x1e>

08007648 <_malloc_usable_size_r>:
 8007648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800764c:	1f18      	subs	r0, r3, #4
 800764e:	2b00      	cmp	r3, #0
 8007650:	bfbc      	itt	lt
 8007652:	580b      	ldrlt	r3, [r1, r0]
 8007654:	18c0      	addlt	r0, r0, r3
 8007656:	4770      	bx	lr

08007658 <_init>:
 8007658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765a:	bf00      	nop
 800765c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800765e:	bc08      	pop	{r3}
 8007660:	469e      	mov	lr, r3
 8007662:	4770      	bx	lr

08007664 <_fini>:
 8007664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007666:	bf00      	nop
 8007668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800766a:	bc08      	pop	{r3}
 800766c:	469e      	mov	lr, r3
 800766e:	4770      	bx	lr
