diff -r -u a-repo_cc13xx_cc26xx/source/ti/boards/cc13x4_cc26x4/cc13x4_cc26x4_freertos.lds b-repo_cc13xx_cc26xx/source/ti/boards/cc13x4_cc26x4/cc13x4_cc26x4_freertos.lds
--- a-repo_cc13xx_cc26xx/source/ti/boards/cc13x4_cc26x4/cc13x4_cc26x4_freertos.lds	2023-11-08 10:33:12.074895947 -0600
+++ b-repo_cc13xx_cc26xx/source/ti/boards/cc13x4_cc26x4/cc13x4_cc26x4_freertos.lds	2023-11-07 15:41:09.372120450 -0600
@@ -97,6 +97,11 @@
     DMA_GPT0A_PRI_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x90);
     DMA_SPI1_RX_CONTROL_TABLE_ENTRY_ADDRESS   = (UDMACC26XX_CONFIG_BASE + 0x100);
     DMA_SPI1_TX_CONTROL_TABLE_ENTRY_ADDRESS   = (UDMACC26XX_CONFIG_BASE + 0x110);
+    DMA_UART2_RX_CONTROL_TABLE_ENTRY_ADDRESS  = (UDMACC26XX_CONFIG_BASE + 0x1C0);
+    DMA_UART2_TX_CONTROL_TABLE_ENTRY_ADDRESS  = (UDMACC26XX_CONFIG_BASE + 0x1D0);
+    DMA_UART3_RX_CONTROL_TABLE_ENTRY_ADDRESS  = (UDMACC26XX_CONFIG_BASE + 0x1E0);
+    DMA_UART3_TX_CONTROL_TABLE_ENTRY_ADDRESS  = (UDMACC26XX_CONFIG_BASE + 0x1F0);
+
 
     DMA_UART0_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x210);
     DMA_UART0_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x220);
@@ -108,6 +113,10 @@
     DMA_GPT0A_ALT_CONTROL_TABLE_ENTRY_ADDRESS    = (UDMACC26XX_CONFIG_BASE + 0x290);
     DMA_SPI1_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS  = (UDMACC26XX_CONFIG_BASE + 0x300);
     DMA_SPI1_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS  = (UDMACC26XX_CONFIG_BASE + 0x310);
+    DMA_UART2_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x3C0);
+    DMA_UART2_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x3D0);
+    DMA_UART3_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x3E0);
+    DMA_UART3_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS = (UDMACC26XX_CONFIG_BASE + 0x3F0);
 
     /*
      * Allocate UART0, UART1, SPI0, SPI1, ADC, and GPTimer0 DMA descriptors at absolute addresses.
@@ -143,6 +152,18 @@
     UDMACC26XX_dmaSpi1TxControlTableEntry_is_placed = 0;
     .dmaSpi1TxControlTableEntry DMA_SPI1_TX_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_SPI1_TX_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaSpi1TxControlTableEntry)} > REGION_DATA
 
+    UDMACC26XX_uart2RxControlTableEntry_is_placed = 0;
+    .dmaUart2RxControlTableEntry DMA_UART2_RX_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART2_RX_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart2RxControlTableEntry)} > REGION_DATA
+
+    UDMACC26XX_uart2TxControlTableEntry_is_placed = 0;
+    .dmaUart2TxControlTableEntry DMA_UART2_TX_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART2_TX_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart2TxControlTableEntry)} > REGION_DATA
+
+    UDMACC26XX_uart3RxControlTableEntry_is_placed = 0;
+    .dmaUart3RxControlTableEntry DMA_UART3_RX_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART3_RX_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart3RxControlTableEntry)} > REGION_DATA
+
+    UDMACC26XX_uart3TxControlTableEntry_is_placed = 0;
+    .dmaUart3TxControlTableEntry DMA_UART3_TX_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART3_TX_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart3TxControlTableEntry)} > REGION_DATA
+
     UDMACC26XX_uart0RxAltControlTableEntry_is_placed = 0;
     .dmaUart0RxAltControlTableEntry DMA_UART0_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART0_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart0RxAltControlTableEntry)} > REGION_DATA
 
@@ -173,6 +194,18 @@
     UDMACC26XX_dmaSpi1TxAltControlTableEntry_is_placed = 0;
     .dmaSpi1TxAltControlTableEntry DMA_SPI1_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_SPI1_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaSpi1TxAltControlTableEntry)} > REGION_DATA
 
+    UDMACC26XX_uart2RxAltControlTableEntry_is_placed = 0;
+    .dmaUart2RxAltControlTableEntry DMA_UART2_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART2_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart2RxAltControlTableEntry)} > REGION_DATA
+
+    UDMACC26XX_uart2TxAltControlTableEntry_is_placed = 0;
+    .dmaUart2TxAltControlTableEntry DMA_UART2_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART2_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart2TxAltControlTableEntry)} > REGION_DATA
+
+    UDMACC26XX_uart3RxAltControlTableEntry_is_placed = 0;
+    .dmaUart3RxAltControlTableEntry DMA_UART3_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART3_RX_ALT_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart3RxAltControlTableEntry)} > REGION_DATA
+
+    UDMACC26XX_uart3TxAltControlTableEntry_is_placed = 0;
+    .dmaUart3TxAltControlTableEntry DMA_UART3_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS (NOLOAD) : AT (DMA_UART3_TX_ALT_CONTROL_TABLE_ENTRY_ADDRESS) {*(.dmaUart3TxAltControlTableEntry)} > REGION_DATA
+
     .text : {
         CREATE_OBJECT_SYMBOLS
         *(.text)
