
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S13= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S15= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S16= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S17= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F22)
	S25= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S37= IR_EX.Out=>FU.IR_EX                                    Premise(F35)
	S38= IR_ID.Out=>FU.IR_ID                                    Premise(F36)
	S39= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F37)
	S40= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F38)
	S41= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F39)
	S42= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F40)
	S43= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F41)
	S44= ALU.Out=>FU.InEX                                       Premise(F42)
	S45= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F43)
	S46= GPR.Rdata1=>FU.InID1                                   Premise(F44)
	S47= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F45)
	S48= IR_ID.Out25_21=>GPR.RReg1                              Premise(F46)
	S49= IMMU.Addr=>IAddrReg.In                                 Premise(F47)
	S50= PC.Out=>ICache.IEA                                     Premise(F48)
	S51= ICache.IEA=addr                                        Path(S4,S50)
	S52= ICache.Hit=ICacheHit(addr)                             ICache-Search(S51)
	S53= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S52,S22)
	S54= FU.ICacheHit=ICacheHit(addr)                           Path(S52,S34)
	S55= PC.Out=>ICache.IEA                                     Premise(F49)
	S56= IMem.MEM8WordOut=>ICache.WData                         Premise(F50)
	S57= ICache.Out=>ICacheReg.In                               Premise(F51)
	S58= PC.Out=>IMMU.IEA                                       Premise(F52)
	S59= IMMU.IEA=addr                                          Path(S4,S58)
	S60= CP0.ASID=>IMMU.PID                                     Premise(F53)
	S61= IMMU.PID=pid                                           Path(S3,S60)
	S62= IMMU.Addr={pid,addr}                                   IMMU-Search(S61,S59)
	S63= IAddrReg.In={pid,addr}                                 Path(S62,S49)
	S64= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S61,S59)
	S65= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S64,S23)
	S66= IAddrReg.Out=>IMem.RAddr                               Premise(F54)
	S67= ICacheReg.Out=>IRMux.CacheData                         Premise(F55)
	S68= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F56)
	S69= IMem.Out=>IRMux.MemData                                Premise(F57)
	S70= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F58)
	S71= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F59)
	S72= IR_ID.Out=>IR_EX.In                                    Premise(F60)
	S73= ICache.Out=>IR_ID.In                                   Premise(F61)
	S74= IRMux.Out=>IR_ID.In                                    Premise(F62)
	S75= ICache.Out=>IR_IMMU.In                                 Premise(F63)
	S76= IR_EX.Out=>IR_MEM.In                                   Premise(F64)
	S77= IR_DMMU2.Out=>IR_WB.In                                 Premise(F65)
	S78= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F66)
	S79= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F67)
	S80= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F68)
	S81= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F69)
	S82= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F70)
	S83= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F71)
	S84= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F72)
	S85= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F73)
	S86= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F74)
	S87= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F75)
	S88= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F76)
	S89= IR_EX.Out31_26=>CU_EX.Op                               Premise(F77)
	S90= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F78)
	S91= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F79)
	S92= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F80)
	S93= IR_ID.Out31_26=>CU_ID.Op                               Premise(F81)
	S94= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F82)
	S95= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F83)
	S96= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F84)
	S97= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F85)
	S98= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F86)
	S99= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F87)
	S100= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F88)
	S101= IR_WB.Out31_26=>CU_WB.Op                              Premise(F89)
	S102= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F90)
	S103= CtrlA_EX=0                                            Premise(F91)
	S104= CtrlB_EX=0                                            Premise(F92)
	S105= CtrlALUOut_MEM=0                                      Premise(F93)
	S106= CtrlALUOut_DMMU1=0                                    Premise(F94)
	S107= CtrlALUOut_DMMU2=0                                    Premise(F95)
	S108= CtrlALUOut_WB=0                                       Premise(F96)
	S109= CtrlA_MEM=0                                           Premise(F97)
	S110= CtrlA_WB=0                                            Premise(F98)
	S111= CtrlB_MEM=0                                           Premise(F99)
	S112= CtrlB_WB=0                                            Premise(F100)
	S113= CtrlICache=0                                          Premise(F101)
	S114= CtrlIMMU=0                                            Premise(F102)
	S115= CtrlIR_DMMU1=0                                        Premise(F103)
	S116= CtrlIR_DMMU2=0                                        Premise(F104)
	S117= CtrlIR_EX=0                                           Premise(F105)
	S118= CtrlIR_ID=0                                           Premise(F106)
	S119= CtrlIR_IMMU=1                                         Premise(F107)
	S120= CtrlIR_MEM=0                                          Premise(F108)
	S121= CtrlIR_WB=0                                           Premise(F109)
	S122= CtrlGPR=0                                             Premise(F110)
	S123= CtrlIAddrReg=1                                        Premise(F111)
	S124= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S63,S123)
	S125= CtrlPC=0                                              Premise(F112)
	S126= CtrlPCInc=0                                           Premise(F113)
	S127= PC[Out]=addr                                          PC-Hold(S1,S125,S126)
	S128= CtrlIMem=0                                            Premise(F114)
	S129= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S128)
	S130= CtrlICacheReg=1                                       Premise(F115)
	S131= CtrlASIDIn=0                                          Premise(F116)
	S132= CtrlCP0=0                                             Premise(F117)
	S133= CP0[ASID]=pid                                         CP0-Hold(S0,S132)
	S134= CtrlEPCIn=0                                           Premise(F118)
	S135= CtrlExCodeIn=0                                        Premise(F119)
	S136= CtrlIRMux=0                                           Premise(F120)
	S137= GPR[rS]=a                                             Premise(F121)

IMMU	S138= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S124)
	S139= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S124)
	S140= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S124)
	S141= PC.Out=addr                                           PC-Out(S127)
	S142= CP0.ASID=pid                                          CP0-Read-ASID(S133)
	S143= A_EX.Out=>ALU.A                                       Premise(F122)
	S144= B_EX.Out=>ALU.B                                       Premise(F123)
	S145= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F124)
	S146= ALU.Out=>ALUOut_MEM.In                                Premise(F125)
	S147= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F126)
	S148= FU.OutID1=>A_EX.In                                    Premise(F127)
	S149= LIMMEXT.Out=>B_EX.In                                  Premise(F128)
	S150= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F129)
	S151= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F130)
	S152= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F131)
	S153= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F132)
	S154= FU.Bub_ID=>CU_ID.Bub                                  Premise(F133)
	S155= FU.Halt_ID=>CU_ID.Halt                                Premise(F134)
	S156= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F135)
	S157= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F136)
	S158= FU.Bub_IF=>CU_IF.Bub                                  Premise(F137)
	S159= FU.Halt_IF=>CU_IF.Halt                                Premise(F138)
	S160= ICache.Hit=>CU_IF.ICacheHit                           Premise(F139)
	S161= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F140)
	S162= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F141)
	S163= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F142)
	S164= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F143)
	S165= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F144)
	S166= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F145)
	S167= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F146)
	S168= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F147)
	S169= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F148)
	S170= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F149)
	S171= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F150)
	S172= ICache.Hit=>FU.ICacheHit                              Premise(F151)
	S173= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F152)
	S174= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F153)
	S175= IR_EX.Out=>FU.IR_EX                                   Premise(F154)
	S176= IR_ID.Out=>FU.IR_ID                                   Premise(F155)
	S177= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F156)
	S178= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F157)
	S179= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F158)
	S180= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F159)
	S181= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F160)
	S182= ALU.Out=>FU.InEX                                      Premise(F161)
	S183= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F162)
	S184= GPR.Rdata1=>FU.InID1                                  Premise(F163)
	S185= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F164)
	S186= IR_ID.Out25_21=>GPR.RReg1                             Premise(F165)
	S187= IMMU.Addr=>IAddrReg.In                                Premise(F166)
	S188= PC.Out=>ICache.IEA                                    Premise(F167)
	S189= ICache.IEA=addr                                       Path(S141,S188)
	S190= ICache.Hit=ICacheHit(addr)                            ICache-Search(S189)
	S191= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S190,S160)
	S192= FU.ICacheHit=ICacheHit(addr)                          Path(S190,S172)
	S193= PC.Out=>ICache.IEA                                    Premise(F168)
	S194= IMem.MEM8WordOut=>ICache.WData                        Premise(F169)
	S195= ICache.Out=>ICacheReg.In                              Premise(F170)
	S196= PC.Out=>IMMU.IEA                                      Premise(F171)
	S197= IMMU.IEA=addr                                         Path(S141,S196)
	S198= CP0.ASID=>IMMU.PID                                    Premise(F172)
	S199= IMMU.PID=pid                                          Path(S142,S198)
	S200= IMMU.Addr={pid,addr}                                  IMMU-Search(S199,S197)
	S201= IAddrReg.In={pid,addr}                                Path(S200,S187)
	S202= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S199,S197)
	S203= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S202,S161)
	S204= IAddrReg.Out=>IMem.RAddr                              Premise(F173)
	S205= IMem.RAddr={pid,addr}                                 Path(S138,S204)
	S206= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S205,S129)
	S207= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S205,S129)
	S208= ICache.WData=IMemGet8Word({pid,addr})                 Path(S207,S194)
	S209= ICacheReg.Out=>IRMux.CacheData                        Premise(F174)
	S210= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F175)
	S211= IMem.Out=>IRMux.MemData                               Premise(F176)
	S212= IRMux.MemData={13,rS,rT,UIMM}                         Path(S206,S211)
	S213= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S212)
	S214= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F177)
	S215= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F178)
	S216= IR_ID.Out=>IR_EX.In                                   Premise(F179)
	S217= ICache.Out=>IR_ID.In                                  Premise(F180)
	S218= IRMux.Out=>IR_ID.In                                   Premise(F181)
	S219= IR_ID.In={13,rS,rT,UIMM}                              Path(S213,S218)
	S220= ICache.Out=>IR_IMMU.In                                Premise(F182)
	S221= IR_EX.Out=>IR_MEM.In                                  Premise(F183)
	S222= IR_DMMU2.Out=>IR_WB.In                                Premise(F184)
	S223= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F185)
	S224= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F186)
	S225= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F187)
	S226= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F188)
	S227= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F189)
	S228= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F190)
	S229= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F191)
	S230= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F192)
	S231= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F193)
	S232= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F194)
	S233= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F195)
	S234= IR_EX.Out31_26=>CU_EX.Op                              Premise(F196)
	S235= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F197)
	S236= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F198)
	S237= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F199)
	S238= IR_ID.Out31_26=>CU_ID.Op                              Premise(F200)
	S239= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F201)
	S240= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F202)
	S241= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F203)
	S242= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F204)
	S243= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F205)
	S244= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F206)
	S245= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F207)
	S246= IR_WB.Out31_26=>CU_WB.Op                              Premise(F208)
	S247= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F209)
	S248= CtrlA_EX=0                                            Premise(F210)
	S249= CtrlB_EX=0                                            Premise(F211)
	S250= CtrlALUOut_MEM=0                                      Premise(F212)
	S251= CtrlALUOut_DMMU1=0                                    Premise(F213)
	S252= CtrlALUOut_DMMU2=0                                    Premise(F214)
	S253= CtrlALUOut_WB=0                                       Premise(F215)
	S254= CtrlA_MEM=0                                           Premise(F216)
	S255= CtrlA_WB=0                                            Premise(F217)
	S256= CtrlB_MEM=0                                           Premise(F218)
	S257= CtrlB_WB=0                                            Premise(F219)
	S258= CtrlICache=1                                          Premise(F220)
	S259= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S189,S208,S258)
	S260= CtrlIMMU=0                                            Premise(F221)
	S261= CtrlIR_DMMU1=0                                        Premise(F222)
	S262= CtrlIR_DMMU2=0                                        Premise(F223)
	S263= CtrlIR_EX=0                                           Premise(F224)
	S264= CtrlIR_ID=1                                           Premise(F225)
	S265= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S219,S264)
	S266= CtrlIR_IMMU=0                                         Premise(F226)
	S267= CtrlIR_MEM=0                                          Premise(F227)
	S268= CtrlIR_WB=0                                           Premise(F228)
	S269= CtrlGPR=0                                             Premise(F229)
	S270= GPR[rS]=a                                             GPR-Hold(S137,S269)
	S271= CtrlIAddrReg=0                                        Premise(F230)
	S272= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S124,S271)
	S273= CtrlPC=0                                              Premise(F231)
	S274= CtrlPCInc=1                                           Premise(F232)
	S275= PC[Out]=addr+4                                        PC-Inc(S127,S273,S274)
	S276= PC[CIA]=addr                                          PC-Inc(S127,S273,S274)
	S277= CtrlIMem=0                                            Premise(F233)
	S278= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S129,S277)
	S279= CtrlICacheReg=0                                       Premise(F234)
	S280= CtrlASIDIn=0                                          Premise(F235)
	S281= CtrlCP0=0                                             Premise(F236)
	S282= CP0[ASID]=pid                                         CP0-Hold(S133,S281)
	S283= CtrlEPCIn=0                                           Premise(F237)
	S284= CtrlExCodeIn=0                                        Premise(F238)
	S285= CtrlIRMux=0                                           Premise(F239)

ID	S286= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S265)
	S287= IR_ID.Out31_26=13                                     IR-Out(S265)
	S288= IR_ID.Out25_21=rS                                     IR-Out(S265)
	S289= IR_ID.Out20_16=rT                                     IR-Out(S265)
	S290= IR_ID.Out15_0=UIMM                                    IR-Out(S265)
	S291= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S272)
	S292= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S272)
	S293= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S272)
	S294= PC.Out=addr+4                                         PC-Out(S275)
	S295= PC.CIA=addr                                           PC-Out(S276)
	S296= PC.CIA31_28=addr[31:28]                               PC-Out(S276)
	S297= CP0.ASID=pid                                          CP0-Read-ASID(S282)
	S298= A_EX.Out=>ALU.A                                       Premise(F240)
	S299= B_EX.Out=>ALU.B                                       Premise(F241)
	S300= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F242)
	S301= ALU.Out=>ALUOut_MEM.In                                Premise(F243)
	S302= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F244)
	S303= FU.OutID1=>A_EX.In                                    Premise(F245)
	S304= LIMMEXT.Out=>B_EX.In                                  Premise(F246)
	S305= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F247)
	S306= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F248)
	S307= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F249)
	S308= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F250)
	S309= FU.Bub_ID=>CU_ID.Bub                                  Premise(F251)
	S310= FU.Halt_ID=>CU_ID.Halt                                Premise(F252)
	S311= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F253)
	S312= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F254)
	S313= FU.Bub_IF=>CU_IF.Bub                                  Premise(F255)
	S314= FU.Halt_IF=>CU_IF.Halt                                Premise(F256)
	S315= ICache.Hit=>CU_IF.ICacheHit                           Premise(F257)
	S316= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F258)
	S317= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F259)
	S318= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F260)
	S319= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F261)
	S320= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F262)
	S321= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F263)
	S322= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F264)
	S323= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F265)
	S324= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F266)
	S325= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F267)
	S326= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F268)
	S327= ICache.Hit=>FU.ICacheHit                              Premise(F269)
	S328= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F270)
	S329= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F271)
	S330= IR_EX.Out=>FU.IR_EX                                   Premise(F272)
	S331= IR_ID.Out=>FU.IR_ID                                   Premise(F273)
	S332= FU.IR_ID={13,rS,rT,UIMM}                              Path(S286,S331)
	S333= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F274)
	S334= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F275)
	S335= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F276)
	S336= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F277)
	S337= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F278)
	S338= ALU.Out=>FU.InEX                                      Premise(F279)
	S339= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F280)
	S340= GPR.Rdata1=>FU.InID1                                  Premise(F281)
	S341= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F282)
	S342= FU.InID1_RReg=rS                                      Path(S288,S341)
	S343= FU.InID2_RReg=5'b00000                                Premise(F283)
	S344= IR_ID.Out25_21=>GPR.RReg1                             Premise(F284)
	S345= GPR.RReg1=rS                                          Path(S288,S344)
	S346= GPR.Rdata1=a                                          GPR-Read(S345,S270)
	S347= FU.InID1=a                                            Path(S346,S340)
	S348= FU.OutID1=FU(a)                                       FU-Forward(S347)
	S349= A_EX.In=FU(a)                                         Path(S348,S303)
	S350= IMMU.Addr=>IAddrReg.In                                Premise(F285)
	S351= PC.Out=>ICache.IEA                                    Premise(F286)
	S352= ICache.IEA=addr+4                                     Path(S294,S351)
	S353= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S352)
	S354= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S353,S315)
	S355= FU.ICacheHit=ICacheHit(addr+4)                        Path(S353,S327)
	S356= PC.Out=>ICache.IEA                                    Premise(F287)
	S357= IMem.MEM8WordOut=>ICache.WData                        Premise(F288)
	S358= ICache.Out=>ICacheReg.In                              Premise(F289)
	S359= PC.Out=>IMMU.IEA                                      Premise(F290)
	S360= IMMU.IEA=addr+4                                       Path(S294,S359)
	S361= CP0.ASID=>IMMU.PID                                    Premise(F291)
	S362= IMMU.PID=pid                                          Path(S297,S361)
	S363= IMMU.Addr={pid,addr+4}                                IMMU-Search(S362,S360)
	S364= IAddrReg.In={pid,addr+4}                              Path(S363,S350)
	S365= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S362,S360)
	S366= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S365,S316)
	S367= IAddrReg.Out=>IMem.RAddr                              Premise(F292)
	S368= IMem.RAddr={pid,addr}                                 Path(S291,S367)
	S369= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S368,S278)
	S370= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S368,S278)
	S371= ICache.WData=IMemGet8Word({pid,addr})                 Path(S370,S357)
	S372= ICacheReg.Out=>IRMux.CacheData                        Premise(F293)
	S373= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F294)
	S374= IMem.Out=>IRMux.MemData                               Premise(F295)
	S375= IRMux.MemData={13,rS,rT,UIMM}                         Path(S369,S374)
	S376= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S375)
	S377= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F296)
	S378= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F297)
	S379= IR_ID.Out=>IR_EX.In                                   Premise(F298)
	S380= IR_EX.In={13,rS,rT,UIMM}                              Path(S286,S379)
	S381= ICache.Out=>IR_ID.In                                  Premise(F299)
	S382= IRMux.Out=>IR_ID.In                                   Premise(F300)
	S383= IR_ID.In={13,rS,rT,UIMM}                              Path(S376,S382)
	S384= ICache.Out=>IR_IMMU.In                                Premise(F301)
	S385= IR_EX.Out=>IR_MEM.In                                  Premise(F302)
	S386= IR_DMMU2.Out=>IR_WB.In                                Premise(F303)
	S387= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F304)
	S388= LIMMEXT.In=UIMM                                       Path(S290,S387)
	S389= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S388)
	S390= B_EX.In={16{0},UIMM}                                  Path(S389,S304)
	S391= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F305)
	S392= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F306)
	S393= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F307)
	S394= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F308)
	S395= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F309)
	S396= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F310)
	S397= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F311)
	S398= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F312)
	S399= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F313)
	S400= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F314)
	S401= IR_EX.Out31_26=>CU_EX.Op                              Premise(F315)
	S402= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F316)
	S403= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F317)
	S404= CU_ID.IRFunc1=rT                                      Path(S289,S403)
	S405= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F318)
	S406= CU_ID.IRFunc2=rS                                      Path(S288,S405)
	S407= IR_ID.Out31_26=>CU_ID.Op                              Premise(F319)
	S408= CU_ID.Op=13                                           Path(S287,S407)
	S409= CU_ID.Func=alu_add                                    CU_ID(S408)
	S410= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F320)
	S411= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F321)
	S412= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F322)
	S413= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F323)
	S414= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F324)
	S415= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F325)
	S416= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F326)
	S417= IR_WB.Out31_26=>CU_WB.Op                              Premise(F327)
	S418= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F328)
	S419= CtrlA_EX=1                                            Premise(F329)
	S420= [A_EX]=FU(a)                                          A_EX-Write(S349,S419)
	S421= CtrlB_EX=1                                            Premise(F330)
	S422= [B_EX]={16{0},UIMM}                                   B_EX-Write(S390,S421)
	S423= CtrlALUOut_MEM=0                                      Premise(F331)
	S424= CtrlALUOut_DMMU1=0                                    Premise(F332)
	S425= CtrlALUOut_DMMU2=0                                    Premise(F333)
	S426= CtrlALUOut_WB=0                                       Premise(F334)
	S427= CtrlA_MEM=0                                           Premise(F335)
	S428= CtrlA_WB=0                                            Premise(F336)
	S429= CtrlB_MEM=0                                           Premise(F337)
	S430= CtrlB_WB=0                                            Premise(F338)
	S431= CtrlICache=0                                          Premise(F339)
	S432= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S259,S431)
	S433= CtrlIMMU=0                                            Premise(F340)
	S434= CtrlIR_DMMU1=0                                        Premise(F341)
	S435= CtrlIR_DMMU2=0                                        Premise(F342)
	S436= CtrlIR_EX=1                                           Premise(F343)
	S437= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S380,S436)
	S438= CtrlIR_ID=0                                           Premise(F344)
	S439= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S265,S438)
	S440= CtrlIR_IMMU=0                                         Premise(F345)
	S441= CtrlIR_MEM=0                                          Premise(F346)
	S442= CtrlIR_WB=0                                           Premise(F347)
	S443= CtrlGPR=0                                             Premise(F348)
	S444= GPR[rS]=a                                             GPR-Hold(S270,S443)
	S445= CtrlIAddrReg=0                                        Premise(F349)
	S446= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S272,S445)
	S447= CtrlPC=0                                              Premise(F350)
	S448= CtrlPCInc=0                                           Premise(F351)
	S449= PC[CIA]=addr                                          PC-Hold(S276,S448)
	S450= PC[Out]=addr+4                                        PC-Hold(S275,S447,S448)
	S451= CtrlIMem=0                                            Premise(F352)
	S452= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S278,S451)
	S453= CtrlICacheReg=0                                       Premise(F353)
	S454= CtrlASIDIn=0                                          Premise(F354)
	S455= CtrlCP0=0                                             Premise(F355)
	S456= CP0[ASID]=pid                                         CP0-Hold(S282,S455)
	S457= CtrlEPCIn=0                                           Premise(F356)
	S458= CtrlExCodeIn=0                                        Premise(F357)
	S459= CtrlIRMux=0                                           Premise(F358)

EX	S460= A_EX.Out=FU(a)                                        A_EX-Out(S420)
	S461= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S420)
	S462= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S420)
	S463= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S422)
	S464= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S422)
	S465= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S422)
	S466= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S437)
	S467= IR_EX.Out31_26=13                                     IR_EX-Out(S437)
	S468= IR_EX.Out25_21=rS                                     IR_EX-Out(S437)
	S469= IR_EX.Out20_16=rT                                     IR_EX-Out(S437)
	S470= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S437)
	S471= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S439)
	S472= IR_ID.Out31_26=13                                     IR-Out(S439)
	S473= IR_ID.Out25_21=rS                                     IR-Out(S439)
	S474= IR_ID.Out20_16=rT                                     IR-Out(S439)
	S475= IR_ID.Out15_0=UIMM                                    IR-Out(S439)
	S476= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S446)
	S477= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S446)
	S478= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S446)
	S479= PC.CIA=addr                                           PC-Out(S449)
	S480= PC.CIA31_28=addr[31:28]                               PC-Out(S449)
	S481= PC.Out=addr+4                                         PC-Out(S450)
	S482= CP0.ASID=pid                                          CP0-Read-ASID(S456)
	S483= A_EX.Out=>ALU.A                                       Premise(F359)
	S484= ALU.A=FU(a)                                           Path(S460,S483)
	S485= B_EX.Out=>ALU.B                                       Premise(F360)
	S486= ALU.B={16{0},UIMM}                                    Path(S463,S485)
	S487= ALU.Func=6'b000001                                    Premise(F361)
	S488= ALU.Out=FU(a)|{16{0},UIMM}                            ALU(S484,S486)
	S489= ALU.Out1_0={FU(a)|{16{0},UIMM}}[1:0]                  ALU(S484,S486)
	S490= ALU.CMP=Compare0(FU(a)|{16{0},UIMM})                  ALU(S484,S486)
	S491= ALU.OV=OverFlow(FU(a)|{16{0},UIMM})                   ALU(S484,S486)
	S492= ALU.CA=Carry(FU(a)|{16{0},UIMM})                      ALU(S484,S486)
	S493= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F362)
	S494= ALU.Out=>ALUOut_MEM.In                                Premise(F363)
	S495= ALUOut_MEM.In=FU(a)|{16{0},UIMM}                      Path(S488,S494)
	S496= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F364)
	S497= FU.OutID1=>A_EX.In                                    Premise(F365)
	S498= LIMMEXT.Out=>B_EX.In                                  Premise(F366)
	S499= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F367)
	S500= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F368)
	S501= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F369)
	S502= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F370)
	S503= FU.Bub_ID=>CU_ID.Bub                                  Premise(F371)
	S504= FU.Halt_ID=>CU_ID.Halt                                Premise(F372)
	S505= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F373)
	S506= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F374)
	S507= FU.Bub_IF=>CU_IF.Bub                                  Premise(F375)
	S508= FU.Halt_IF=>CU_IF.Halt                                Premise(F376)
	S509= ICache.Hit=>CU_IF.ICacheHit                           Premise(F377)
	S510= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F378)
	S511= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F379)
	S512= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F380)
	S513= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F381)
	S514= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F382)
	S515= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F383)
	S516= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F384)
	S517= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F385)
	S518= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F386)
	S519= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F387)
	S520= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F388)
	S521= ICache.Hit=>FU.ICacheHit                              Premise(F389)
	S522= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F390)
	S523= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F391)
	S524= IR_EX.Out=>FU.IR_EX                                   Premise(F392)
	S525= FU.IR_EX={13,rS,rT,UIMM}                              Path(S466,S524)
	S526= IR_ID.Out=>FU.IR_ID                                   Premise(F393)
	S527= FU.IR_ID={13,rS,rT,UIMM}                              Path(S471,S526)
	S528= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F394)
	S529= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F395)
	S530= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F396)
	S531= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F397)
	S532= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F398)
	S533= ALU.Out=>FU.InEX                                      Premise(F399)
	S534= FU.InEX=FU(a)|{16{0},UIMM}                            Path(S488,S533)
	S535= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F400)
	S536= FU.InEX_WReg=rT                                       Path(S469,S535)
	S537= GPR.Rdata1=>FU.InID1                                  Premise(F401)
	S538= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F402)
	S539= FU.InID1_RReg=rS                                      Path(S473,S538)
	S540= IR_ID.Out25_21=>GPR.RReg1                             Premise(F403)
	S541= GPR.RReg1=rS                                          Path(S473,S540)
	S542= GPR.Rdata1=a                                          GPR-Read(S541,S444)
	S543= FU.InID1=a                                            Path(S542,S537)
	S544= FU.OutID1=FU(a)                                       FU-Forward(S543)
	S545= A_EX.In=FU(a)                                         Path(S544,S497)
	S546= IMMU.Addr=>IAddrReg.In                                Premise(F404)
	S547= PC.Out=>ICache.IEA                                    Premise(F405)
	S548= ICache.IEA=addr+4                                     Path(S481,S547)
	S549= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S548)
	S550= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S549,S509)
	S551= FU.ICacheHit=ICacheHit(addr+4)                        Path(S549,S521)
	S552= PC.Out=>ICache.IEA                                    Premise(F406)
	S553= IMem.MEM8WordOut=>ICache.WData                        Premise(F407)
	S554= ICache.Out=>ICacheReg.In                              Premise(F408)
	S555= PC.Out=>IMMU.IEA                                      Premise(F409)
	S556= IMMU.IEA=addr+4                                       Path(S481,S555)
	S557= CP0.ASID=>IMMU.PID                                    Premise(F410)
	S558= IMMU.PID=pid                                          Path(S482,S557)
	S559= IMMU.Addr={pid,addr+4}                                IMMU-Search(S558,S556)
	S560= IAddrReg.In={pid,addr+4}                              Path(S559,S546)
	S561= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S558,S556)
	S562= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S561,S510)
	S563= IAddrReg.Out=>IMem.RAddr                              Premise(F411)
	S564= IMem.RAddr={pid,addr}                                 Path(S476,S563)
	S565= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S564,S452)
	S566= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S564,S452)
	S567= ICache.WData=IMemGet8Word({pid,addr})                 Path(S566,S553)
	S568= ICacheReg.Out=>IRMux.CacheData                        Premise(F412)
	S569= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F413)
	S570= IMem.Out=>IRMux.MemData                               Premise(F414)
	S571= IRMux.MemData={13,rS,rT,UIMM}                         Path(S565,S570)
	S572= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S571)
	S573= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F415)
	S574= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F416)
	S575= IR_ID.Out=>IR_EX.In                                   Premise(F417)
	S576= IR_EX.In={13,rS,rT,UIMM}                              Path(S471,S575)
	S577= ICache.Out=>IR_ID.In                                  Premise(F418)
	S578= IRMux.Out=>IR_ID.In                                   Premise(F419)
	S579= IR_ID.In={13,rS,rT,UIMM}                              Path(S572,S578)
	S580= ICache.Out=>IR_IMMU.In                                Premise(F420)
	S581= IR_EX.Out=>IR_MEM.In                                  Premise(F421)
	S582= IR_MEM.In={13,rS,rT,UIMM}                             Path(S466,S581)
	S583= IR_DMMU2.Out=>IR_WB.In                                Premise(F422)
	S584= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F423)
	S585= LIMMEXT.In=UIMM                                       Path(S475,S584)
	S586= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S585)
	S587= B_EX.In={16{0},UIMM}                                  Path(S586,S498)
	S588= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F424)
	S589= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F425)
	S590= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F426)
	S591= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F427)
	S592= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F428)
	S593= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F429)
	S594= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F430)
	S595= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F431)
	S596= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F432)
	S597= CU_EX.IRFunc1=rT                                      Path(S469,S596)
	S598= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F433)
	S599= CU_EX.IRFunc2=rS                                      Path(S468,S598)
	S600= IR_EX.Out31_26=>CU_EX.Op                              Premise(F434)
	S601= CU_EX.Op=13                                           Path(S467,S600)
	S602= CU_EX.Func=alu_add                                    CU_EX(S601)
	S603= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F435)
	S604= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F436)
	S605= CU_ID.IRFunc1=rT                                      Path(S474,S604)
	S606= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F437)
	S607= CU_ID.IRFunc2=rS                                      Path(S473,S606)
	S608= IR_ID.Out31_26=>CU_ID.Op                              Premise(F438)
	S609= CU_ID.Op=13                                           Path(S472,S608)
	S610= CU_ID.Func=alu_add                                    CU_ID(S609)
	S611= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F439)
	S612= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F440)
	S613= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F441)
	S614= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F442)
	S615= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F443)
	S616= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F444)
	S617= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F445)
	S618= IR_WB.Out31_26=>CU_WB.Op                              Premise(F446)
	S619= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F447)
	S620= CtrlA_EX=0                                            Premise(F448)
	S621= [A_EX]=FU(a)                                          A_EX-Hold(S420,S620)
	S622= CtrlB_EX=0                                            Premise(F449)
	S623= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S422,S622)
	S624= CtrlALUOut_MEM=1                                      Premise(F450)
	S625= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Write(S495,S624)
	S626= CtrlALUOut_DMMU1=0                                    Premise(F451)
	S627= CtrlALUOut_DMMU2=0                                    Premise(F452)
	S628= CtrlALUOut_WB=0                                       Premise(F453)
	S629= CtrlA_MEM=0                                           Premise(F454)
	S630= CtrlA_WB=0                                            Premise(F455)
	S631= CtrlB_MEM=0                                           Premise(F456)
	S632= CtrlB_WB=0                                            Premise(F457)
	S633= CtrlICache=0                                          Premise(F458)
	S634= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S432,S633)
	S635= CtrlIMMU=0                                            Premise(F459)
	S636= CtrlIR_DMMU1=0                                        Premise(F460)
	S637= CtrlIR_DMMU2=0                                        Premise(F461)
	S638= CtrlIR_EX=0                                           Premise(F462)
	S639= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S437,S638)
	S640= CtrlIR_ID=0                                           Premise(F463)
	S641= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S439,S640)
	S642= CtrlIR_IMMU=0                                         Premise(F464)
	S643= CtrlIR_MEM=1                                          Premise(F465)
	S644= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Write(S582,S643)
	S645= CtrlIR_WB=0                                           Premise(F466)
	S646= CtrlGPR=0                                             Premise(F467)
	S647= GPR[rS]=a                                             GPR-Hold(S444,S646)
	S648= CtrlIAddrReg=0                                        Premise(F468)
	S649= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S446,S648)
	S650= CtrlPC=0                                              Premise(F469)
	S651= CtrlPCInc=0                                           Premise(F470)
	S652= PC[CIA]=addr                                          PC-Hold(S449,S651)
	S653= PC[Out]=addr+4                                        PC-Hold(S450,S650,S651)
	S654= CtrlIMem=0                                            Premise(F471)
	S655= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S452,S654)
	S656= CtrlICacheReg=0                                       Premise(F472)
	S657= CtrlASIDIn=0                                          Premise(F473)
	S658= CtrlCP0=0                                             Premise(F474)
	S659= CP0[ASID]=pid                                         CP0-Hold(S456,S658)
	S660= CtrlEPCIn=0                                           Premise(F475)
	S661= CtrlExCodeIn=0                                        Premise(F476)
	S662= CtrlIRMux=0                                           Premise(F477)

MEM	S663= A_EX.Out=FU(a)                                        A_EX-Out(S621)
	S664= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S621)
	S665= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S621)
	S666= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S623)
	S667= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S623)
	S668= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S623)
	S669= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S625)
	S670= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S625)
	S671= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S625)
	S672= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S639)
	S673= IR_EX.Out31_26=13                                     IR_EX-Out(S639)
	S674= IR_EX.Out25_21=rS                                     IR_EX-Out(S639)
	S675= IR_EX.Out20_16=rT                                     IR_EX-Out(S639)
	S676= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S639)
	S677= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S641)
	S678= IR_ID.Out31_26=13                                     IR-Out(S641)
	S679= IR_ID.Out25_21=rS                                     IR-Out(S641)
	S680= IR_ID.Out20_16=rT                                     IR-Out(S641)
	S681= IR_ID.Out15_0=UIMM                                    IR-Out(S641)
	S682= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S644)
	S683= IR_MEM.Out31_26=13                                    IR_MEM-Out(S644)
	S684= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S644)
	S685= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S644)
	S686= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S644)
	S687= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S649)
	S688= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S649)
	S689= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S649)
	S690= PC.CIA=addr                                           PC-Out(S652)
	S691= PC.CIA31_28=addr[31:28]                               PC-Out(S652)
	S692= PC.Out=addr+4                                         PC-Out(S653)
	S693= CP0.ASID=pid                                          CP0-Read-ASID(S659)
	S694= A_EX.Out=>ALU.A                                       Premise(F478)
	S695= ALU.A=FU(a)                                           Path(S663,S694)
	S696= B_EX.Out=>ALU.B                                       Premise(F479)
	S697= ALU.B={16{0},UIMM}                                    Path(S666,S696)
	S698= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F480)
	S699= ALU.Out=>ALUOut_MEM.In                                Premise(F481)
	S700= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F482)
	S701= FU.OutID1=>A_EX.In                                    Premise(F483)
	S702= LIMMEXT.Out=>B_EX.In                                  Premise(F484)
	S703= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F485)
	S704= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F486)
	S705= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F487)
	S706= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F488)
	S707= FU.Bub_ID=>CU_ID.Bub                                  Premise(F489)
	S708= FU.Halt_ID=>CU_ID.Halt                                Premise(F490)
	S709= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F491)
	S710= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F492)
	S711= FU.Bub_IF=>CU_IF.Bub                                  Premise(F493)
	S712= FU.Halt_IF=>CU_IF.Halt                                Premise(F494)
	S713= ICache.Hit=>CU_IF.ICacheHit                           Premise(F495)
	S714= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F496)
	S715= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F497)
	S716= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F498)
	S717= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F499)
	S718= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F500)
	S719= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F501)
	S720= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F502)
	S721= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F503)
	S722= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F504)
	S723= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F505)
	S724= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F506)
	S725= ICache.Hit=>FU.ICacheHit                              Premise(F507)
	S726= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F508)
	S727= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F509)
	S728= IR_EX.Out=>FU.IR_EX                                   Premise(F510)
	S729= FU.IR_EX={13,rS,rT,UIMM}                              Path(S672,S728)
	S730= IR_ID.Out=>FU.IR_ID                                   Premise(F511)
	S731= FU.IR_ID={13,rS,rT,UIMM}                              Path(S677,S730)
	S732= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F512)
	S733= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F513)
	S734= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F514)
	S735= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F515)
	S736= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F516)
	S737= ALU.Out=>FU.InEX                                      Premise(F517)
	S738= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F518)
	S739= FU.InEX_WReg=rT                                       Path(S675,S738)
	S740= GPR.Rdata1=>FU.InID1                                  Premise(F519)
	S741= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F520)
	S742= FU.InID1_RReg=rS                                      Path(S679,S741)
	S743= IR_ID.Out25_21=>GPR.RReg1                             Premise(F521)
	S744= GPR.RReg1=rS                                          Path(S679,S743)
	S745= GPR.Rdata1=a                                          GPR-Read(S744,S647)
	S746= FU.InID1=a                                            Path(S745,S740)
	S747= FU.OutID1=FU(a)                                       FU-Forward(S746)
	S748= A_EX.In=FU(a)                                         Path(S747,S701)
	S749= IMMU.Addr=>IAddrReg.In                                Premise(F522)
	S750= PC.Out=>ICache.IEA                                    Premise(F523)
	S751= ICache.IEA=addr+4                                     Path(S692,S750)
	S752= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S751)
	S753= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S752,S713)
	S754= FU.ICacheHit=ICacheHit(addr+4)                        Path(S752,S725)
	S755= PC.Out=>ICache.IEA                                    Premise(F524)
	S756= IMem.MEM8WordOut=>ICache.WData                        Premise(F525)
	S757= ICache.Out=>ICacheReg.In                              Premise(F526)
	S758= PC.Out=>IMMU.IEA                                      Premise(F527)
	S759= IMMU.IEA=addr+4                                       Path(S692,S758)
	S760= CP0.ASID=>IMMU.PID                                    Premise(F528)
	S761= IMMU.PID=pid                                          Path(S693,S760)
	S762= IMMU.Addr={pid,addr+4}                                IMMU-Search(S761,S759)
	S763= IAddrReg.In={pid,addr+4}                              Path(S762,S749)
	S764= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S761,S759)
	S765= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S764,S714)
	S766= IAddrReg.Out=>IMem.RAddr                              Premise(F529)
	S767= IMem.RAddr={pid,addr}                                 Path(S687,S766)
	S768= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S767,S655)
	S769= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S767,S655)
	S770= ICache.WData=IMemGet8Word({pid,addr})                 Path(S769,S756)
	S771= ICacheReg.Out=>IRMux.CacheData                        Premise(F530)
	S772= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F531)
	S773= IMem.Out=>IRMux.MemData                               Premise(F532)
	S774= IRMux.MemData={13,rS,rT,UIMM}                         Path(S768,S773)
	S775= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S774)
	S776= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F533)
	S777= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F534)
	S778= IR_ID.Out=>IR_EX.In                                   Premise(F535)
	S779= IR_EX.In={13,rS,rT,UIMM}                              Path(S677,S778)
	S780= ICache.Out=>IR_ID.In                                  Premise(F536)
	S781= IRMux.Out=>IR_ID.In                                   Premise(F537)
	S782= IR_ID.In={13,rS,rT,UIMM}                              Path(S775,S781)
	S783= ICache.Out=>IR_IMMU.In                                Premise(F538)
	S784= IR_EX.Out=>IR_MEM.In                                  Premise(F539)
	S785= IR_MEM.In={13,rS,rT,UIMM}                             Path(S672,S784)
	S786= IR_DMMU2.Out=>IR_WB.In                                Premise(F540)
	S787= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F541)
	S788= LIMMEXT.In=UIMM                                       Path(S681,S787)
	S789= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S788)
	S790= B_EX.In={16{0},UIMM}                                  Path(S789,S702)
	S791= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F542)
	S792= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F543)
	S793= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F544)
	S794= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F545)
	S795= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F546)
	S796= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F547)
	S797= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F548)
	S798= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F549)
	S799= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F550)
	S800= CU_EX.IRFunc1=rT                                      Path(S675,S799)
	S801= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F551)
	S802= CU_EX.IRFunc2=rS                                      Path(S674,S801)
	S803= IR_EX.Out31_26=>CU_EX.Op                              Premise(F552)
	S804= CU_EX.Op=13                                           Path(S673,S803)
	S805= CU_EX.Func=alu_add                                    CU_EX(S804)
	S806= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F553)
	S807= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F554)
	S808= CU_ID.IRFunc1=rT                                      Path(S680,S807)
	S809= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F555)
	S810= CU_ID.IRFunc2=rS                                      Path(S679,S809)
	S811= IR_ID.Out31_26=>CU_ID.Op                              Premise(F556)
	S812= CU_ID.Op=13                                           Path(S678,S811)
	S813= CU_ID.Func=alu_add                                    CU_ID(S812)
	S814= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F557)
	S815= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F558)
	S816= CU_MEM.IRFunc1=rT                                     Path(S685,S815)
	S817= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F559)
	S818= CU_MEM.IRFunc2=rS                                     Path(S684,S817)
	S819= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F560)
	S820= CU_MEM.Op=13                                          Path(S683,S819)
	S821= CU_MEM.Func=alu_add                                   CU_MEM(S820)
	S822= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F561)
	S823= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F562)
	S824= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F563)
	S825= IR_WB.Out31_26=>CU_WB.Op                              Premise(F564)
	S826= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F565)
	S827= CtrlA_EX=0                                            Premise(F566)
	S828= [A_EX]=FU(a)                                          A_EX-Hold(S621,S827)
	S829= CtrlB_EX=0                                            Premise(F567)
	S830= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S623,S829)
	S831= CtrlALUOut_MEM=0                                      Premise(F568)
	S832= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Hold(S625,S831)
	S833= CtrlALUOut_DMMU1=1                                    Premise(F569)
	S834= CtrlALUOut_DMMU2=0                                    Premise(F570)
	S835= CtrlALUOut_WB=1                                       Premise(F571)
	S836= CtrlA_MEM=0                                           Premise(F572)
	S837= CtrlA_WB=1                                            Premise(F573)
	S838= CtrlB_MEM=0                                           Premise(F574)
	S839= CtrlB_WB=1                                            Premise(F575)
	S840= CtrlICache=0                                          Premise(F576)
	S841= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S634,S840)
	S842= CtrlIMMU=0                                            Premise(F577)
	S843= CtrlIR_DMMU1=1                                        Premise(F578)
	S844= CtrlIR_DMMU2=0                                        Premise(F579)
	S845= CtrlIR_EX=0                                           Premise(F580)
	S846= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S639,S845)
	S847= CtrlIR_ID=0                                           Premise(F581)
	S848= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S641,S847)
	S849= CtrlIR_IMMU=0                                         Premise(F582)
	S850= CtrlIR_MEM=0                                          Premise(F583)
	S851= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Hold(S644,S850)
	S852= CtrlIR_WB=1                                           Premise(F584)
	S853= CtrlGPR=0                                             Premise(F585)
	S854= GPR[rS]=a                                             GPR-Hold(S647,S853)
	S855= CtrlIAddrReg=0                                        Premise(F586)
	S856= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S649,S855)
	S857= CtrlPC=0                                              Premise(F587)
	S858= CtrlPCInc=0                                           Premise(F588)
	S859= PC[CIA]=addr                                          PC-Hold(S652,S858)
	S860= PC[Out]=addr+4                                        PC-Hold(S653,S857,S858)
	S861= CtrlIMem=0                                            Premise(F589)
	S862= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S655,S861)
	S863= CtrlICacheReg=0                                       Premise(F590)
	S864= CtrlASIDIn=0                                          Premise(F591)
	S865= CtrlCP0=0                                             Premise(F592)
	S866= CP0[ASID]=pid                                         CP0-Hold(S659,S865)
	S867= CtrlEPCIn=0                                           Premise(F593)
	S868= CtrlExCodeIn=0                                        Premise(F594)
	S869= CtrlIRMux=0                                           Premise(F595)

WB	S870= A_EX.Out=FU(a)                                        A_EX-Out(S828)
	S871= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S828)
	S872= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S828)
	S873= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S830)
	S874= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S830)
	S875= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S830)
	S876= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S832)
	S877= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S832)
	S878= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S832)
	S879= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S846)
	S880= IR_EX.Out31_26=13                                     IR_EX-Out(S846)
	S881= IR_EX.Out25_21=rS                                     IR_EX-Out(S846)
	S882= IR_EX.Out20_16=rT                                     IR_EX-Out(S846)
	S883= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S846)
	S884= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S848)
	S885= IR_ID.Out31_26=13                                     IR-Out(S848)
	S886= IR_ID.Out25_21=rS                                     IR-Out(S848)
	S887= IR_ID.Out20_16=rT                                     IR-Out(S848)
	S888= IR_ID.Out15_0=UIMM                                    IR-Out(S848)
	S889= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S851)
	S890= IR_MEM.Out31_26=13                                    IR_MEM-Out(S851)
	S891= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S851)
	S892= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S851)
	S893= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S851)
	S894= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S856)
	S895= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S856)
	S896= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S856)
	S897= PC.CIA=addr                                           PC-Out(S859)
	S898= PC.CIA31_28=addr[31:28]                               PC-Out(S859)
	S899= PC.Out=addr+4                                         PC-Out(S860)
	S900= CP0.ASID=pid                                          CP0-Read-ASID(S866)
	S901= A_EX.Out=>ALU.A                                       Premise(F832)
	S902= ALU.A=FU(a)                                           Path(S870,S901)
	S903= B_EX.Out=>ALU.B                                       Premise(F833)
	S904= ALU.B={16{0},UIMM}                                    Path(S873,S903)
	S905= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F834)
	S906= ALU.Out=>ALUOut_MEM.In                                Premise(F835)
	S907= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F836)
	S908= FU.OutID1=>A_EX.In                                    Premise(F837)
	S909= LIMMEXT.Out=>B_EX.In                                  Premise(F838)
	S910= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F839)
	S911= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F840)
	S912= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F841)
	S913= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F842)
	S914= FU.Bub_ID=>CU_ID.Bub                                  Premise(F843)
	S915= FU.Halt_ID=>CU_ID.Halt                                Premise(F844)
	S916= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F845)
	S917= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F846)
	S918= FU.Bub_IF=>CU_IF.Bub                                  Premise(F847)
	S919= FU.Halt_IF=>CU_IF.Halt                                Premise(F848)
	S920= ICache.Hit=>CU_IF.ICacheHit                           Premise(F849)
	S921= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F850)
	S922= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F851)
	S923= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F852)
	S924= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F853)
	S925= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F854)
	S926= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F855)
	S927= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F856)
	S928= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F857)
	S929= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F858)
	S930= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F859)
	S931= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F860)
	S932= ICache.Hit=>FU.ICacheHit                              Premise(F861)
	S933= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F862)
	S934= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F863)
	S935= IR_EX.Out=>FU.IR_EX                                   Premise(F864)
	S936= FU.IR_EX={13,rS,rT,UIMM}                              Path(S879,S935)
	S937= IR_ID.Out=>FU.IR_ID                                   Premise(F865)
	S938= FU.IR_ID={13,rS,rT,UIMM}                              Path(S884,S937)
	S939= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F866)
	S940= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F867)
	S941= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F868)
	S942= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F869)
	S943= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F870)
	S944= ALU.Out=>FU.InEX                                      Premise(F871)
	S945= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F872)
	S946= FU.InEX_WReg=rT                                       Path(S882,S945)
	S947= GPR.Rdata1=>FU.InID1                                  Premise(F873)
	S948= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F874)
	S949= FU.InID1_RReg=rS                                      Path(S886,S948)
	S950= IR_ID.Out25_21=>GPR.RReg1                             Premise(F875)
	S951= GPR.RReg1=rS                                          Path(S886,S950)
	S952= GPR.Rdata1=a                                          GPR-Read(S951,S854)
	S953= FU.InID1=a                                            Path(S952,S947)
	S954= FU.OutID1=FU(a)                                       FU-Forward(S953)
	S955= A_EX.In=FU(a)                                         Path(S954,S908)
	S956= IMMU.Addr=>IAddrReg.In                                Premise(F876)
	S957= PC.Out=>ICache.IEA                                    Premise(F877)
	S958= ICache.IEA=addr+4                                     Path(S899,S957)
	S959= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S958)
	S960= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S959,S920)
	S961= FU.ICacheHit=ICacheHit(addr+4)                        Path(S959,S932)
	S962= PC.Out=>ICache.IEA                                    Premise(F878)
	S963= IMem.MEM8WordOut=>ICache.WData                        Premise(F879)
	S964= ICache.Out=>ICacheReg.In                              Premise(F880)
	S965= PC.Out=>IMMU.IEA                                      Premise(F881)
	S966= IMMU.IEA=addr+4                                       Path(S899,S965)
	S967= CP0.ASID=>IMMU.PID                                    Premise(F882)
	S968= IMMU.PID=pid                                          Path(S900,S967)
	S969= IMMU.Addr={pid,addr+4}                                IMMU-Search(S968,S966)
	S970= IAddrReg.In={pid,addr+4}                              Path(S969,S956)
	S971= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S968,S966)
	S972= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S971,S921)
	S973= IAddrReg.Out=>IMem.RAddr                              Premise(F883)
	S974= IMem.RAddr={pid,addr}                                 Path(S894,S973)
	S975= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S974,S862)
	S976= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S974,S862)
	S977= ICache.WData=IMemGet8Word({pid,addr})                 Path(S976,S963)
	S978= ICacheReg.Out=>IRMux.CacheData                        Premise(F884)
	S979= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F885)
	S980= IMem.Out=>IRMux.MemData                               Premise(F886)
	S981= IRMux.MemData={13,rS,rT,UIMM}                         Path(S975,S980)
	S982= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S981)
	S983= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F887)
	S984= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F888)
	S985= IR_ID.Out=>IR_EX.In                                   Premise(F889)
	S986= IR_EX.In={13,rS,rT,UIMM}                              Path(S884,S985)
	S987= ICache.Out=>IR_ID.In                                  Premise(F890)
	S988= IRMux.Out=>IR_ID.In                                   Premise(F891)
	S989= IR_ID.In={13,rS,rT,UIMM}                              Path(S982,S988)
	S990= ICache.Out=>IR_IMMU.In                                Premise(F892)
	S991= IR_EX.Out=>IR_MEM.In                                  Premise(F893)
	S992= IR_MEM.In={13,rS,rT,UIMM}                             Path(S879,S991)
	S993= IR_DMMU2.Out=>IR_WB.In                                Premise(F894)
	S994= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F895)
	S995= LIMMEXT.In=UIMM                                       Path(S888,S994)
	S996= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S995)
	S997= B_EX.In={16{0},UIMM}                                  Path(S996,S909)
	S998= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F896)
	S999= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F897)
	S1000= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F898)
	S1001= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F899)
	S1002= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F900)
	S1003= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F901)
	S1004= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F902)
	S1005= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F903)
	S1006= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F904)
	S1007= CU_EX.IRFunc1=rT                                     Path(S882,S1006)
	S1008= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F905)
	S1009= CU_EX.IRFunc2=rS                                     Path(S881,S1008)
	S1010= IR_EX.Out31_26=>CU_EX.Op                             Premise(F906)
	S1011= CU_EX.Op=13                                          Path(S880,S1010)
	S1012= CU_EX.Func=alu_add                                   CU_EX(S1011)
	S1013= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F907)
	S1014= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F908)
	S1015= CU_ID.IRFunc1=rT                                     Path(S887,S1014)
	S1016= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F909)
	S1017= CU_ID.IRFunc2=rS                                     Path(S886,S1016)
	S1018= IR_ID.Out31_26=>CU_ID.Op                             Premise(F910)
	S1019= CU_ID.Op=13                                          Path(S885,S1018)
	S1020= CU_ID.Func=alu_add                                   CU_ID(S1019)
	S1021= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F911)
	S1022= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F912)
	S1023= CU_MEM.IRFunc1=rT                                    Path(S892,S1022)
	S1024= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F913)
	S1025= CU_MEM.IRFunc2=rS                                    Path(S891,S1024)
	S1026= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F914)
	S1027= CU_MEM.Op=13                                         Path(S890,S1026)
	S1028= CU_MEM.Func=alu_add                                  CU_MEM(S1027)
	S1029= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F915)
	S1030= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F916)
	S1031= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F917)
	S1032= IR_WB.Out31_26=>CU_WB.Op                             Premise(F918)
	S1033= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F919)
	S1034= CtrlA_EX=0                                           Premise(F920)
	S1035= [A_EX]=FU(a)                                         A_EX-Hold(S828,S1034)
	S1036= CtrlB_EX=0                                           Premise(F921)
	S1037= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S830,S1036)
	S1038= CtrlALUOut_MEM=0                                     Premise(F922)
	S1039= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                      ALUOut_MEM-Hold(S832,S1038)
	S1040= CtrlALUOut_DMMU1=0                                   Premise(F923)
	S1041= CtrlALUOut_DMMU2=0                                   Premise(F924)
	S1042= CtrlALUOut_WB=0                                      Premise(F925)
	S1043= CtrlA_MEM=0                                          Premise(F926)
	S1044= CtrlA_WB=0                                           Premise(F927)
	S1045= CtrlB_MEM=0                                          Premise(F928)
	S1046= CtrlB_WB=0                                           Premise(F929)
	S1047= CtrlICache=0                                         Premise(F930)
	S1048= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S841,S1047)
	S1049= CtrlIMMU=0                                           Premise(F931)
	S1050= CtrlIR_DMMU1=0                                       Premise(F932)
	S1051= CtrlIR_DMMU2=0                                       Premise(F933)
	S1052= CtrlIR_EX=0                                          Premise(F934)
	S1053= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S846,S1052)
	S1054= CtrlIR_ID=0                                          Premise(F935)
	S1055= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S848,S1054)
	S1056= CtrlIR_IMMU=0                                        Premise(F936)
	S1057= CtrlIR_MEM=0                                         Premise(F937)
	S1058= [IR_MEM]={13,rS,rT,UIMM}                             IR_MEM-Hold(S851,S1057)
	S1059= CtrlIR_WB=0                                          Premise(F938)
	S1060= CtrlGPR=1                                            Premise(F939)
	S1061= CtrlIAddrReg=0                                       Premise(F940)
	S1062= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S856,S1061)
	S1063= CtrlPC=0                                             Premise(F941)
	S1064= CtrlPCInc=0                                          Premise(F942)
	S1065= PC[CIA]=addr                                         PC-Hold(S859,S1064)
	S1066= PC[Out]=addr+4                                       PC-Hold(S860,S1063,S1064)
	S1067= CtrlIMem=0                                           Premise(F943)
	S1068= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S862,S1067)
	S1069= CtrlICacheReg=0                                      Premise(F944)
	S1070= CtrlASIDIn=0                                         Premise(F945)
	S1071= CtrlCP0=0                                            Premise(F946)
	S1072= CP0[ASID]=pid                                        CP0-Hold(S866,S1071)
	S1073= CtrlEPCIn=0                                          Premise(F947)
	S1074= CtrlExCodeIn=0                                       Premise(F948)
	S1075= CtrlIRMux=0                                          Premise(F949)

POST	S1035= [A_EX]=FU(a)                                         A_EX-Hold(S828,S1034)
	S1037= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S830,S1036)
	S1039= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                      ALUOut_MEM-Hold(S832,S1038)
	S1048= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S841,S1047)
	S1053= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S846,S1052)
	S1055= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S848,S1054)
	S1058= [IR_MEM]={13,rS,rT,UIMM}                             IR_MEM-Hold(S851,S1057)
	S1062= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S856,S1061)
	S1065= PC[CIA]=addr                                         PC-Hold(S859,S1064)
	S1066= PC[Out]=addr+4                                       PC-Hold(S860,S1063,S1064)
	S1068= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S862,S1067)
	S1072= CP0[ASID]=pid                                        CP0-Hold(S866,S1071)

