<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2.1 (64-bit)                   -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xcku040_0" gui_info="dashboard1=hw_ila_1[xcku040_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xcku040_0/hw_ila_1/Waveform=ILA_WAVE_1;xcku040_0/hw_ila_1/Status=ILA_STATUS_1;xcku040_0/hw_ila_1/Settings=ILA_SETTINGS_1;xcku040_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_cfgmem" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="PROGRAM.BLANK_CHECK" value="0"/>
      <Properties Property="PROGRAM.CFG_PROGRAM" value="1"/>
      <Properties Property="PROGRAM.CHECKSUM" value="0"/>
      <Properties Property="PROGRAM.ERASE" value="1"/>
      <Properties Property="PROGRAM.VERIFY" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xcku040_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/arch_1st_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/arch_1st_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/arch_1st_wrapper.bit"/>
      <Properties Property="PROGRAM.HW_CFGMEM_PART" value="28f00am29ew-bpi-x16"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.CAPTURE_MODE" value="ALWAYS"/>
      <Properties Property="CONTROL.DATA_DEPTH" value="16384"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="15"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="1"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="arch_1st_i/multicycle_cpu_0/inst/PCSrc[1:0]" gui_info="Capture Setup=0"/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/funct[5:0]" gui_info=""/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/led[7:0]" gui_info="Capture Setup=0"/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/opcode[5:0]" gui_info=""/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/pc[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/rstn" gui_info=""/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/rxd" gui_info=""/>
    <Object name="arch_1st_i/multicycle_cpu_0/inst/state[4:0]" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUControl[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUControl[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUControl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe25[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUSrcA"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUSrcB[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUSrcB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe24[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ALUorFPU"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe26[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/BorL"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe27[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Branch"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/FPUControl[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/FPUControl[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/FPUControl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe30[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/IRWrite"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Indata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe29[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/IorD"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe31[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/MemWrite"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/MemtoReg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/MemtoReg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe32[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;h2"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/PCSrc[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/PCSrc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/PCWrite"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/RegConcat[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/RegConcat[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/RegConcat[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/RegDst[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/RegDst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe34[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/RegWrite"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe36[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Rx_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe38[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Shift"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe39[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ShiftD"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe40[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/ToggleEqual"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe41[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/Tx_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe43[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/UBusy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/alu_result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/cal_result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe28[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/data_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/fpu_result[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq6&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="BINARY"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[5:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/funct[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/funct[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/funct[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/funct[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/funct[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/funct[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/inst_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;h37"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/led[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq6&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="BINARY"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[5:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/opcode[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/opcode[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/opcode[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/opcode[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/opcode[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/opcode[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;u160"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;u160"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;s0"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;s0"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/pc_wire[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rdata_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rstn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/rxd"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/sdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[31]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[30]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[29]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[28]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[27]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[26]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[25]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[24]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[23]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[22]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[21]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[20]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[19]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[18]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[17]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[16]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[15]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[14]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[13]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[12]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[11]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[10]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[9]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[8]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[7]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[6]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/srcB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq6&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[5:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[5]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[4]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[3]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[2]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[1]"/>
        <net name="arch_1st_i/multicycle_cpu_0/inst/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="arch_1st_i/multicycle_cpu_0/inst/txd"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
