Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 20:05:33 2019
| Host         : THYOLOAB39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: A5/f50hz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/CU/ALUOp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/CU/ALUOp_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/CU/ALUOp_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/CU/MemRead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IF/i15_0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IF/i15_0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IF/i15_0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IF/i15_0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IF/i15_0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IF/i15_0_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[5]/Q (HIGH)

 There are 1510 register/latch pins with no clock driven by root clock pin: clk1hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk_out1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5867 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.164        0.000                      0                   59        0.247        0.000                      0                   59        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.164        0.000                      0                   59        0.247        0.000                      0                   59       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.164ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.890ns (21.234%)  route 3.301ns (78.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          1.120     3.276    clk1hz
    SLICE_X56Y93         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.505    38.485    clk25
    SLICE_X56Y93         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.576    39.061    
                         clock uncertainty           -0.098    38.964    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    38.440    count_reg[21]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 35.164    

Slack (MET) :             35.164ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.890ns (21.234%)  route 3.301ns (78.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          1.120     3.276    clk1hz
    SLICE_X56Y93         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.505    38.485    clk25
    SLICE_X56Y93         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.576    39.061    
                         clock uncertainty           -0.098    38.964    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    38.440    count_reg[22]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 35.164    

Slack (MET) :             35.164ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.890ns (21.234%)  route 3.301ns (78.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          1.120     3.276    clk1hz
    SLICE_X56Y93         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.505    38.485    clk25
    SLICE_X56Y93         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.576    39.061    
                         clock uncertainty           -0.098    38.964    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    38.440    count_reg[23]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 35.164    

Slack (MET) :             35.164ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.890ns (21.234%)  route 3.301ns (78.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          1.120     3.276    clk1hz
    SLICE_X56Y93         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.505    38.485    clk25
    SLICE_X56Y93         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.576    39.061    
                         clock uncertainty           -0.098    38.964    
    SLICE_X56Y93         FDRE (Setup_fdre_C_R)       -0.524    38.440    count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 35.164    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          0.830     2.985    clk1hz
    SLICE_X56Y92         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.504    38.484    clk25
    SLICE_X56Y92         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.576    39.060    
                         clock uncertainty           -0.098    38.963    
    SLICE_X56Y92         FDRE (Setup_fdre_C_R)       -0.524    38.439    count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          0.830     2.985    clk1hz
    SLICE_X56Y92         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.504    38.484    clk25
    SLICE_X56Y92         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.576    39.060    
                         clock uncertainty           -0.098    38.963    
    SLICE_X56Y92         FDRE (Setup_fdre_C_R)       -0.524    38.439    count_reg[18]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          0.830     2.985    clk1hz
    SLICE_X56Y92         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.504    38.484    clk25
    SLICE_X56Y92         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.576    39.060    
                         clock uncertainty           -0.098    38.963    
    SLICE_X56Y92         FDRE (Setup_fdre_C_R)       -0.524    38.439    count_reg[19]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          0.830     2.985    clk1hz
    SLICE_X56Y92         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.504    38.484    clk25
    SLICE_X56Y92         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.576    39.060    
                         clock uncertainty           -0.098    38.963    
    SLICE_X56Y92         FDRE (Setup_fdre_C_R)       -0.524    38.439    count_reg[20]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.221%)  route 2.943ns (76.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          0.761     2.917    clk1hz
    SLICE_X56Y89         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.503    38.483    clk25
    SLICE_X56Y89         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.576    39.059    
                         clock uncertainty           -0.098    38.962    
    SLICE_X56Y89         FDRE (Setup_fdre_C_R)       -0.524    38.438    count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.221%)  route 2.943ns (76.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.624    -0.916    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.398 f  count_reg[12]/Q
                         net (fo=2, routed)           0.997     0.599    count_reg_n_1_[12]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.124     0.723 f  count[24]_i_5/O
                         net (fo=1, routed)           0.877     1.600    count[24]_i_5_n_1
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.724 f  count[24]_i_4/O
                         net (fo=2, routed)           0.308     2.032    count[24]_i_4_n_1
    SLICE_X55Y90         LUT5 (Prop_lut5_I4_O)        0.124     2.156 r  count[24]_i_1/O
                         net (fo=24, routed)          0.761     2.917    clk1hz
    SLICE_X56Y89         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          1.503    38.483    clk25
    SLICE_X56Y89         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.576    39.059    
                         clock uncertainty           -0.098    38.962    
    SLICE_X56Y89         FDRE (Setup_fdre_C_R)       -0.524    38.438    count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                 35.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.810%)  route 0.166ns (47.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565    -0.599    clk25
    SLICE_X44Y87         FDRE                                         r  count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  count1_reg[2]/Q
                         net (fo=4, routed)           0.166    -0.292    count1[2]
    SLICE_X45Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  clk_out1_i_1/O
                         net (fo=1, routed)           0.000    -0.247    clk_out1_i_1_n_1
    SLICE_X45Y87         FDRE                                         r  clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.834    -0.839    clk25
    SLICE_X45Y87         FDRE                                         r  clk_out1_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.092    -0.494    clk_out1_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565    -0.599    clk25
    SLICE_X44Y87         FDRE                                         r  count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  count1_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.284    count1[0]
    SLICE_X44Y87         LUT4 (Prop_lut4_I1_O)        0.043    -0.241 r  count1[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    count1[3]_i_2_n_1
    SLICE_X44Y87         FDRE                                         r  count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.834    -0.839    clk25
    SLICE_X44Y87         FDRE                                         r  count1_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.107    -0.492    count1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.563    -0.601    clk25
    SLICE_X55Y90         FDRE                                         r  clk1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  clk1hz_reg/Q
                         net (fo=2, routed)           0.170    -0.290    clk1hz_reg_n_0_BUFG_inst_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 r  clk1hz_i_1/O
                         net (fo=1, routed)           0.000    -0.245    clk1hz_i_1_n_1
    SLICE_X55Y90         FDRE                                         r  clk1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.833    -0.840    clk25
    SLICE_X55Y90         FDRE                                         r  clk1hz_reg/C
                         clock pessimism              0.239    -0.601    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.091    -0.510    clk1hz_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.564    -0.600    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  count_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.311    count_reg_n_1_[11]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    count_reg[12]_i_1_n_6
    SLICE_X56Y90         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.834    -0.839    clk25
    SLICE_X56Y90         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.134    -0.466    count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.564    -0.600    clk25
    SLICE_X56Y91         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  count_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.311    count_reg_n_1_[15]
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    count_reg[16]_i_1_n_6
    SLICE_X56Y91         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.834    -0.839    clk25
    SLICE_X56Y91         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.134    -0.466    count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.564    -0.600    clk25
    SLICE_X56Y92         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.311    count_reg_n_1_[19]
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    count_reg[20]_i_1_n_6
    SLICE_X56Y92         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.834    -0.839    clk25
    SLICE_X56Y92         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.134    -0.466    count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.563    -0.601    clk25
    SLICE_X56Y88         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  count_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.311    count_reg_n_1_[3]
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    count_reg[4]_i_1_n_6
    SLICE_X56Y88         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.833    -0.840    clk25
    SLICE_X56Y88         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.134    -0.467    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.563    -0.601    clk25
    SLICE_X56Y89         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  count_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.311    count_reg_n_1_[7]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    count_reg[8]_i_1_n_6
    SLICE_X56Y89         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.833    -0.840    clk25
    SLICE_X56Y89         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.134    -0.467    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565    -0.599    clk25
    SLICE_X56Y93         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  count_reg[23]/Q
                         net (fo=3, routed)           0.127    -0.309    count_reg_n_1_[23]
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.199    count_reg[24]_i_2_n_6
    SLICE_X56Y93         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835    -0.838    clk25
    SLICE_X56Y93         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.134    -0.465    count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565    -0.599    clk25
    SLICE_X44Y87         FDRE                                         r  count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  count1_reg[0]/Q
                         net (fo=6, routed)           0.174    -0.284    count1[0]
    SLICE_X44Y87         LUT3 (Prop_lut3_I0_O)        0.045    -0.239 r  count1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    count1[2]_i_1_n_1
    SLICE_X44Y87         FDRE                                         r  count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=31, routed)          0.834    -0.839    clk25
    SLICE_X44Y87         FDRE                                         r  count1_reg[2]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.092    -0.507    count1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U4/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y90     clk1hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y87     clk_out1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y87     count1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y87     count1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y87     count1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y87     count1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y90     count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y90     count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y90     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y90     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y90     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     clk1hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y90     count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y90     count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y90     count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   U4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBOUT



