
5. Printing statistics.

=== $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\gemm_0_S00_AXI ===

   Number of wires:                172
   Number of wire bits:           3910
   Number of public wires:          73
   Number of public wire bits:    3799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                            2
     $eq                            19
     $logic_and                     18
     $logic_not                      3
     $mux                           15
     $ne                             1
     $not                            6
     $pmux                           4
     $reduce_and                    30
     $reduce_bool                    6
     $sdff                           3
     $sdffe                         38
     matmul_20x20_systolic           1

=== FPAddSub_a ===

   Number of wires:                 56
   Number of wire bits:            658
   Number of public wires:          30
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            4
     $and                            4
     $eq                             6
     $logic_not                      4
     $lt                             1
     $mux                            5
     $not                            2
     $or                             3
     $pmux                          44
     $reduce_and                     2
     $reduce_or                      6

=== FPAddSub_c ===

   Number of wires:                 32
   Number of wire bits:            350
   Number of public wires:          19
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            1
     $eq                             6
     $logic_not                      3
     $mux                            1
     $pmux                          63
     $reduce_or                      6
     $sub                            1

=== FPAddSub_d ===

   Number of wires:                 53
   Number of wire bits:            245
   Number of public wires:          28
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            2
     $and                           11
     $logic_not                      1
     $mux                            4
     $not                            4
     $or                             9
     $reduce_and                     1
     $reduce_or                      2
     $xor                            2

=== FPAddSub_single ===

   Number of wires:                 30
   Number of wire bits:            420
   Number of public wires:          30
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                           3
     FPAddSub_a                      1
     FPAddSub_c                      1
     FPAddSub_d                      1
     FpAddSub_b                      1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            340
   Number of public wires:          27
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                           5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            122
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                            3

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             87
   Number of public wires:          12
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== FpAddSub_b ===

   Number of wires:                 40
   Number of wire bits:            349
   Number of public wires:          12
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            1
     $mux                           29
     $sub                            1
     $xor                            2

=== fp16_to_fp32 ===

   Number of wires:                 73
   Number of wire bits:            343
   Number of public wires:           5
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $add                            2
     $and                           33
     $dlatch                         1
     $eq                             1
     $logic_not                      2
     $mux                           14
     $not                           12
     $reduce_or                      2
     $shl                            1
     $sub                            2

=== fp32_to_fp16 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            2
     $eq                             1
     $ge                             1
     $le                             1
     $logic_and                      1
     $logic_not                      1
     $mux                            5
     $shr                            1
     $sub                            1

=== gemm_layer ===

   Number of wires:                 36
   Number of wire bits:           2130
   Number of public wires:          36
   Number of public wire bits:    2130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\gemm_0_S00_AXI      1

=== matmul_20x20_systolic ===

   Number of wires:                559
   Number of wire bits:          11109
   Number of public wires:         552
   Number of public wire bits:   11071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                            1
     $eq                             1
     $logic_not                      2
     $logic_or                       1
     $mux                           41
     $not                            1
     $sdff                           2
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1

=== output_logic ===

   Number of wires:                542
   Number of wire bits:          39024
   Number of public wires:         434
   Number of public wire bits:   13192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add                            2
     $dffe                           1
     $eq                             1
     $ge                             1
     $mux                           95
     $ne                             2
     $not                            1
     $or                             1
     $reduce_and                     2
     $reduce_bool                    3
     $sdffe                         23
     $sub                            1

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                           2
     seq_mac                         1

=== qadd ===

   Number of wires:                  6
   Number of wire bits:            103
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPAddSub_single                 1

=== qmult ===

   Number of wires:                  7
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     FPMult_16                       1
     fp16_to_fp32                    1

=== seq_mac ===

   Number of wires:                 12
   Number of wire bits:            242
   Number of public wires:          12
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                           4
     fp32_to_fp16                    1
     qadd                            1
     qmult                           1

=== systolic_data_setup ===

   Number of wires:                676
   Number of wire bits:           8547
   Number of public wires:         444
   Number of public wire bits:    7535
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $add                            6
     $and                           80
     $dffe                           2
     $eq                            40
     $ge                             6
     $logic_and                     42
     $logic_not                      1
     $logic_or                      42
     $lt                             2
     $mux                            6
     $not                           43
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                         382
     $sdffe                          2
     $sub                            2

=== systolic_pe_matrix ===

   Number of wires:               1246
   Number of wire bits:          20484
   Number of public wires:        1246
   Number of public wire bits:   20484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                401
     $or                             1
     processing_element            400

=== design hierarchy ===

   gemm_layer                        1
     $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\gemm_0_S00_AXI      1
       matmul_20x20_systolic         1
         output_logic                1
         systolic_data_setup         1
         systolic_pe_matrix          1
           processing_element      400
             seq_mac                 1
               fp32_to_fp16          1
               qadd                  1
                 FPAddSub_single      1
                   FPAddSub_a        1
                   FPAddSub_c        1
                   FPAddSub_d        1
                   FpAddSub_b        1
               qmult                 1
                 FPMult_16           1
                   FPMult_ExecuteModule      1
                   FPMult_NormalizeModule      1
                   FPMult_PrepModule      1
                   FPMult_RoundModule      1
                 fp16_to_fp32        1

   Number of wires:             170031
   Number of wire bits:         1592804
   Number of public wires:       95585
   Number of public wire bits:  1209011
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             143788
     $add                         5609
     $and                        21282
     $dffe                           3
     $dlatch                       400
     $eq                          5661
     $ge                           407
     $le                           400
     $logic_and                    460
     $logic_not                   5206
     $logic_or                      43
     $lt                           402
     $mul                          400
     $mux                        24957
     $ne                             3
     $not                         7251
     $or                          6402
     $pmux                       42804
     $reduce_and                  2032
     $reduce_bool                   11
     $reduce_or                   8002
     $sdff                        5987
     $sdffe                         63
     $shl                          400
     $shr                          400
     $sub                         3203
     $xor                         2000

