Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 18 21:45:31 2015
| Host         : Jorge-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1060 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.015        0.000                      0                  111        0.261        0.000                      0                  111        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.015        0.000                      0                  111        0.261        0.000                      0                  111        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.828ns (17.140%)  route 4.003ns (82.860%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.636     5.157    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  inst_Led_Driver/clock_divide_counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.436    inst_Led_Driver/clock_divide_counter_reg[8]
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.560 r  inst_Led_Driver/clock_divide_counter[0]_i_3/O
                         net (fo=1, routed)           0.925     7.486    inst_Led_Driver/clock_divide_counter[0]_i_3_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124     7.610 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=29, routed)          1.612     9.221    inst_Led_Driver/eqOp
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.345 r  inst_Led_Driver/segment_var[1]_i_1/O
                         net (fo=1, routed)           0.643     9.988    inst_Led_Driver/segment_var[1]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)       -0.081    15.003    inst_Led_Driver/segment_var_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.515ns (38.372%)  route 2.433ns (61.628%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.473     9.090    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.634    14.448    inst_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.515ns (38.372%)  route 2.433ns (61.628%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.473     9.090    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.634    14.448    inst_Clock_Divider/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.515ns (38.372%)  route 2.433ns (61.628%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.473     9.090    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.634    14.448    inst_Clock_Divider/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.515ns (38.372%)  route 2.433ns (61.628%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.473     9.090    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.634    14.448    inst_Clock_Divider/clock_divide_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.515ns (39.198%)  route 2.350ns (60.802%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.390     9.007    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.846    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.634    14.473    inst_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.515ns (39.198%)  route 2.350ns (60.802%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.390     9.007    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.846    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.634    14.473    inst_Clock_Divider/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.515ns (39.198%)  route 2.350ns (60.802%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.390     9.007    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.846    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.634    14.473    inst_Clock_Divider/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.515ns (39.198%)  route 2.350ns (60.802%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.390     9.007    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.505    14.846    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.634    14.473    inst_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.515ns (39.701%)  route 2.301ns (60.299%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.621     5.142    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.549    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  inst_Clock_Divider/clock_divide_counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.673    inst_Clock_Divider/clock_divide_counter[0]_i_36_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.009     7.232    inst_Clock_Divider/clock_divide_counter_reg[0]_i_21_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.346    inst_Clock_Divider/clock_divide_counter_reg[0]_i_12_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.460    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.617 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.341     8.958    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X0Y23          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.634    14.450    inst_Clock_Divider/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_Led_Driver/clock_divide_counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.733    inst_Led_Driver/clock_divide_counter_reg[19]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  inst_Led_Driver/clock_divide_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    inst_Led_Driver/clock_divide_counter_reg[16]_i_1_n_4
    SLICE_X63Y12         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    inst_Led_Driver/clock_divide_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_Led_Driver/clock_divide_counter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.733    inst_Led_Driver/clock_divide_counter_reg[23]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  inst_Led_Driver/clock_divide_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    inst_Led_Driver/clock_divide_counter_reg[20]_i_1_n_4
    SLICE_X63Y13         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.988    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    inst_Led_Driver/clock_divide_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/internal_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  inst_Clock_Divider/internal_clock_reg/Q
                         net (fo=2, routed)           0.175     1.778    inst_Clock_Divider/clock
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  inst_Clock_Divider/internal_clock_i_1/O
                         net (fo=1, routed)           0.000     1.823    inst_Clock_Divider/internal_clock_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120     1.559    inst_Clock_Divider/internal_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.738    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  inst_Led_Driver/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.846    inst_Led_Driver/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X63Y8          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y8          FDRE (Hold_fdre_C_D)         0.105     1.582    inst_Led_Driver/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_Led_Driver/clock_divide_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    inst_Led_Driver/clock_divide_counter_reg[7]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  inst_Led_Driver/clock_divide_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    inst_Led_Driver/clock_divide_counter_reg[4]_i_1_n_4
    SLICE_X63Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    inst_Led_Driver/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_Led_Driver/clock_divide_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.737    inst_Led_Driver/clock_divide_counter_reg[11]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  inst_Led_Driver/clock_divide_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    inst_Led_Driver/clock_divide_counter_reg[8]_i_1_n_4
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_Led_Driver/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_Led_Driver/clock_divide_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.737    inst_Led_Driver/clock_divide_counter_reg[15]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  inst_Led_Driver/clock_divide_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    inst_Led_Driver/clock_divide_counter_reg[12]_i_1_n_4
    SLICE_X63Y11         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_Led_Driver/clock_divide_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.732    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  inst_Led_Driver/clock_divide_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    inst_Led_Driver/clock_divide_counter_reg[4]_i_1_n_7
    SLICE_X63Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    inst_Led_Driver/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_Led_Driver/clock_divide_counter_reg[16]/Q
                         net (fo=2, routed)           0.116     1.732    inst_Led_Driver/clock_divide_counter_reg[16]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  inst_Led_Driver/clock_divide_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    inst_Led_Driver/clock_divide_counter_reg[16]_i_1_n_7
    SLICE_X63Y12         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    inst_Led_Driver/clock_divide_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_Led_Driver/clock_divide_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.738    inst_Led_Driver/clock_divide_counter_reg[10]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  inst_Led_Driver/clock_divide_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    inst_Led_Driver/clock_divide_counter_reg[8]_i_1_n_5
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_Led_Driver/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Clock_Divider/clock_divide_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Clock_Divider/clock_divide_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Clock_Divider/clock_divide_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    inst_Clock_Divider/clock_divide_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   inst_Led_Driver/clock_divide_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   inst_Led_Driver/clock_divide_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    inst_Clock_Divider/clock_divide_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    inst_Clock_Divider/clock_divide_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    inst_Clock_Divider/clock_divide_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    inst_Clock_Divider/clock_divide_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    inst_Clock_Divider/clock_divide_counter_reg[18]/C



