Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Aug 15 16:53:54 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab_8_control_sets_placed.rpt
| Design       : lab_8
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            2 |
|      7 |            3 |
|      9 |            1 |
|     10 |            3 |
|     11 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              99 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                        Enable Signal                        |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------+-------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  inst/inst/clk_out1 | nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0        | nolabel_line42/exe/pixel_y_to_show[2]_i_1_n_0                 |                2 |              2 |
|  inst/inst/clk_out1 | nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0        | nolabel_line42/exe/push_menu_minimat_y[7]_i_1_n_0             |                1 |              2 |
|  inst/inst/clk_out1 | nolabel_line42/ch_00/pixel_y_to_show[2]_i_2_n_0             | nolabel_line42/ch_00/pixel_y_to_show[2]_i_1__0_n_0            |                2 |              4 |
|  inst/inst/clk_out1 | nolabel_line42/m_driver/contador_pixels_verticales_reg[1]_0 | nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0            |                3 |              4 |
|  inst/inst/clk_out1 | nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1_n_0       | nolabel_line42/m_driver/VGA_G_OBUF[3]_inst_i_3_0              |                3 |              6 |
|  inst/inst/clk_out1 | nolabel_line42/exe/push_menu_minimat_x[7]_i_1_n_0           | nolabel_line42/m_driver/contador_pixels_horizontales[2]_i_2_0 |                2 |              6 |
|  inst/inst/clk_out1 | nolabel_line42/ch_00/pixel_y_to_show[2]_i_2_n_0             | nolabel_line42/m_driver/vc_reg[2]_0                           |                3 |              7 |
|  inst/inst/clk_out1 | nolabel_line42/exe/push_menu_minimat_y[7]_i_2__1_n_0        |                                                               |                2 |              7 |
|  inst/inst/clk_out1 | nolabel_line42/m_driver/contador_pixels_verticales_reg[1]_0 | nolabel_line42/m_driver/vc_reg[2]_3                           |                2 |              7 |
|  inst/inst/clk_out1 | nolabel_line42/template_1/matrix_y0_carry__0_n_3            | nolabel_line42/m_driver/matrix_y_next                         |                4 |              9 |
|  inst/inst/clk_out1 | nolabel_line42/m_hw/push_menu_minimat_x[7]_i_2__1_n_0       | nolabel_line42/m_hw/push_menu_minimat_x[7]_i_1__1_n_0         |                5 |             10 |
|  inst/inst/clk_out1 | nolabel_line42/ch_00/push_menu_minimat_x[7]_i_2__0_n_0      | nolabel_line42/ch_00/push_menu_minimat_x[7]_i_1__0_n_0        |                3 |             10 |
|  inst/inst/clk_out1 | nolabel_line42/exe/push_menu_minimat_x[7]_i_2_n_0           | nolabel_line42/exe/push_menu_minimat_x[7]_i_1_n_0             |                3 |             10 |
|  inst/inst/clk_out1 | nolabel_line42/template_1/sel                               | nolabel_line42/m_driver/matrix_x_next                         |                4 |             11 |
|  inst/inst/clk_out1 | nolabel_line42/m_driver/vc_next                             | nolabel_line42/m_driver/vc[11]_i_1_n_0                        |                3 |             11 |
|  inst/inst/clk_out1 |                                                             | nolabel_line42/m_driver/hc[11]_i_1_n_0                        |                4 |             12 |
|  inst/inst/clk_out1 |                                                             |                                                               |                9 |             24 |
+---------------------+-------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


