{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733189977743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733189977744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:39:37 2024 " "Processing started: Mon Dec  2 20:39:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733189977744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189977744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189977744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733189977858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733189977858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clockdivider " "Found entity 1: Clockdivider" {  } { { "clockdivider.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(69) " "Verilog HDL information at main.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733189981045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.v" "" { Text "/eecs/home/ngurky/3201 Project/countdown.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981046 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "stopwatch.v(33) " "Verilog HDL Event Control warning at stopwatch.v(33): Event Control contains a complex event expression" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1733189981046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopwatch.v(33) " "Verilog HDL information at stopwatch.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733189981047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981047 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "clock.v(31) " "Verilog HDL Event Control warning at clock.v(31): Event Control contains a complex event expression" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 31 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1733189981047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdividersw.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdividersw.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdividersw " "Found entity 1: clockdividersw" {  } { { "clockdividersw.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdividersw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733189981048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733189981084 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec1final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"sec1final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec2final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"sec2final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min1final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"min1final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min2final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"min2final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour1final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"hour1final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour2final main.v(69) " "Verilog HDL Always Construct warning at main.v(69): inferring latch(es) for variable \"hour2final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[0\] main.v(76) " "Inferred latch for \"hour2final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[1\] main.v(76) " "Inferred latch for \"hour2final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[2\] main.v(76) " "Inferred latch for \"hour2final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[3\] main.v(76) " "Inferred latch for \"hour2final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[4\] main.v(76) " "Inferred latch for \"hour2final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[5\] main.v(76) " "Inferred latch for \"hour2final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2final\[6\] main.v(76) " "Inferred latch for \"hour2final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[0\] main.v(76) " "Inferred latch for \"hour1final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[1\] main.v(76) " "Inferred latch for \"hour1final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[2\] main.v(76) " "Inferred latch for \"hour1final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[3\] main.v(76) " "Inferred latch for \"hour1final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[4\] main.v(76) " "Inferred latch for \"hour1final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[5\] main.v(76) " "Inferred latch for \"hour1final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1final\[6\] main.v(76) " "Inferred latch for \"hour1final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[0\] main.v(76) " "Inferred latch for \"min2final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[1\] main.v(76) " "Inferred latch for \"min2final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[2\] main.v(76) " "Inferred latch for \"min2final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[3\] main.v(76) " "Inferred latch for \"min2final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[4\] main.v(76) " "Inferred latch for \"min2final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[5\] main.v(76) " "Inferred latch for \"min2final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2final\[6\] main.v(76) " "Inferred latch for \"min2final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[0\] main.v(76) " "Inferred latch for \"min1final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[1\] main.v(76) " "Inferred latch for \"min1final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[2\] main.v(76) " "Inferred latch for \"min1final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[3\] main.v(76) " "Inferred latch for \"min1final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[4\] main.v(76) " "Inferred latch for \"min1final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[5\] main.v(76) " "Inferred latch for \"min1final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981086 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1final\[6\] main.v(76) " "Inferred latch for \"min1final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[0\] main.v(76) " "Inferred latch for \"sec2final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[1\] main.v(76) " "Inferred latch for \"sec2final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[2\] main.v(76) " "Inferred latch for \"sec2final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[3\] main.v(76) " "Inferred latch for \"sec2final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[4\] main.v(76) " "Inferred latch for \"sec2final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[5\] main.v(76) " "Inferred latch for \"sec2final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2final\[6\] main.v(76) " "Inferred latch for \"sec2final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[0\] main.v(76) " "Inferred latch for \"sec1final\[0\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[1\] main.v(76) " "Inferred latch for \"sec1final\[1\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[2\] main.v(76) " "Inferred latch for \"sec1final\[2\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[3\] main.v(76) " "Inferred latch for \"sec1final\[3\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[4\] main.v(76) " "Inferred latch for \"sec1final\[4\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[5\] main.v(76) " "Inferred latch for \"sec1final\[5\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1final\[6\] main.v(76) " "Inferred latch for \"sec1final\[6\]\" at main.v(76)" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clk_inst\"" {  } { { "main.v" "clk_inst" { Text "/eecs/home/ngurky/3201 Project/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(54) " "Verilog HDL assignment warning at clock.v(54): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(58) " "Verilog HDL assignment warning at clock.v(58): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(62) " "Verilog HDL assignment warning at clock.v(62): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(66) " "Verilog HDL assignment warning at clock.v(66): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(74) " "Verilog HDL assignment warning at clock.v(74): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 "|main|clock:clk_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(78) " "Verilog HDL assignment warning at clock.v(78): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "/eecs/home/ngurky/3201 Project/clock.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 "|main|clock:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clockdivider clock:clk_inst\|Clockdivider:clk_div " "Elaborating entity \"Clockdivider\" for hierarchy \"clock:clk_inst\|Clockdivider:clk_div\"" {  } { { "clock.v" "clk_div" { Text "/eecs/home/ngurky/3201 Project/clock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:sw_inst " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:sw_inst\"" {  } { { "main.v" "sw_inst" { Text "/eecs/home/ngurky/3201 Project/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(49) " "Verilog HDL assignment warning at stopwatch.v(49): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(53) " "Verilog HDL assignment warning at stopwatch.v(53): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(57) " "Verilog HDL assignment warning at stopwatch.v(57): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(61) " "Verilog HDL assignment warning at stopwatch.v(61): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(65) " "Verilog HDL assignment warning at stopwatch.v(65): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 "|main|stopwatch:sw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(69) " "Verilog HDL assignment warning at stopwatch.v(69): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 "|main|stopwatch:sw_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdividersw stopwatch:sw_inst\|clockdividersw:clk_div " "Elaborating entity \"clockdividersw\" for hierarchy \"stopwatch:sw_inst\|clockdividersw:clk_div\"" {  } { { "stopwatch.v" "clk_div" { Text "/eecs/home/ngurky/3201 Project/stopwatch.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clockdividersw.v(14) " "Verilog HDL assignment warning at clockdividersw.v(14): truncated value with size 32 to match size of target (16)" {  } { { "clockdividersw.v" "" { Text "/eecs/home/ngurky/3201 Project/clockdividersw.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981093 "|main|stopwatch:sw_inst|clockdividersw:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:cd_inst " "Elaborating entity \"countdown\" for hierarchy \"countdown:cd_inst\"" {  } { { "main.v" "cd_inst" { Text "/eecs/home/ngurky/3201 Project/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(41) " "Verilog HDL assignment warning at countdown.v(41): truncated value with size 32 to match size of target (4)" {  } { { "countdown.v" "" { Text "/eecs/home/ngurky/3201 Project/countdown.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981099 "|main|countdown:cd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdown.v(43) " "Verilog HDL assignment warning at countdown.v(43): truncated value with size 32 to match size of target (4)" {  } { { "countdown.v" "" { Text "/eecs/home/ngurky/3201 Project/countdown.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733189981099 "|main|countdown:cd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:sec1_decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:sec1_decoder\"" {  } { { "main.v" "sec1_decoder" { Text "/eecs/home/ngurky/3201 Project/main.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981099 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.v(10) " "Verilog HDL Case Statement warning at Decoder.v(10): incomplete case statement has no default case item" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index Decoder.v(10) " "Verilog HDL Always Construct warning at Decoder.v(10): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] Decoder.v(10) " "Inferred latch for \"index\[0\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] Decoder.v(10) " "Inferred latch for \"index\[1\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] Decoder.v(10) " "Inferred latch for \"index\[2\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] Decoder.v(10) " "Inferred latch for \"index\[3\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] Decoder.v(10) " "Inferred latch for \"index\[4\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[5\] Decoder.v(10) " "Inferred latch for \"index\[5\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[6\] Decoder.v(10) " "Inferred latch for \"index\[6\]\" at Decoder.v(10)" {  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981100 "|main|Decoder:sec1_decoder"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733189981307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[0\] " "Latch Decoder:sec1_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[1\] " "Latch Decoder:sec1_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[2\] " "Latch Decoder:sec1_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[3\] " "Latch Decoder:sec1_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[4\] " "Latch Decoder:sec1_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[5\] " "Latch Decoder:sec1_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[2\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec1_decoder\|index\[6\] " "Latch Decoder:sec1_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec1final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[0\] " "Latch Decoder:sec2_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[1\] " "Latch Decoder:sec2_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[2\] " "Latch Decoder:sec2_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[3\] " "Latch Decoder:sec2_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[4\] " "Latch Decoder:sec2_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[5\] " "Latch Decoder:sec2_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[2\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:sec2_decoder\|index\[6\] " "Latch Decoder:sec2_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec2final\[1\] " "Ports D and ENA on the latch are fed by the same signal sec2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[0\] " "Latch Decoder:min1_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[1\] " "Latch Decoder:min1_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[2\] " "Latch Decoder:min1_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[3\] " "Latch Decoder:min1_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[4\] " "Latch Decoder:min1_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[5\] " "Latch Decoder:min1_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[2\] " "Ports D and ENA on the latch are fed by the same signal min1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min1_decoder\|index\[6\] " "Latch Decoder:min1_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min1final\[1\] " "Ports D and ENA on the latch are fed by the same signal min1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981314 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[0\] " "Latch Decoder:min2_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[1\] " "Latch Decoder:min2_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[2\] " "Latch Decoder:min2_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[3\] " "Latch Decoder:min2_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[4\] " "Latch Decoder:min2_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[5\] " "Latch Decoder:min2_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[2\] " "Ports D and ENA on the latch are fed by the same signal min2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:min2_decoder\|index\[6\] " "Latch Decoder:min2_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min2final\[1\] " "Ports D and ENA on the latch are fed by the same signal min2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[0\] " "Latch Decoder:hour1_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[1\] " "Latch Decoder:hour1_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[2\] " "Latch Decoder:hour1_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[3\] " "Latch Decoder:hour1_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[4\] " "Latch Decoder:hour1_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[5\] " "Latch Decoder:hour1_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[2\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour1_decoder\|index\[6\] " "Latch Decoder:hour1_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour1final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour1final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[0\] " "Latch Decoder:hour2_decoder\|index\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[1\] " "Latch Decoder:hour2_decoder\|index\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[2\] " "Latch Decoder:hour2_decoder\|index\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[3\] " "Latch Decoder:hour2_decoder\|index\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[4\] " "Latch Decoder:hour2_decoder\|index\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[5\] " "Latch Decoder:hour2_decoder\|index\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[2\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[2\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:hour2_decoder\|index\[6\] " "Latch Decoder:hour2_decoder\|index\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hour2final\[1\] " "Ports D and ENA on the latch are fed by the same signal hour2final\[1\]" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "Decoder.v" "" { Text "/eecs/home/ngurky/3201 Project/Decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[0\] " "Latch sec1final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[1\] " "Latch sec1final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[2\] " "Latch sec1final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec1final\[3\] " "Latch sec1final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[0\] " "Latch sec2final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[1\] " "Latch sec2final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[2\] " "Latch sec2final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sec2final\[3\] " "Latch sec2final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[0\] " "Latch min1final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[1\] " "Latch min1final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[2\] " "Latch min1final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min1final\[3\] " "Latch min1final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[0\] " "Latch min2final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[1\] " "Latch min2final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[2\] " "Latch min2final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "min2final\[3\] " "Latch min2final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[0\] " "Latch hour1final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[1\] " "Latch hour1final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[2\] " "Latch hour1final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour1final\[3\] " "Latch hour1final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[0\] " "Latch hour2final\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[1\] " "Latch hour2final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[2\] " "Latch hour2final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hour2final\[3\] " "Latch hour2final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733189981315 ""}  } { { "main.v" "" { Text "/eecs/home/ngurky/3201 Project/main.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733189981315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733189981384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/eecs/home/ngurky/3201 Project/output_files/Project.map.smsg " "Generated suppressed messages file /eecs/home/ngurky/3201 Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733189981640 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733189981640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733189981684 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733189981684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "382 " "Implemented 382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733189981684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733189981684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733189981697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:39:41 2024 " "Processing ended: Mon Dec  2 20:39:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733189981697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733189981697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733189981697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733189981697 ""}
