Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 12 12:34:59 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FIR_HLS_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------+----------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|              Instance             |                    Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------+----------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                      |                                        (top) |       6598 |       6571 |       0 |   27 | 3854 |      0 |      0 |    0 |        208 |
|   bd_0_i                          |                                         bd_0 |       6598 |       6571 |       0 |   27 | 3854 |      0 |      0 |    0 |        208 |
|     hls_inst                      |                              bd_0_hls_inst_0 |       6598 |       6571 |       0 |   27 | 3854 |      0 |      0 |    0 |        208 |
|       inst                        |                      bd_0_hls_inst_0_FIR_HLS |       6598 |       6571 |       0 |   27 | 3854 |      0 |      0 |    0 |        208 |
|         (inst)                    |                      bd_0_hls_inst_0_FIR_HLS |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         p_0_FIR_filter_fu_827     |           bd_0_hls_inst_0_FIR_HLS_FIR_filter |       5089 |       5062 |       0 |   27 | 3760 |      0 |      0 |    0 |        208 |
|           (p_0_FIR_filter_fu_827) |           bd_0_hls_inst_0_FIR_HLS_FIR_filter |       4493 |       4466 |       0 |   27 | 3760 |      0 |      0 |    0 |        198 |
|           mul_16s_7ns_23_1_1_U13  |   bd_0_hls_inst_0_FIR_HLS_mul_16s_7ns_23_1_1 |         96 |         96 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_7s_23_1_1_U14   |    bd_0_hls_inst_0_FIR_HLS_mul_16s_7s_23_1_1 |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8ns_24_1_1_U2   |   bd_0_hls_inst_0_FIR_HLS_mul_16s_8ns_24_1_1 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8ns_24_1_1_U21  | bd_0_hls_inst_0_FIR_HLS_mul_16s_8ns_24_1_1_1 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8ns_24_1_1_U22  | bd_0_hls_inst_0_FIR_HLS_mul_16s_8ns_24_1_1_2 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8ns_24_1_1_U3   | bd_0_hls_inst_0_FIR_HLS_mul_16s_8ns_24_1_1_3 |        100 |        100 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8ns_24_1_1_U5   | bd_0_hls_inst_0_FIR_HLS_mul_16s_8ns_24_1_1_4 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8s_24_1_1_U18   |    bd_0_hls_inst_0_FIR_HLS_mul_16s_8s_24_1_1 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_8s_24_1_1_U23   |  bd_0_hls_inst_0_FIR_HLS_mul_16s_8s_24_1_1_5 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_9s_25_1_1_U38   |    bd_0_hls_inst_0_FIR_HLS_mul_16s_9s_25_1_1 |         52 |         52 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         regslice_both_input_r_U   |        bd_0_hls_inst_0_FIR_HLS_regslice_both |       1502 |       1502 |       0 |    0 |   55 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U  |      bd_0_hls_inst_0_FIR_HLS_regslice_both_0 |         23 |         23 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
+-----------------------------------+----------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


