<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_181/sim/monitor_altera_merlin_master_translator_181_mhudjri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_181" />
 <file
   path="altera_merlin_slave_translator_181/sim/monitor_altera_merlin_slave_translator_181_5aswt6a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_181" />
 <file
   path="altera_merlin_master_agent_181/sim/monitor_altera_merlin_master_agent_181_t5eyqrq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_181" />
 <file
   path="altera_merlin_slave_agent_181/sim/monitor_altera_merlin_slave_agent_181_a7g37xa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_181" />
 <file
   path="altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_181" />
 <file
   path="altera_avalon_sc_fifo_181/sim/monitor_altera_avalon_sc_fifo_181_hseo73i.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_181" />
 <file
   path="altera_merlin_router_181/sim/monitor_altera_merlin_router_181_6vwu4zy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_181" />
 <file
   path="altera_merlin_router_181/sim/monitor_altera_merlin_router_181_22apfra.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_181" />
 <file
   path="altera_merlin_router_181/sim/monitor_altera_merlin_router_181_sc3zhbi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_181" />
 <file
   path="altera_merlin_router_181/sim/monitor_altera_merlin_router_181_ygpgyvi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_181" />
 <file
   path="altera_merlin_demultiplexer_181/sim/monitor_altera_merlin_demultiplexer_181_wcwblji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_181" />
 <file
   path="altera_merlin_demultiplexer_181/sim/monitor_altera_merlin_demultiplexer_181_zuchasy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/monitor_altera_merlin_multiplexer_181_zml3pxq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/monitor_altera_merlin_multiplexer_181_s3yksmi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_demultiplexer_181/sim/monitor_altera_merlin_demultiplexer_181_qqjp3iy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/monitor_altera_merlin_multiplexer_181_pwas3gq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/monitor_altera_merlin_multiplexer_181_clwxkgy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_181" />
 <file
   path="altera_mm_interconnect_181/sim/monitor_altera_mm_interconnect_181_qntooey.v"
   type="VERILOG"
   library="altera_mm_interconnect_181"
   hasInlineConfiguration="true" />
 <file
   path="altera_irq_mapper_181/sim/monitor_altera_irq_mapper_181_ayrpisy.sv"
   type="SYSTEM_VERILOG"
   library="altera_irq_mapper_181" />
 <file
   path="altera_reset_controller_181/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_181" />
 <file
   path="altera_reset_controller_181/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_181" />
 <file
   path="altera_reset_controller_181/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_181" />
 <file
   path="sim/monitor.v"
   type="VERILOG"
   library="monitor"
   hasInlineConfiguration="true" />
 <topLevel name="monitor.monitor" />
 <deviceFamily name="arria10" />
 <modelMap
   controllerPath="monitor.cpu_onchip_memory"
   modelPath="monitor.cpu_onchip_memory" />
</simPackage>
