;redcode
;assert 1
	SPL 0, <-22
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 101
	SUB @121, 101
	SUB @13, 0
	DJN 0, <-22
	SUB #-1, <-0
	CMP -209, <-120
	SUB #0, @2
	SUB #0, @2
	SUB @127, 106
	SPL 0, <-22
	SUB 3, @221
	JMP 0, -2
	ADD @130, 9
	SUB @127, 106
	SUB 3, @221
	SUB @121, 103
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	JMP <-129, 100
	DJN -1, @-20
	SLT @13, 0
	MOV -7, <-20
	SPL 0, <-22
	ADD 300, 95
	SUB @-500, 62
	ADD @130, 9
	ADD @130, 9
	SLT 12, @10
	SUB @-500, 62
	SUB @127, <196
	ADD 300, 95
	MOV -7, <-20
	SUB @127, <196
	ADD 210, 30
	MOV -7, <-20
	DJN <-1, @-20
	JMP <-129, 100
	MOV -7, <-20
	DJN <-1, @-20
	MOV -7, <-20
	SPL 0, <-22
	CMP -209, <-120
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 101
	SUB @13, 0
	ADD 210, 30
	SPL -700, -600
	SPL -700, -600
	SUB #-1, <-0
	CMP -209, <-120
