<stg><name>llama_layer_Pipeline_VITIS_LOOP_124_2</name>


<trans_list>

<trans id="210" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %store_ln124 = store i10 0, i10 %i_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc24:0 %i = load i10 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc24:1 %add_ln124 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc24:2 %icmp_ln124 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc24:3 %br_ln124 = br i1 %icmp_ln124, void %for.inc24.split, void %VITIS_LOOP_132_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="10">
<![CDATA[
for.inc24.split:0 %trunc_ln124 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24.split:4 %lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
for.inc24.split:5 %zext_ln124 = zext i6 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:6 %norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:7 %norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_35_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:8 %norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_36_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:9 %norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_37_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:10 %norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_38_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:11 %norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_39_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:12 %norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_40_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:13 %norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_41_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:14 %norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_42_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:15 %norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="norm_output_43_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:16 %p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:17 %p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:18 %p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:19 %p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:20 %p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:21 %llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:22 %muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:23 %norm_output_load = load i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="norm_output_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:24 %muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_35_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:25 %norm_output_35_load = load i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="norm_output_35_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:26 %muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_36_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:27 %norm_output_36_load = load i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="norm_output_36_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:28 %muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_37_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:29 %norm_output_37_load = load i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="norm_output_37_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:30 %muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_38_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:31 %norm_output_38_load = load i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="norm_output_38_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:32 %muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_39_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:33 %norm_output_39_load = load i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="norm_output_39_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:34 %muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_40_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:35 %norm_output_40_load = load i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="norm_output_40_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:36 %muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_41_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:37 %norm_output_41_load = load i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="norm_output_41_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:38 %muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_42_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:39 %norm_output_42_load = load i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="norm_output_42_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:40 %muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_43_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:41 %norm_output_43_load = load i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="norm_output_43_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:42 %muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:43 %p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:44 %muxLogicRAMAddr_to_llama_layer_norm_output_248 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_248"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:45 %llama_layer_norm_output_248 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_248"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:46 %muxLogicRAMAddr_to_llama_layer_norm_output_249 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_249"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:47 %llama_layer_norm_output_249 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_249"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:48 %muxLogicRAMAddr_to_llama_layer_norm_output_250 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_250"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:49 %llama_layer_norm_output_250 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_250"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:50 %muxLogicRAMAddr_to_llama_layer_norm_output_251 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_251"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:51 %llama_layer_norm_output_251 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_251"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:52 %muxLogicRAMAddr_to_llama_layer_norm_output_252 = muxlogic i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_252"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:53 %llama_layer_norm_output_252 = load i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_252"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc24.split:71 %switch_ln126 = switch i4 %trunc_ln124, void %arrayidx23.case.15, i4 0, void %arrayidx23.case.0, i4 1, void %arrayidx23.case.1, i4 2, void %arrayidx23.case.2, i4 3, void %arrayidx23.case.3, i4 4, void %arrayidx23.case.4, i4 5, void %arrayidx23.case.5, i4 6, void %arrayidx23.case.6, i4 7, void %arrayidx23.case.7, i4 8, void %arrayidx23.case.8, i4 9, void %arrayidx23.case.9, i4 10, void %arrayidx23.case.10, i4 11, void %arrayidx23.case.11, i4 12, void %arrayidx23.case.12, i4 13, void %arrayidx23.case.13, i4 14, void %arrayidx23.case.14

]]></Node>
<StgValue><ssdm name="switch_ln126"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx23.exit:0 %store_ln124 = store i10 %add_ln124, i10 %i_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.exit:1 %br_ln124 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:23 %norm_output_load = load i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="norm_output_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:25 %norm_output_35_load = load i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="norm_output_35_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:27 %norm_output_36_load = load i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="norm_output_36_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:29 %norm_output_37_load = load i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="norm_output_37_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:31 %norm_output_38_load = load i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="norm_output_38_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:33 %norm_output_39_load = load i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="norm_output_39_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:35 %norm_output_40_load = load i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="norm_output_40_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:37 %norm_output_41_load = load i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="norm_output_41_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:39 %norm_output_42_load = load i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="norm_output_42_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:41 %norm_output_43_load = load i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="norm_output_43_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:43 %p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:45 %llama_layer_norm_output_248 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_248"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:47 %llama_layer_norm_output_249 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_249"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:49 %llama_layer_norm_output_250 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_250"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:51 %llama_layer_norm_output_251 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_251"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
for.inc24.split:53 %llama_layer_norm_output_252 = load i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_252"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc24.split:54 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_248, i4 12, i32 %llama_layer_norm_output_249, i4 13, i32 %llama_layer_norm_output_250, i4 14, i32 %llama_layer_norm_output_251, i4 15, i32 %llama_layer_norm_output_252, i32 <undef>, i4 %trunc_ln124

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
VITIS_LOOP_132_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc24.split:1 %specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln125"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc24.split:2 %speclooptripcount_ln124 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln124"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24.split:3 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:55 %current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_addr"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:56 %current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_19_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:57 %current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_20_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:58 %current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_21_addr"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:59 %current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_22_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:60 %current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_23_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:61 %current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_24_addr"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:62 %current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_25_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:63 %current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_26_addr"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:64 %current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="current_token_27_addr"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:65 %p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10_addr"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:66 %p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11_addr"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:67 %p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12_addr"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:68 %p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:69 %p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14_addr"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split:70 %llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="llama_layer_current_token"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.14:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.14:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.14:2 %store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.14:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.13:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.13:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.13:2 %store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.13:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.12:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.12:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.12:2 %store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.12:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.11:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.11:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.11:2 %store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.11:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.10:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.10:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.10:2 %store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.10:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.9:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.9:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.9:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.9:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.8:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.8:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.8:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.8:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.7:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.7:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.7:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.7:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.6:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.6:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.6:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.6:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.5:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.5:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.5:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.5:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.4:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.4:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.4:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.4:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.3:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.3:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.3:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.3:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.2:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.2:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.2:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.2:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.1:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.1:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.1:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.1:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.0:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.0:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.0:2 %store_ln126 = store i32 %tmp_4, i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.0:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32">
<![CDATA[
arrayidx23.case.15:0 %muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln126"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="6">
<![CDATA[
arrayidx23.case.15:1 %muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln126"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx23.case.15:2 %store_ln126 = store i32 %tmp_4, i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.15:3 %br_ln126 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="211" name="current_token" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="norm_output" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="norm_output_35" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="norm_output_36" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="norm_output_37" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="norm_output_38" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="norm_output_39" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="218" name="norm_output_40" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="219" name="norm_output_41" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="220" name="norm_output_42" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="221" name="norm_output_43" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="222" name="p_ZZ11llama_layerE11norm_output_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="223" name="p_ZZ11llama_layerE11norm_output_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="224" name="p_ZZ11llama_layerE11norm_output_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="225" name="p_ZZ11llama_layerE11norm_output_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="226" name="p_ZZ11llama_layerE11norm_output_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="227" name="p_ZZ11llama_layerE11norm_output_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="228" name="current_token_19" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="229" name="current_token_20" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="230" name="current_token_21" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="231" name="current_token_22" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="232" name="current_token_23" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="233" name="current_token_24" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="234" name="current_token_25" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="235" name="current_token_26" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="236" name="current_token_27" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="237" name="p_ZZ11llama_layerE13current_token_10" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="238" name="p_ZZ11llama_layerE13current_token_11" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="239" name="p_ZZ11llama_layerE13current_token_12" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="240" name="p_ZZ11llama_layerE13current_token_13" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="241" name="p_ZZ11llama_layerE13current_token_14" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="242" name="p_ZZ11llama_layerE13current_token_15" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="244" from="StgValue_243" to="i_5" fromId="243" toId="6">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="7">
</dataflow>
<dataflow id="247" from="norm_output" to="specmemcore_ln0" fromId="212" toId="7">
</dataflow>
<dataflow id="249" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="7">
</dataflow>
<dataflow id="251" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="7">
</dataflow>
<dataflow id="253" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="7">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="8">
</dataflow>
<dataflow id="255" from="norm_output_35" to="specmemcore_ln0" fromId="213" toId="8">
</dataflow>
<dataflow id="256" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="8">
</dataflow>
<dataflow id="257" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="8">
</dataflow>
<dataflow id="258" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="8">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="9">
</dataflow>
<dataflow id="260" from="norm_output_36" to="specmemcore_ln0" fromId="214" toId="9">
</dataflow>
<dataflow id="261" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="9">
</dataflow>
<dataflow id="262" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="9">
</dataflow>
<dataflow id="263" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="9">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="10">
</dataflow>
<dataflow id="265" from="norm_output_37" to="specmemcore_ln0" fromId="215" toId="10">
</dataflow>
<dataflow id="266" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="10">
</dataflow>
<dataflow id="267" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="10">
</dataflow>
<dataflow id="268" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="10">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="11">
</dataflow>
<dataflow id="270" from="norm_output_38" to="specmemcore_ln0" fromId="216" toId="11">
</dataflow>
<dataflow id="271" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="11">
</dataflow>
<dataflow id="272" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="11">
</dataflow>
<dataflow id="273" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="11">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="12">
</dataflow>
<dataflow id="275" from="norm_output_39" to="specmemcore_ln0" fromId="217" toId="12">
</dataflow>
<dataflow id="276" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="12">
</dataflow>
<dataflow id="277" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="12">
</dataflow>
<dataflow id="278" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="12">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="13">
</dataflow>
<dataflow id="280" from="norm_output_40" to="specmemcore_ln0" fromId="218" toId="13">
</dataflow>
<dataflow id="281" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="13">
</dataflow>
<dataflow id="282" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="13">
</dataflow>
<dataflow id="283" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="13">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="14">
</dataflow>
<dataflow id="285" from="norm_output_41" to="specmemcore_ln0" fromId="219" toId="14">
</dataflow>
<dataflow id="286" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="14">
</dataflow>
<dataflow id="287" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="14">
</dataflow>
<dataflow id="288" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="14">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="15">
</dataflow>
<dataflow id="290" from="norm_output_42" to="specmemcore_ln0" fromId="220" toId="15">
</dataflow>
<dataflow id="291" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="15">
</dataflow>
<dataflow id="292" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="15">
</dataflow>
<dataflow id="293" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="15">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="16">
</dataflow>
<dataflow id="295" from="norm_output_43" to="specmemcore_ln0" fromId="221" toId="16">
</dataflow>
<dataflow id="296" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="16">
</dataflow>
<dataflow id="297" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="16">
</dataflow>
<dataflow id="298" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="16">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="17">
</dataflow>
<dataflow id="300" from="p_ZZ11llama_layerE11norm_output_10" to="specmemcore_ln0" fromId="222" toId="17">
</dataflow>
<dataflow id="301" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="17">
</dataflow>
<dataflow id="302" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="17">
</dataflow>
<dataflow id="303" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="17">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="18">
</dataflow>
<dataflow id="305" from="p_ZZ11llama_layerE11norm_output_11" to="specmemcore_ln0" fromId="223" toId="18">
</dataflow>
<dataflow id="306" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="18">
</dataflow>
<dataflow id="307" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="18">
</dataflow>
<dataflow id="308" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="18">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="19">
</dataflow>
<dataflow id="310" from="p_ZZ11llama_layerE11norm_output_12" to="specmemcore_ln0" fromId="224" toId="19">
</dataflow>
<dataflow id="311" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="19">
</dataflow>
<dataflow id="312" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="19">
</dataflow>
<dataflow id="313" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="19">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="20">
</dataflow>
<dataflow id="315" from="p_ZZ11llama_layerE11norm_output_13" to="specmemcore_ln0" fromId="225" toId="20">
</dataflow>
<dataflow id="316" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="20">
</dataflow>
<dataflow id="317" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="20">
</dataflow>
<dataflow id="318" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="20">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="21">
</dataflow>
<dataflow id="320" from="p_ZZ11llama_layerE11norm_output_14" to="specmemcore_ln0" fromId="226" toId="21">
</dataflow>
<dataflow id="321" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="21">
</dataflow>
<dataflow id="322" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="21">
</dataflow>
<dataflow id="323" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="21">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="22">
</dataflow>
<dataflow id="325" from="p_ZZ11llama_layerE11norm_output_15" to="specmemcore_ln0" fromId="227" toId="22">
</dataflow>
<dataflow id="326" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="22">
</dataflow>
<dataflow id="327" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="22">
</dataflow>
<dataflow id="328" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="22">
</dataflow>
<dataflow id="329" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="23">
</dataflow>
<dataflow id="330" from="current_token" to="specmemcore_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="331" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="23">
</dataflow>
<dataflow id="332" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="23">
</dataflow>
<dataflow id="333" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="23">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="24">
</dataflow>
<dataflow id="335" from="current_token_19" to="specmemcore_ln0" fromId="228" toId="24">
</dataflow>
<dataflow id="336" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="24">
</dataflow>
<dataflow id="337" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="24">
</dataflow>
<dataflow id="338" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="24">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="25">
</dataflow>
<dataflow id="340" from="current_token_20" to="specmemcore_ln0" fromId="229" toId="25">
</dataflow>
<dataflow id="341" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="25">
</dataflow>
<dataflow id="342" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="25">
</dataflow>
<dataflow id="343" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="25">
</dataflow>
<dataflow id="344" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="26">
</dataflow>
<dataflow id="345" from="current_token_21" to="specmemcore_ln0" fromId="230" toId="26">
</dataflow>
<dataflow id="346" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="347" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="26">
</dataflow>
<dataflow id="348" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="26">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="27">
</dataflow>
<dataflow id="350" from="current_token_22" to="specmemcore_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="351" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="27">
</dataflow>
<dataflow id="352" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="27">
</dataflow>
<dataflow id="353" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="27">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="28">
</dataflow>
<dataflow id="355" from="current_token_23" to="specmemcore_ln0" fromId="232" toId="28">
</dataflow>
<dataflow id="356" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="28">
</dataflow>
<dataflow id="357" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="28">
</dataflow>
<dataflow id="358" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="28">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="29">
</dataflow>
<dataflow id="360" from="current_token_24" to="specmemcore_ln0" fromId="233" toId="29">
</dataflow>
<dataflow id="361" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="29">
</dataflow>
<dataflow id="362" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="29">
</dataflow>
<dataflow id="363" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="29">
</dataflow>
<dataflow id="364" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="30">
</dataflow>
<dataflow id="365" from="current_token_25" to="specmemcore_ln0" fromId="234" toId="30">
</dataflow>
<dataflow id="366" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="30">
</dataflow>
<dataflow id="367" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="30">
</dataflow>
<dataflow id="368" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="30">
</dataflow>
<dataflow id="369" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="31">
</dataflow>
<dataflow id="370" from="current_token_26" to="specmemcore_ln0" fromId="235" toId="31">
</dataflow>
<dataflow id="371" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="31">
</dataflow>
<dataflow id="372" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="31">
</dataflow>
<dataflow id="373" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="31">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="32">
</dataflow>
<dataflow id="375" from="current_token_27" to="specmemcore_ln0" fromId="236" toId="32">
</dataflow>
<dataflow id="376" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="32">
</dataflow>
<dataflow id="377" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="32">
</dataflow>
<dataflow id="378" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="32">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="33">
</dataflow>
<dataflow id="380" from="p_ZZ11llama_layerE13current_token_10" to="specmemcore_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="381" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="33">
</dataflow>
<dataflow id="382" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="33">
</dataflow>
<dataflow id="383" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="33">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="34">
</dataflow>
<dataflow id="385" from="p_ZZ11llama_layerE13current_token_11" to="specmemcore_ln0" fromId="238" toId="34">
</dataflow>
<dataflow id="386" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="34">
</dataflow>
<dataflow id="387" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="34">
</dataflow>
<dataflow id="388" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="34">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="35">
</dataflow>
<dataflow id="390" from="p_ZZ11llama_layerE13current_token_12" to="specmemcore_ln0" fromId="239" toId="35">
</dataflow>
<dataflow id="391" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="35">
</dataflow>
<dataflow id="392" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="35">
</dataflow>
<dataflow id="393" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="35">
</dataflow>
<dataflow id="394" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="36">
</dataflow>
<dataflow id="395" from="p_ZZ11llama_layerE13current_token_13" to="specmemcore_ln0" fromId="240" toId="36">
</dataflow>
<dataflow id="396" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="36">
</dataflow>
<dataflow id="397" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="36">
</dataflow>
<dataflow id="398" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="36">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="37">
</dataflow>
<dataflow id="400" from="p_ZZ11llama_layerE13current_token_14" to="specmemcore_ln0" fromId="241" toId="37">
</dataflow>
<dataflow id="401" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="37">
</dataflow>
<dataflow id="402" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="37">
</dataflow>
<dataflow id="403" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="37">
</dataflow>
<dataflow id="404" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="245" toId="38">
</dataflow>
<dataflow id="405" from="p_ZZ11llama_layerE13current_token_15" to="specmemcore_ln0" fromId="242" toId="38">
</dataflow>
<dataflow id="406" from="StgValue_248" to="specmemcore_ln0" fromId="248" toId="38">
</dataflow>
<dataflow id="407" from="StgValue_250" to="specmemcore_ln0" fromId="250" toId="38">
</dataflow>
<dataflow id="408" from="StgValue_252" to="specmemcore_ln0" fromId="252" toId="38">
</dataflow>
<dataflow id="410" from="StgValue_409" to="store_ln124" fromId="409" toId="39">
</dataflow>
<dataflow id="411" from="i_5" to="store_ln124" fromId="6" toId="39">
</dataflow>
<dataflow id="412" from="i_5" to="i" fromId="6" toId="41">
</dataflow>
<dataflow id="413" from="i" to="add_ln124" fromId="41" toId="42">
</dataflow>
<dataflow id="415" from="StgValue_414" to="add_ln124" fromId="414" toId="42">
</dataflow>
<dataflow id="416" from="i" to="icmp_ln124" fromId="41" toId="43">
</dataflow>
<dataflow id="418" from="StgValue_417" to="icmp_ln124" fromId="417" toId="43">
</dataflow>
<dataflow id="419" from="icmp_ln124" to="br_ln124" fromId="43" toId="44">
</dataflow>
<dataflow id="420" from="i" to="trunc_ln124" fromId="41" toId="45">
</dataflow>
<dataflow id="422" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln3" fromId="421" toId="46">
</dataflow>
<dataflow id="423" from="i" to="lshr_ln3" fromId="41" toId="46">
</dataflow>
<dataflow id="425" from="StgValue_424" to="lshr_ln3" fromId="424" toId="46">
</dataflow>
<dataflow id="427" from="StgValue_426" to="lshr_ln3" fromId="426" toId="46">
</dataflow>
<dataflow id="428" from="lshr_ln3" to="zext_ln124" fromId="46" toId="47">
</dataflow>
<dataflow id="429" from="norm_output" to="norm_output_addr" fromId="212" toId="48">
</dataflow>
<dataflow id="431" from="StgValue_430" to="norm_output_addr" fromId="430" toId="48">
</dataflow>
<dataflow id="432" from="zext_ln124" to="norm_output_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="433" from="norm_output_35" to="norm_output_35_addr" fromId="213" toId="49">
</dataflow>
<dataflow id="434" from="StgValue_430" to="norm_output_35_addr" fromId="430" toId="49">
</dataflow>
<dataflow id="435" from="zext_ln124" to="norm_output_35_addr" fromId="47" toId="49">
</dataflow>
<dataflow id="436" from="norm_output_36" to="norm_output_36_addr" fromId="214" toId="50">
</dataflow>
<dataflow id="437" from="StgValue_430" to="norm_output_36_addr" fromId="430" toId="50">
</dataflow>
<dataflow id="438" from="zext_ln124" to="norm_output_36_addr" fromId="47" toId="50">
</dataflow>
<dataflow id="439" from="norm_output_37" to="norm_output_37_addr" fromId="215" toId="51">
</dataflow>
<dataflow id="440" from="StgValue_430" to="norm_output_37_addr" fromId="430" toId="51">
</dataflow>
<dataflow id="441" from="zext_ln124" to="norm_output_37_addr" fromId="47" toId="51">
</dataflow>
<dataflow id="442" from="norm_output_38" to="norm_output_38_addr" fromId="216" toId="52">
</dataflow>
<dataflow id="443" from="StgValue_430" to="norm_output_38_addr" fromId="430" toId="52">
</dataflow>
<dataflow id="444" from="zext_ln124" to="norm_output_38_addr" fromId="47" toId="52">
</dataflow>
<dataflow id="445" from="norm_output_39" to="norm_output_39_addr" fromId="217" toId="53">
</dataflow>
<dataflow id="446" from="StgValue_430" to="norm_output_39_addr" fromId="430" toId="53">
</dataflow>
<dataflow id="447" from="zext_ln124" to="norm_output_39_addr" fromId="47" toId="53">
</dataflow>
<dataflow id="448" from="norm_output_40" to="norm_output_40_addr" fromId="218" toId="54">
</dataflow>
<dataflow id="449" from="StgValue_430" to="norm_output_40_addr" fromId="430" toId="54">
</dataflow>
<dataflow id="450" from="zext_ln124" to="norm_output_40_addr" fromId="47" toId="54">
</dataflow>
<dataflow id="451" from="norm_output_41" to="norm_output_41_addr" fromId="219" toId="55">
</dataflow>
<dataflow id="452" from="StgValue_430" to="norm_output_41_addr" fromId="430" toId="55">
</dataflow>
<dataflow id="453" from="zext_ln124" to="norm_output_41_addr" fromId="47" toId="55">
</dataflow>
<dataflow id="454" from="norm_output_42" to="norm_output_42_addr" fromId="220" toId="56">
</dataflow>
<dataflow id="455" from="StgValue_430" to="norm_output_42_addr" fromId="430" toId="56">
</dataflow>
<dataflow id="456" from="zext_ln124" to="norm_output_42_addr" fromId="47" toId="56">
</dataflow>
<dataflow id="457" from="norm_output_43" to="norm_output_43_addr" fromId="221" toId="57">
</dataflow>
<dataflow id="458" from="StgValue_430" to="norm_output_43_addr" fromId="430" toId="57">
</dataflow>
<dataflow id="459" from="zext_ln124" to="norm_output_43_addr" fromId="47" toId="57">
</dataflow>
<dataflow id="460" from="p_ZZ11llama_layerE11norm_output_10" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="222" toId="58">
</dataflow>
<dataflow id="461" from="StgValue_430" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="430" toId="58">
</dataflow>
<dataflow id="462" from="zext_ln124" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="47" toId="58">
</dataflow>
<dataflow id="463" from="p_ZZ11llama_layerE11norm_output_11" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="223" toId="59">
</dataflow>
<dataflow id="464" from="StgValue_430" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="430" toId="59">
</dataflow>
<dataflow id="465" from="zext_ln124" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="47" toId="59">
</dataflow>
<dataflow id="466" from="p_ZZ11llama_layerE11norm_output_12" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="224" toId="60">
</dataflow>
<dataflow id="467" from="StgValue_430" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="430" toId="60">
</dataflow>
<dataflow id="468" from="zext_ln124" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="47" toId="60">
</dataflow>
<dataflow id="469" from="p_ZZ11llama_layerE11norm_output_13" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="225" toId="61">
</dataflow>
<dataflow id="470" from="StgValue_430" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="430" toId="61">
</dataflow>
<dataflow id="471" from="zext_ln124" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="47" toId="61">
</dataflow>
<dataflow id="472" from="p_ZZ11llama_layerE11norm_output_14" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="226" toId="62">
</dataflow>
<dataflow id="473" from="StgValue_430" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="430" toId="62">
</dataflow>
<dataflow id="474" from="zext_ln124" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="47" toId="62">
</dataflow>
<dataflow id="475" from="p_ZZ11llama_layerE11norm_output_15" to="llama_layer_norm_output" fromId="227" toId="63">
</dataflow>
<dataflow id="476" from="StgValue_430" to="llama_layer_norm_output" fromId="430" toId="63">
</dataflow>
<dataflow id="477" from="zext_ln124" to="llama_layer_norm_output" fromId="47" toId="63">
</dataflow>
<dataflow id="478" from="norm_output_addr" to="muxLogicRAMAddr_to_norm_output_load" fromId="48" toId="64">
</dataflow>
<dataflow id="479" from="norm_output_addr" to="norm_output_load" fromId="48" toId="65">
</dataflow>
<dataflow id="480" from="norm_output_35_addr" to="muxLogicRAMAddr_to_norm_output_35_load" fromId="49" toId="66">
</dataflow>
<dataflow id="481" from="norm_output_35_addr" to="norm_output_35_load" fromId="49" toId="67">
</dataflow>
<dataflow id="482" from="norm_output_36_addr" to="muxLogicRAMAddr_to_norm_output_36_load" fromId="50" toId="68">
</dataflow>
<dataflow id="483" from="norm_output_36_addr" to="norm_output_36_load" fromId="50" toId="69">
</dataflow>
<dataflow id="484" from="norm_output_37_addr" to="muxLogicRAMAddr_to_norm_output_37_load" fromId="51" toId="70">
</dataflow>
<dataflow id="485" from="norm_output_37_addr" to="norm_output_37_load" fromId="51" toId="71">
</dataflow>
<dataflow id="486" from="norm_output_38_addr" to="muxLogicRAMAddr_to_norm_output_38_load" fromId="52" toId="72">
</dataflow>
<dataflow id="487" from="norm_output_38_addr" to="norm_output_38_load" fromId="52" toId="73">
</dataflow>
<dataflow id="488" from="norm_output_39_addr" to="muxLogicRAMAddr_to_norm_output_39_load" fromId="53" toId="74">
</dataflow>
<dataflow id="489" from="norm_output_39_addr" to="norm_output_39_load" fromId="53" toId="75">
</dataflow>
<dataflow id="490" from="norm_output_40_addr" to="muxLogicRAMAddr_to_norm_output_40_load" fromId="54" toId="76">
</dataflow>
<dataflow id="491" from="norm_output_40_addr" to="norm_output_40_load" fromId="54" toId="77">
</dataflow>
<dataflow id="492" from="norm_output_41_addr" to="muxLogicRAMAddr_to_norm_output_41_load" fromId="55" toId="78">
</dataflow>
<dataflow id="493" from="norm_output_41_addr" to="norm_output_41_load" fromId="55" toId="79">
</dataflow>
<dataflow id="494" from="norm_output_42_addr" to="muxLogicRAMAddr_to_norm_output_42_load" fromId="56" toId="80">
</dataflow>
<dataflow id="495" from="norm_output_42_addr" to="norm_output_42_load" fromId="56" toId="81">
</dataflow>
<dataflow id="496" from="norm_output_43_addr" to="muxLogicRAMAddr_to_norm_output_43_load" fromId="57" toId="82">
</dataflow>
<dataflow id="497" from="norm_output_43_addr" to="norm_output_43_load" fromId="57" toId="83">
</dataflow>
<dataflow id="498" from="p_ZZ11llama_layerE11norm_output_10_addr" to="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load" fromId="58" toId="84">
</dataflow>
<dataflow id="499" from="p_ZZ11llama_layerE11norm_output_10_addr" to="p_ZZ11llama_layerE11norm_output_10_load" fromId="58" toId="85">
</dataflow>
<dataflow id="500" from="p_ZZ11llama_layerE11norm_output_11_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_248" fromId="59" toId="86">
</dataflow>
<dataflow id="501" from="p_ZZ11llama_layerE11norm_output_11_addr" to="llama_layer_norm_output_248" fromId="59" toId="87">
</dataflow>
<dataflow id="502" from="p_ZZ11llama_layerE11norm_output_12_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_249" fromId="60" toId="88">
</dataflow>
<dataflow id="503" from="p_ZZ11llama_layerE11norm_output_12_addr" to="llama_layer_norm_output_249" fromId="60" toId="89">
</dataflow>
<dataflow id="504" from="p_ZZ11llama_layerE11norm_output_13_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_250" fromId="61" toId="90">
</dataflow>
<dataflow id="505" from="p_ZZ11llama_layerE11norm_output_13_addr" to="llama_layer_norm_output_250" fromId="61" toId="91">
</dataflow>
<dataflow id="506" from="p_ZZ11llama_layerE11norm_output_14_addr" to="muxLogicRAMAddr_to_llama_layer_norm_output_251" fromId="62" toId="92">
</dataflow>
<dataflow id="507" from="p_ZZ11llama_layerE11norm_output_14_addr" to="llama_layer_norm_output_251" fromId="62" toId="93">
</dataflow>
<dataflow id="508" from="llama_layer_norm_output" to="muxLogicRAMAddr_to_llama_layer_norm_output_252" fromId="63" toId="94">
</dataflow>
<dataflow id="509" from="llama_layer_norm_output" to="llama_layer_norm_output_252" fromId="63" toId="95">
</dataflow>
<dataflow id="510" from="trunc_ln124" to="switch_ln126" fromId="45" toId="96">
</dataflow>
<dataflow id="512" from="StgValue_511" to="switch_ln126" fromId="511" toId="96">
</dataflow>
<dataflow id="514" from="StgValue_513" to="switch_ln126" fromId="513" toId="96">
</dataflow>
<dataflow id="516" from="StgValue_515" to="switch_ln126" fromId="515" toId="96">
</dataflow>
<dataflow id="518" from="StgValue_517" to="switch_ln126" fromId="517" toId="96">
</dataflow>
<dataflow id="520" from="StgValue_519" to="switch_ln126" fromId="519" toId="96">
</dataflow>
<dataflow id="522" from="StgValue_521" to="switch_ln126" fromId="521" toId="96">
</dataflow>
<dataflow id="524" from="StgValue_523" to="switch_ln126" fromId="523" toId="96">
</dataflow>
<dataflow id="526" from="StgValue_525" to="switch_ln126" fromId="525" toId="96">
</dataflow>
<dataflow id="528" from="StgValue_527" to="switch_ln126" fromId="527" toId="96">
</dataflow>
<dataflow id="530" from="StgValue_529" to="switch_ln126" fromId="529" toId="96">
</dataflow>
<dataflow id="532" from="StgValue_531" to="switch_ln126" fromId="531" toId="96">
</dataflow>
<dataflow id="534" from="StgValue_533" to="switch_ln126" fromId="533" toId="96">
</dataflow>
<dataflow id="536" from="StgValue_535" to="switch_ln126" fromId="535" toId="96">
</dataflow>
<dataflow id="538" from="StgValue_537" to="switch_ln126" fromId="537" toId="96">
</dataflow>
<dataflow id="540" from="StgValue_539" to="switch_ln126" fromId="539" toId="96">
</dataflow>
<dataflow id="541" from="add_ln124" to="store_ln124" fromId="42" toId="97">
</dataflow>
<dataflow id="542" from="i_5" to="store_ln124" fromId="6" toId="97">
</dataflow>
<dataflow id="543" from="norm_output_addr" to="norm_output_load" fromId="48" toId="99">
</dataflow>
<dataflow id="544" from="norm_output_35_addr" to="norm_output_35_load" fromId="49" toId="100">
</dataflow>
<dataflow id="545" from="norm_output_36_addr" to="norm_output_36_load" fromId="50" toId="101">
</dataflow>
<dataflow id="546" from="norm_output_37_addr" to="norm_output_37_load" fromId="51" toId="102">
</dataflow>
<dataflow id="547" from="norm_output_38_addr" to="norm_output_38_load" fromId="52" toId="103">
</dataflow>
<dataflow id="548" from="norm_output_39_addr" to="norm_output_39_load" fromId="53" toId="104">
</dataflow>
<dataflow id="549" from="norm_output_40_addr" to="norm_output_40_load" fromId="54" toId="105">
</dataflow>
<dataflow id="550" from="norm_output_41_addr" to="norm_output_41_load" fromId="55" toId="106">
</dataflow>
<dataflow id="551" from="norm_output_42_addr" to="norm_output_42_load" fromId="56" toId="107">
</dataflow>
<dataflow id="552" from="norm_output_43_addr" to="norm_output_43_load" fromId="57" toId="108">
</dataflow>
<dataflow id="553" from="p_ZZ11llama_layerE11norm_output_10_addr" to="p_ZZ11llama_layerE11norm_output_10_load" fromId="58" toId="109">
</dataflow>
<dataflow id="554" from="p_ZZ11llama_layerE11norm_output_11_addr" to="llama_layer_norm_output_248" fromId="59" toId="110">
</dataflow>
<dataflow id="555" from="p_ZZ11llama_layerE11norm_output_12_addr" to="llama_layer_norm_output_249" fromId="60" toId="111">
</dataflow>
<dataflow id="556" from="p_ZZ11llama_layerE11norm_output_13_addr" to="llama_layer_norm_output_250" fromId="61" toId="112">
</dataflow>
<dataflow id="557" from="p_ZZ11llama_layerE11norm_output_14_addr" to="llama_layer_norm_output_251" fromId="62" toId="113">
</dataflow>
<dataflow id="558" from="llama_layer_norm_output" to="llama_layer_norm_output_252" fromId="63" toId="114">
</dataflow>
<dataflow id="560" from="_ssdm_op_SparseMux.ap_auto.16float.float.i4" to="tmp_4" fromId="559" toId="115">
</dataflow>
<dataflow id="561" from="StgValue_511" to="tmp_4" fromId="511" toId="115">
</dataflow>
<dataflow id="562" from="norm_output_load" to="tmp_4" fromId="99" toId="115">
</dataflow>
<dataflow id="563" from="StgValue_513" to="tmp_4" fromId="513" toId="115">
</dataflow>
<dataflow id="564" from="norm_output_35_load" to="tmp_4" fromId="100" toId="115">
</dataflow>
<dataflow id="565" from="StgValue_515" to="tmp_4" fromId="515" toId="115">
</dataflow>
<dataflow id="566" from="norm_output_36_load" to="tmp_4" fromId="101" toId="115">
</dataflow>
<dataflow id="567" from="StgValue_517" to="tmp_4" fromId="517" toId="115">
</dataflow>
<dataflow id="568" from="norm_output_37_load" to="tmp_4" fromId="102" toId="115">
</dataflow>
<dataflow id="569" from="StgValue_519" to="tmp_4" fromId="519" toId="115">
</dataflow>
<dataflow id="570" from="norm_output_38_load" to="tmp_4" fromId="103" toId="115">
</dataflow>
<dataflow id="571" from="StgValue_521" to="tmp_4" fromId="521" toId="115">
</dataflow>
<dataflow id="572" from="norm_output_39_load" to="tmp_4" fromId="104" toId="115">
</dataflow>
<dataflow id="573" from="StgValue_523" to="tmp_4" fromId="523" toId="115">
</dataflow>
<dataflow id="574" from="norm_output_40_load" to="tmp_4" fromId="105" toId="115">
</dataflow>
<dataflow id="575" from="StgValue_525" to="tmp_4" fromId="525" toId="115">
</dataflow>
<dataflow id="576" from="norm_output_41_load" to="tmp_4" fromId="106" toId="115">
</dataflow>
<dataflow id="577" from="StgValue_527" to="tmp_4" fromId="527" toId="115">
</dataflow>
<dataflow id="578" from="norm_output_42_load" to="tmp_4" fromId="107" toId="115">
</dataflow>
<dataflow id="579" from="StgValue_529" to="tmp_4" fromId="529" toId="115">
</dataflow>
<dataflow id="580" from="norm_output_43_load" to="tmp_4" fromId="108" toId="115">
</dataflow>
<dataflow id="581" from="StgValue_531" to="tmp_4" fromId="531" toId="115">
</dataflow>
<dataflow id="582" from="p_ZZ11llama_layerE11norm_output_10_load" to="tmp_4" fromId="109" toId="115">
</dataflow>
<dataflow id="583" from="StgValue_533" to="tmp_4" fromId="533" toId="115">
</dataflow>
<dataflow id="584" from="llama_layer_norm_output_248" to="tmp_4" fromId="110" toId="115">
</dataflow>
<dataflow id="585" from="StgValue_535" to="tmp_4" fromId="535" toId="115">
</dataflow>
<dataflow id="586" from="llama_layer_norm_output_249" to="tmp_4" fromId="111" toId="115">
</dataflow>
<dataflow id="587" from="StgValue_537" to="tmp_4" fromId="537" toId="115">
</dataflow>
<dataflow id="588" from="llama_layer_norm_output_250" to="tmp_4" fromId="112" toId="115">
</dataflow>
<dataflow id="589" from="StgValue_539" to="tmp_4" fromId="539" toId="115">
</dataflow>
<dataflow id="590" from="llama_layer_norm_output_251" to="tmp_4" fromId="113" toId="115">
</dataflow>
<dataflow id="592" from="StgValue_591" to="tmp_4" fromId="591" toId="115">
</dataflow>
<dataflow id="593" from="llama_layer_norm_output_252" to="tmp_4" fromId="114" toId="115">
</dataflow>
<dataflow id="595" from="StgValue_594" to="tmp_4" fromId="594" toId="115">
</dataflow>
<dataflow id="596" from="trunc_ln124" to="tmp_4" fromId="45" toId="115">
</dataflow>
<dataflow id="598" from="_ssdm_op_SpecPipeline" to="specpipeline_ln125" fromId="597" toId="116">
</dataflow>
<dataflow id="599" from="StgValue_243" to="specpipeline_ln125" fromId="243" toId="116">
</dataflow>
<dataflow id="601" from="StgValue_600" to="specpipeline_ln125" fromId="600" toId="116">
</dataflow>
<dataflow id="602" from="StgValue_600" to="specpipeline_ln125" fromId="600" toId="116">
</dataflow>
<dataflow id="603" from="StgValue_600" to="specpipeline_ln125" fromId="600" toId="116">
</dataflow>
<dataflow id="605" from="empty_107" to="specpipeline_ln125" fromId="604" toId="116">
</dataflow>
<dataflow id="607" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln124" fromId="606" toId="117">
</dataflow>
<dataflow id="609" from="StgValue_608" to="speclooptripcount_ln124" fromId="608" toId="117">
</dataflow>
<dataflow id="610" from="StgValue_608" to="speclooptripcount_ln124" fromId="608" toId="117">
</dataflow>
<dataflow id="611" from="StgValue_608" to="speclooptripcount_ln124" fromId="608" toId="117">
</dataflow>
<dataflow id="613" from="_ssdm_op_SpecLoopName" to="specloopname_ln124" fromId="612" toId="118">
</dataflow>
<dataflow id="615" from="empty_73" to="specloopname_ln124" fromId="614" toId="118">
</dataflow>
<dataflow id="616" from="current_token" to="current_token_addr" fromId="211" toId="119">
</dataflow>
<dataflow id="617" from="StgValue_430" to="current_token_addr" fromId="430" toId="119">
</dataflow>
<dataflow id="618" from="zext_ln124" to="current_token_addr" fromId="47" toId="119">
</dataflow>
<dataflow id="619" from="current_token_19" to="current_token_19_addr" fromId="228" toId="120">
</dataflow>
<dataflow id="620" from="StgValue_430" to="current_token_19_addr" fromId="430" toId="120">
</dataflow>
<dataflow id="621" from="zext_ln124" to="current_token_19_addr" fromId="47" toId="120">
</dataflow>
<dataflow id="622" from="current_token_20" to="current_token_20_addr" fromId="229" toId="121">
</dataflow>
<dataflow id="623" from="StgValue_430" to="current_token_20_addr" fromId="430" toId="121">
</dataflow>
<dataflow id="624" from="zext_ln124" to="current_token_20_addr" fromId="47" toId="121">
</dataflow>
<dataflow id="625" from="current_token_21" to="current_token_21_addr" fromId="230" toId="122">
</dataflow>
<dataflow id="626" from="StgValue_430" to="current_token_21_addr" fromId="430" toId="122">
</dataflow>
<dataflow id="627" from="zext_ln124" to="current_token_21_addr" fromId="47" toId="122">
</dataflow>
<dataflow id="628" from="current_token_22" to="current_token_22_addr" fromId="231" toId="123">
</dataflow>
<dataflow id="629" from="StgValue_430" to="current_token_22_addr" fromId="430" toId="123">
</dataflow>
<dataflow id="630" from="zext_ln124" to="current_token_22_addr" fromId="47" toId="123">
</dataflow>
<dataflow id="631" from="current_token_23" to="current_token_23_addr" fromId="232" toId="124">
</dataflow>
<dataflow id="632" from="StgValue_430" to="current_token_23_addr" fromId="430" toId="124">
</dataflow>
<dataflow id="633" from="zext_ln124" to="current_token_23_addr" fromId="47" toId="124">
</dataflow>
<dataflow id="634" from="current_token_24" to="current_token_24_addr" fromId="233" toId="125">
</dataflow>
<dataflow id="635" from="StgValue_430" to="current_token_24_addr" fromId="430" toId="125">
</dataflow>
<dataflow id="636" from="zext_ln124" to="current_token_24_addr" fromId="47" toId="125">
</dataflow>
<dataflow id="637" from="current_token_25" to="current_token_25_addr" fromId="234" toId="126">
</dataflow>
<dataflow id="638" from="StgValue_430" to="current_token_25_addr" fromId="430" toId="126">
</dataflow>
<dataflow id="639" from="zext_ln124" to="current_token_25_addr" fromId="47" toId="126">
</dataflow>
<dataflow id="640" from="current_token_26" to="current_token_26_addr" fromId="235" toId="127">
</dataflow>
<dataflow id="641" from="StgValue_430" to="current_token_26_addr" fromId="430" toId="127">
</dataflow>
<dataflow id="642" from="zext_ln124" to="current_token_26_addr" fromId="47" toId="127">
</dataflow>
<dataflow id="643" from="current_token_27" to="current_token_27_addr" fromId="236" toId="128">
</dataflow>
<dataflow id="644" from="StgValue_430" to="current_token_27_addr" fromId="430" toId="128">
</dataflow>
<dataflow id="645" from="zext_ln124" to="current_token_27_addr" fromId="47" toId="128">
</dataflow>
<dataflow id="646" from="p_ZZ11llama_layerE13current_token_10" to="p_ZZ11llama_layerE13current_token_10_addr" fromId="237" toId="129">
</dataflow>
<dataflow id="647" from="StgValue_430" to="p_ZZ11llama_layerE13current_token_10_addr" fromId="430" toId="129">
</dataflow>
<dataflow id="648" from="zext_ln124" to="p_ZZ11llama_layerE13current_token_10_addr" fromId="47" toId="129">
</dataflow>
<dataflow id="649" from="p_ZZ11llama_layerE13current_token_11" to="p_ZZ11llama_layerE13current_token_11_addr" fromId="238" toId="130">
</dataflow>
<dataflow id="650" from="StgValue_430" to="p_ZZ11llama_layerE13current_token_11_addr" fromId="430" toId="130">
</dataflow>
<dataflow id="651" from="zext_ln124" to="p_ZZ11llama_layerE13current_token_11_addr" fromId="47" toId="130">
</dataflow>
<dataflow id="652" from="p_ZZ11llama_layerE13current_token_12" to="p_ZZ11llama_layerE13current_token_12_addr" fromId="239" toId="131">
</dataflow>
<dataflow id="653" from="StgValue_430" to="p_ZZ11llama_layerE13current_token_12_addr" fromId="430" toId="131">
</dataflow>
<dataflow id="654" from="zext_ln124" to="p_ZZ11llama_layerE13current_token_12_addr" fromId="47" toId="131">
</dataflow>
<dataflow id="655" from="p_ZZ11llama_layerE13current_token_13" to="p_ZZ11llama_layerE13current_token_13_addr" fromId="240" toId="132">
</dataflow>
<dataflow id="656" from="StgValue_430" to="p_ZZ11llama_layerE13current_token_13_addr" fromId="430" toId="132">
</dataflow>
<dataflow id="657" from="zext_ln124" to="p_ZZ11llama_layerE13current_token_13_addr" fromId="47" toId="132">
</dataflow>
<dataflow id="658" from="p_ZZ11llama_layerE13current_token_14" to="p_ZZ11llama_layerE13current_token_14_addr" fromId="241" toId="133">
</dataflow>
<dataflow id="659" from="StgValue_430" to="p_ZZ11llama_layerE13current_token_14_addr" fromId="430" toId="133">
</dataflow>
<dataflow id="660" from="zext_ln124" to="p_ZZ11llama_layerE13current_token_14_addr" fromId="47" toId="133">
</dataflow>
<dataflow id="661" from="p_ZZ11llama_layerE13current_token_15" to="llama_layer_current_token" fromId="242" toId="134">
</dataflow>
<dataflow id="662" from="StgValue_430" to="llama_layer_current_token" fromId="430" toId="134">
</dataflow>
<dataflow id="663" from="zext_ln124" to="llama_layer_current_token" fromId="47" toId="134">
</dataflow>
<dataflow id="664" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="135">
</dataflow>
<dataflow id="665" from="p_ZZ11llama_layerE13current_token_14_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="133" toId="136">
</dataflow>
<dataflow id="666" from="tmp_4" to="store_ln126" fromId="115" toId="137">
</dataflow>
<dataflow id="667" from="p_ZZ11llama_layerE13current_token_14_addr" to="store_ln126" fromId="133" toId="137">
</dataflow>
<dataflow id="668" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="139">
</dataflow>
<dataflow id="669" from="p_ZZ11llama_layerE13current_token_13_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="132" toId="140">
</dataflow>
<dataflow id="670" from="tmp_4" to="store_ln126" fromId="115" toId="141">
</dataflow>
<dataflow id="671" from="p_ZZ11llama_layerE13current_token_13_addr" to="store_ln126" fromId="132" toId="141">
</dataflow>
<dataflow id="672" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="143">
</dataflow>
<dataflow id="673" from="p_ZZ11llama_layerE13current_token_12_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="131" toId="144">
</dataflow>
<dataflow id="674" from="tmp_4" to="store_ln126" fromId="115" toId="145">
</dataflow>
<dataflow id="675" from="p_ZZ11llama_layerE13current_token_12_addr" to="store_ln126" fromId="131" toId="145">
</dataflow>
<dataflow id="676" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="147">
</dataflow>
<dataflow id="677" from="p_ZZ11llama_layerE13current_token_11_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="130" toId="148">
</dataflow>
<dataflow id="678" from="tmp_4" to="store_ln126" fromId="115" toId="149">
</dataflow>
<dataflow id="679" from="p_ZZ11llama_layerE13current_token_11_addr" to="store_ln126" fromId="130" toId="149">
</dataflow>
<dataflow id="680" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="151">
</dataflow>
<dataflow id="681" from="p_ZZ11llama_layerE13current_token_10_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="129" toId="152">
</dataflow>
<dataflow id="682" from="tmp_4" to="store_ln126" fromId="115" toId="153">
</dataflow>
<dataflow id="683" from="p_ZZ11llama_layerE13current_token_10_addr" to="store_ln126" fromId="129" toId="153">
</dataflow>
<dataflow id="684" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="155">
</dataflow>
<dataflow id="685" from="current_token_27_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="128" toId="156">
</dataflow>
<dataflow id="686" from="tmp_4" to="store_ln126" fromId="115" toId="157">
</dataflow>
<dataflow id="687" from="current_token_27_addr" to="store_ln126" fromId="128" toId="157">
</dataflow>
<dataflow id="688" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="159">
</dataflow>
<dataflow id="689" from="current_token_26_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="127" toId="160">
</dataflow>
<dataflow id="690" from="tmp_4" to="store_ln126" fromId="115" toId="161">
</dataflow>
<dataflow id="691" from="current_token_26_addr" to="store_ln126" fromId="127" toId="161">
</dataflow>
<dataflow id="692" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="163">
</dataflow>
<dataflow id="693" from="current_token_25_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="126" toId="164">
</dataflow>
<dataflow id="694" from="tmp_4" to="store_ln126" fromId="115" toId="165">
</dataflow>
<dataflow id="695" from="current_token_25_addr" to="store_ln126" fromId="126" toId="165">
</dataflow>
<dataflow id="696" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="167">
</dataflow>
<dataflow id="697" from="current_token_24_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="125" toId="168">
</dataflow>
<dataflow id="698" from="tmp_4" to="store_ln126" fromId="115" toId="169">
</dataflow>
<dataflow id="699" from="current_token_24_addr" to="store_ln126" fromId="125" toId="169">
</dataflow>
<dataflow id="700" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="171">
</dataflow>
<dataflow id="701" from="current_token_23_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="124" toId="172">
</dataflow>
<dataflow id="702" from="tmp_4" to="store_ln126" fromId="115" toId="173">
</dataflow>
<dataflow id="703" from="current_token_23_addr" to="store_ln126" fromId="124" toId="173">
</dataflow>
<dataflow id="704" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="175">
</dataflow>
<dataflow id="705" from="current_token_22_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="123" toId="176">
</dataflow>
<dataflow id="706" from="tmp_4" to="store_ln126" fromId="115" toId="177">
</dataflow>
<dataflow id="707" from="current_token_22_addr" to="store_ln126" fromId="123" toId="177">
</dataflow>
<dataflow id="708" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="179">
</dataflow>
<dataflow id="709" from="current_token_21_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="122" toId="180">
</dataflow>
<dataflow id="710" from="tmp_4" to="store_ln126" fromId="115" toId="181">
</dataflow>
<dataflow id="711" from="current_token_21_addr" to="store_ln126" fromId="122" toId="181">
</dataflow>
<dataflow id="712" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="183">
</dataflow>
<dataflow id="713" from="current_token_20_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="121" toId="184">
</dataflow>
<dataflow id="714" from="tmp_4" to="store_ln126" fromId="115" toId="185">
</dataflow>
<dataflow id="715" from="current_token_20_addr" to="store_ln126" fromId="121" toId="185">
</dataflow>
<dataflow id="716" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="187">
</dataflow>
<dataflow id="717" from="current_token_19_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="120" toId="188">
</dataflow>
<dataflow id="718" from="tmp_4" to="store_ln126" fromId="115" toId="189">
</dataflow>
<dataflow id="719" from="current_token_19_addr" to="store_ln126" fromId="120" toId="189">
</dataflow>
<dataflow id="720" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="191">
</dataflow>
<dataflow id="721" from="current_token_addr" to="muxLogicRAMAddr_to_store_ln126" fromId="119" toId="192">
</dataflow>
<dataflow id="722" from="tmp_4" to="store_ln126" fromId="115" toId="193">
</dataflow>
<dataflow id="723" from="current_token_addr" to="store_ln126" fromId="119" toId="193">
</dataflow>
<dataflow id="724" from="tmp_4" to="muxLogicRAMData_to_store_ln126" fromId="115" toId="195">
</dataflow>
<dataflow id="725" from="llama_layer_current_token" to="muxLogicRAMAddr_to_store_ln126" fromId="134" toId="196">
</dataflow>
<dataflow id="726" from="tmp_4" to="store_ln126" fromId="115" toId="197">
</dataflow>
<dataflow id="727" from="llama_layer_current_token" to="store_ln126" fromId="134" toId="197">
</dataflow>
<dataflow id="728" from="icmp_ln124" to="StgValue_2" fromId="43" toId="2">
</dataflow>
<dataflow id="729" from="trunc_ln124" to="StgValue_4" fromId="45" toId="4">
</dataflow>
<dataflow id="730" from="icmp_ln124" to="StgValue_3" fromId="43" toId="3">
</dataflow>
</dataflows>


</stg>
