// Seed: 1112764968
module module_0 (
    output logic id_0,
    input logic id_1,
    output reg id_2,
    input wand id_3,
    output id_4,
    input supply1 id_5,
    output id_6
);
  assign id_0 = id_1;
  always id_2 <= id_5.id_3[1];
endmodule
`timescale 1 ps / 1 ps
