Analysis & Synthesis report for logic_analyzer
Sat Jan 25 03:57:44 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |logic_analyzer_top|debounce:debounce_unit|state_reg
 10. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg
 11. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg
 12. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg
 13. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg
 14. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg
 15. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg
 16. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg
 17. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg
 18. State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated
 26. Source assignments for logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated
 27. Parameter Settings for User Entity Instance: logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram
 28. Parameter Settings for Inferred Entity Instance: logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0
 29. Parameter Settings for Inferred Entity Instance: logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "debounce:debounce_unit"
 32. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3"
 33. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2"
 34. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1"
 35. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0"
 36. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3"
 37. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2"
 38. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1"
 39. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0"
 40. Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 25 03:57:44 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; logic_analyzer                                  ;
; Top-level Entity Name              ; logic_analyzer_top                              ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 917                                             ;
;     Total combinational functions  ; 876                                             ;
;     Dedicated logic registers      ; 488                                             ;
; Total registers                    ; 488                                             ;
; Total pins                         ; 30                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 20,480                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; logic_analyzer_top ; logic_analyzer     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; sampler.vhd                      ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/sampler.vhd                   ;         ;
; logic_analyzer_top.vhd           ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/logic_analyzer_top.vhd        ;         ;
; altera_dual_port_ram_sync.vhd    ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/altera_dual_port_ram_sync.vhd ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/debounce.vhd                  ;         ;
; font_rom.vhd                     ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/font_rom.vhd                  ;         ;
; logic_analyzer.vhd               ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/logic_analyzer.vhd            ;         ;
; vga_sync.vhd                     ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/vga_sync.vhd                  ;         ;
; output_files/char_rom.vhd        ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/output_files/char_rom.vhd     ;         ;
; freq_counter.vhd                 ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/freq_counter.vhd              ;         ;
; bin2bcd.vhd                      ; yes             ; User VHDL File               ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/bin2bcd.vhd                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_ell1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/db/altsyncram_ell1.tdf        ;         ;
; db/altsyncram_od11.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/John/Documents/myFpgaProjects/logic_analyzer/db/altsyncram_od11.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 917      ;
;                                             ;          ;
; Total combinational functions               ; 876      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 456      ;
;     -- 3 input functions                    ; 167      ;
;     -- <=2 input functions                  ; 253      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 700      ;
;     -- arithmetic mode                      ; 176      ;
;                                             ;          ;
; Total registers                             ; 488      ;
;     -- Dedicated logic registers            ; 488      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 30       ;
; Total memory bits                           ; 20480    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 498      ;
; Total fan-out                               ; 4933     ;
; Average fan-out                             ; 3.51     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |logic_analyzer_top                          ; 876 (1)           ; 488 (3)      ; 20480       ; 0            ; 0       ; 0         ; 30   ; 0            ; |logic_analyzer_top                                                                                                                            ; work         ;
;    |debounce:debounce_unit|                  ; 65 (65)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|debounce:debounce_unit                                                                                                     ; work         ;
;    |logic_analyzer:logic_analyzer_unit|      ; 765 (272)         ; 437 (6)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit                                                                                         ; work         ;
;       |altera_dual_port_ram_sync:video_ram|  ; 9 (9)             ; 24 (24)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram                                                     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0                                ; work         ;
;             |altsyncram_ell1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated ; work         ;
;       |bin2bcd:bin2bcd_unit0|                ; 58 (58)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0                                                                   ; work         ;
;       |bin2bcd:bin2bcd_unit1|                ; 58 (58)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1                                                                   ; work         ;
;       |bin2bcd:bin2bcd_unit2|                ; 58 (58)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2                                                                   ; work         ;
;       |bin2bcd:bin2bcd_unit3|                ; 58 (58)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3                                                                   ; work         ;
;       |char_rom:char_unit|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom:char_unit                                                                      ; work         ;
;          |altsyncram:Mux7_rtl_0|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0                                                ; work         ;
;             |altsyncram_od11:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated                 ; work         ;
;       |font_rom:font_unit|                   ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|font_rom:font_unit                                                                      ; work         ;
;       |freq_counter:freq_counter_unit0|      ; 57 (57)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0                                                         ; work         ;
;       |freq_counter:freq_counter_unit1|      ; 27 (27)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1                                                         ; work         ;
;       |freq_counter:freq_counter_unit2|      ; 27 (27)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2                                                         ; work         ;
;       |freq_counter:freq_counter_unit3|      ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3                                                         ; work         ;
;       |sampler:sampling_unit|                ; 102 (102)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit                                                                   ; work         ;
;    |vga_sync:vga_sync_unit|                  ; 45 (45)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logic_analyzer_top|vga_sync:vga_sync_unit                                                                                                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 2            ; 2048         ; 2            ; 4096  ; None                                       ;
; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM            ; 2048         ; 8            ; --           ; --           ; 16384 ; logic_analyzer.logic_analyzer_top0.rtl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|debounce:debounce_unit|state_reg                 ;
+-----------------+-----------------+---------------+-----------------+----------------+
; Name            ; state_reg.wait1 ; state_reg.one ; state_reg.wait0 ; state_reg.zero ;
+-----------------+-----------------+---------------+-----------------+----------------+
; state_reg.zero  ; 0               ; 0             ; 0               ; 0              ;
; state_reg.wait0 ; 0               ; 0             ; 1               ; 1              ;
; state_reg.one   ; 0               ; 1             ; 0               ; 1              ;
; state_reg.wait1 ; 1               ; 0             ; 0               ; 1              ;
+-----------------+-----------------+---------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg ;
+----------------+----------------+--------------+-------------------------------------------------------+
; Name           ; state_reg.done ; state_reg.op ; state_reg.idle                                        ;
+----------------+----------------+--------------+-------------------------------------------------------+
; state_reg.idle ; 0              ; 0            ; 0                                                     ;
; state_reg.op   ; 0              ; 1            ; 1                                                     ;
; state_reg.done ; 1              ; 0            ; 1                                                     ;
+----------------+----------------+--------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg ;
+----------------+----------------+--------------+-------------------------------------------------------+
; Name           ; state_reg.done ; state_reg.op ; state_reg.idle                                        ;
+----------------+----------------+--------------+-------------------------------------------------------+
; state_reg.idle ; 0              ; 0            ; 0                                                     ;
; state_reg.op   ; 0              ; 1            ; 1                                                     ;
; state_reg.done ; 1              ; 0            ; 1                                                     ;
+----------------+----------------+--------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg ;
+----------------+----------------+--------------+-------------------------------------------------------+
; Name           ; state_reg.done ; state_reg.op ; state_reg.idle                                        ;
+----------------+----------------+--------------+-------------------------------------------------------+
; state_reg.idle ; 0              ; 0            ; 0                                                     ;
; state_reg.op   ; 0              ; 1            ; 1                                                     ;
; state_reg.done ; 1              ; 0            ; 1                                                     ;
+----------------+----------------+--------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg ;
+----------------+----------------+--------------+-------------------------------------------------------+
; Name           ; state_reg.done ; state_reg.op ; state_reg.idle                                        ;
+----------------+----------------+--------------+-------------------------------------------------------+
; state_reg.idle ; 0              ; 0            ; 0                                                     ;
; state_reg.op   ; 0              ; 1            ; 1                                                     ;
; state_reg.done ; 1              ; 0            ; 1                                                     ;
+----------------+----------------+--------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; Name            ; state_reg.done ; state_reg.count ; state_reg.waite ; state_reg.idle                            ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; state_reg.idle  ; 0              ; 0               ; 0               ; 0                                         ;
; state_reg.waite ; 0              ; 0               ; 1               ; 1                                         ;
; state_reg.count ; 0              ; 1               ; 0               ; 1                                         ;
; state_reg.done  ; 1              ; 0               ; 0               ; 1                                         ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; Name            ; state_reg.done ; state_reg.count ; state_reg.waite ; state_reg.idle                            ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; state_reg.idle  ; 0              ; 0               ; 0               ; 0                                         ;
; state_reg.waite ; 0              ; 0               ; 1               ; 1                                         ;
; state_reg.count ; 0              ; 1               ; 0               ; 1                                         ;
; state_reg.done  ; 1              ; 0               ; 0               ; 1                                         ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; Name            ; state_reg.done ; state_reg.count ; state_reg.waite ; state_reg.idle                            ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; state_reg.idle  ; 0              ; 0               ; 0               ; 0                                         ;
; state_reg.waite ; 0              ; 0               ; 1               ; 1                                         ;
; state_reg.count ; 0              ; 1               ; 0               ; 1                                         ;
; state_reg.done  ; 1              ; 0               ; 0               ; 1                                         ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; Name            ; state_reg.done ; state_reg.count ; state_reg.waite ; state_reg.idle                            ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+
; state_reg.idle  ; 0              ; 0               ; 0               ; 0                                         ;
; state_reg.waite ; 0              ; 0               ; 1               ; 1                                         ;
; state_reg.count ; 0              ; 1               ; 0               ; 1                                         ;
; state_reg.done  ; 1              ; 0               ; 0               ; 1                                         ;
+-----------------+----------------+-----------------+-----------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg                                                                                                    ;
+--------------------+--------------------+--------------------+--------------------+--------------------+---------------+---------------+---------------+---------------+-----------------+----------------+
; Name               ; state_reg.wr4_wait ; state_reg.wr3_wait ; state_reg.wr2_wait ; state_reg.wr1_wait ; state_reg.wr4 ; state_reg.wr3 ; state_reg.wr2 ; state_reg.wr1 ; state_reg.start ; state_reg.idle ;
+--------------------+--------------------+--------------------+--------------------+--------------------+---------------+---------------+---------------+---------------+-----------------+----------------+
; state_reg.idle     ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0               ; 0              ;
; state_reg.start    ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 1               ; 1              ;
; state_reg.wr1      ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 1             ; 0               ; 1              ;
; state_reg.wr2      ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 1             ; 0             ; 0               ; 1              ;
; state_reg.wr3      ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 1             ; 0             ; 0             ; 0               ; 1              ;
; state_reg.wr4      ; 0                  ; 0                  ; 0                  ; 0                  ; 1             ; 0             ; 0             ; 0             ; 0               ; 1              ;
; state_reg.wr1_wait ; 0                  ; 0                  ; 0                  ; 1                  ; 0             ; 0             ; 0             ; 0             ; 0               ; 1              ;
; state_reg.wr2_wait ; 0                  ; 0                  ; 1                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0               ; 1              ;
; state_reg.wr3_wait ; 0                  ; 1                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0               ; 1              ;
; state_reg.wr4_wait ; 1                  ; 0                  ; 0                  ; 0                  ; 0             ; 0             ; 0             ; 0             ; 0               ; 1              ;
+--------------------+--------------------+--------------------+--------------------+--------------------+---------------+---------------+---------------+---------------+-----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                                                        ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|we_reg                             ; Stuck at VCC due to stuck port data_in                                                    ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|data_reg[1,2]                         ; Merged with logic_analyzer:logic_analyzer_unit|font_rom:font_unit|data_reg[0]             ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|data_reg[4]                           ; Merged with logic_analyzer:logic_analyzer_unit|font_rom:font_unit|data_reg[3]             ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|data_reg[6,7]                         ; Merged with logic_analyzer:logic_analyzer_unit|font_rom:font_unit|data_reg[5]             ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg2               ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2 ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg2               ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2 ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg2               ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2 ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[25]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[25]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[25]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[25]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[25]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[25]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[24]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[24]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[24]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[24]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[24]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[24]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[23]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[23]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[23]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[23]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[23]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[23]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[22]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[22]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[22]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[22]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[22]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[22]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[21]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[21]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[21]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[21]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[21]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[21]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[20]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[20]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[20]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[20]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[20]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[20]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[19]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[19]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[19]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[19]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[19]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[19]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[18]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[18]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[18]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[18]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[18]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[18]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[17]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[17]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[17]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[17]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[17]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[17]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[16]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[16]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[16]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[16]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[16]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[16]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[15]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[15]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[15]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[15]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[15]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[15]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[14]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[14]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[14]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[14]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[14]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[14]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[13]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[13]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[13]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[13]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[13]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[13]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[12]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[12]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[12]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[12]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[12]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[12]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[11]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[11]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[11]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[11]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[11]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[11]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[10]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[10]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[10]                ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]  ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[9]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[9]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[9]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[9]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[9]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[9]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[8]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[8]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[8]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[8]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[8]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[8]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[7]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[7]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[7]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[7]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[7]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[7]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[6]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[6]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[6]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[6]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[6]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[6]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[5]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[5]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[5]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[5]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[5]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[5]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[4]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[4]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[4]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[4]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[4]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[4]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[3]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[3]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[3]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[3]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[3]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[3]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[2]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[2]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[2]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[2]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[2]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[2]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[1]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[1]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[1]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[1]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[1]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[1]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|n_reg[0]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[0]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|n_reg[0]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[0]   ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|n_reg[0]                 ; Merged with logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[0]   ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_y_reg[0]                       ; Stuck at GND due to stuck port data_in                                                    ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[15] ; Stuck at GND due to stuck port data_in                                                    ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.done                     ; Stuck at GND due to stuck port data_in                                                    ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.done                     ; Stuck at GND due to stuck port data_in                                                    ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.done                     ; Stuck at GND due to stuck port data_in                                                    ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.done                     ; Stuck at GND due to stuck port data_in                                                    ;
; Total Number of Removed Registers = 93                                                      ;                                                                                           ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                     ;
+-----------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+-----------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_y_reg[0] ; Stuck at GND              ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[15] ;
;                                                                       ; due to stuck port data_in ;                                                                                             ;
+-----------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 488   ;
; Number of registers using Synchronous Clear  ; 233   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 379   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 351   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register Name                                                                               ; RAM Name                                                                         ;
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[0]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[1]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[2]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[3]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[4]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[5]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[6]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[7]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[8]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[9]  ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[10] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[11] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[12] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[13] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[14] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[15] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[16] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[17] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[18] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[19] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[20] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[21] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[22] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[23] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[24] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ;
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                       ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                     ; Type ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|addr_b_reg[0..10] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ; RAM  ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|addr_a_reg[0..10] ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0 ; RAM  ;
; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|data_reg[0..7]                     ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|Mux7_rtl_0                 ; ROM  ;
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[8]           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[15]          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[15]          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[6]           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[8]   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[13]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[15]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[10]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[2]       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[2]       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[2]       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[5]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|screen_data_reg[1]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_y_reg[3]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_reg[1]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[0]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[1]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[0]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[0]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[0]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[2]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[3]          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[5]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_next ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_next ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_next ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_next ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector31           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector34           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector32           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector33           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector1            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector1  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector1  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector1  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|Selector0  ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom_addr[3]                           ;
; 8:1                ; 21 bits   ; 105 LEs       ; 42 LEs               ; 63 LEs                 ; No         ; |logic_analyzer_top|debounce:debounce_unit|Selector11                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |logic_analyzer_top|debounce:debounce_unit|Selector3                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |logic_analyzer_top|debounce:debounce_unit|Selector2                                              ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom_addr[9]                           ;
; 296:1              ; 2 bits    ; 394 LEs       ; 128 LEs              ; 266 LEs                ; No         ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom_addr[6]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; addr_width     ; 11    ; Signed Integer                                                                             ;
; data_width     ; 2     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                          ;
; WIDTH_A                            ; 2                    ; Untyped                                                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 2                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ell1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                       ;
+------------------------------------+--------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                    ;
; WIDTH_A                            ; 8                                          ; Untyped                                    ;
; WIDTHAD_A                          ; 11                                         ; Untyped                                    ;
; NUMWORDS_A                         ; 2048                                       ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                    ;
; WIDTH_B                            ; 1                                          ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                    ;
; INIT_FILE                          ; logic_analyzer.logic_analyzer_top0.rtl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_od11                            ; Untyped                                    ;
+------------------------------------+--------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 2                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 2                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_unit"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; db_level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcd6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcd6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcd6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcd6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dout_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 25 03:57:34 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logic_analyzer -c logic_analyzer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sampler.vhd
    Info (12022): Found design unit 1: sampler-arch
    Info (12023): Found entity 1: sampler
Info (12021): Found 2 design units, including 1 entities, in source file logic_analyzer_top.vhd
    Info (12022): Found design unit 1: logic_analyzer_top-arch
    Info (12023): Found entity 1: logic_analyzer_top
Info (12021): Found 2 design units, including 1 entities, in source file altera_dual_port_ram_sync.vhd
    Info (12022): Found design unit 1: altera_dual_port_ram_sync-beh_arch
    Info (12023): Found entity 1: altera_dual_port_ram_sync
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-fsmd_arch
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file font_rom.vhd
    Info (12022): Found design unit 1: font_rom-arch
    Info (12023): Found entity 1: font_rom
Info (12021): Found 2 design units, including 1 entities, in source file logic_analyzer.vhd
    Info (12022): Found design unit 1: logic_analyzer-arch
    Info (12023): Found entity 1: logic_analyzer
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-arch
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file output_files/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-arch
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file freq_counter.vhd
    Info (12022): Found design unit 1: freq_counter-arch
    Info (12023): Found entity 1: freq_counter
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd.vhd
    Info (12022): Found design unit 1: bin2bcd-arch
    Info (12023): Found entity 1: bin2bcd
Info (12127): Elaborating entity "logic_analyzer_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:vga_sync_unit"
Info (12128): Elaborating entity "logic_analyzer" for hierarchy "logic_analyzer:logic_analyzer_unit"
Warning (10036): Verilog HDL or VHDL warning at logic_analyzer.vhd(60): object "pix_y2_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at logic_analyzer.vhd(62): object "font_rev_rgb" assigned a value but never read
Info (12128): Elaborating entity "sampler" for hierarchy "logic_analyzer:logic_analyzer_unit|sampler:sampling_unit"
Info (12128): Elaborating entity "font_rom" for hierarchy "logic_analyzer:logic_analyzer_unit|font_rom:font_unit"
Info (12128): Elaborating entity "char_rom" for hierarchy "logic_analyzer:logic_analyzer_unit|char_rom:char_unit"
Info (12128): Elaborating entity "altera_dual_port_ram_sync" for hierarchy "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram"
Info (12128): Elaborating entity "freq_counter" for hierarchy "logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0"
Info (12128): Elaborating entity "bin2bcd" for hierarchy "logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_unit"
Warning (276020): Inferred RAM node "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "logic_analyzer:logic_analyzer_unit|char_rom:char_unit|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to logic_analyzer.logic_analyzer_top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ell1.tdf
    Info (12023): Found entity 1: altsyncram_ell1
Info (12130): Elaborated megafunction instantiation "logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "logic_analyzer.logic_analyzer_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od11.tdf
    Info (12023): Found entity 1: altsyncram_od11
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1001 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 961 logic cells
    Info (21064): Implemented 10 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4658 megabytes
    Info: Processing ended: Sat Jan 25 03:57:44 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


