{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701702318041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701702318041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:05:17 2023 " "Processing started: Mon Dec 04 10:05:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701702318041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701702318041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701702318041 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701702318189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-rtl " "Found design unit 1: nBit_reg-rtl" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318382 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_flipflop-rtl " "Found design unit 1: jk_flipflop-rtl" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318384 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-rtl " "Found design unit 1: d_flipflop-rtl" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/d_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318385 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uartproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uartProject " "Found entity 1: uartProject" {  } { { "uartProject.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fsm-rtl " "Found design unit 1: uart_fsm-rtl" {  } { { "uart_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318386 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_fsm " "Found entity 1: uart_fsm" {  } { { "uart_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318387 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_piso_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_piso_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_PISO_reg-rtl " "Found design unit 1: nBit_PISO_reg-rtl" {  } { { "nBit_PISO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PISO_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318388 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_PISO_reg " "Found entity 1: nBit_PISO_reg" {  } { { "nBit_PISO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PISO_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_pipo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_pipo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_PIPO_reg-rtl " "Found design unit 1: nBit_PIPO_reg-rtl" {  } { { "nBit_PIPO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PIPO_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318389 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_PIPO_reg " "Found entity 1: nBit_PIPO_reg" {  } { { "nBit_PIPO_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_PIPO_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_8bit is.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_8bit is.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_8Bit-rtl " "Found design unit 1: parity_8Bit-rtl" {  } { { "parity_8Bit is.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/parity_8Bit is.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318390 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_8Bit " "Found entity 1: parity_8Bit" {  } { { "parity_8Bit is.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/parity_8Bit is.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318391 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-rtl " "Found design unit 1: t_flipflop-rtl" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/t_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318392 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/t_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller_tx_message_compiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_controller_tx_message_compiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_controller_tx_message_compiler-rtl " "Found design unit 1: traffic_light_controller_tx_message_compiler-rtl" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_tx_message_compiler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318393 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller_tx_message_compiler " "Found entity 1: traffic_light_controller_tx_message_compiler" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_tx_message_compiler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux4-rtl " "Found design unit 1: nBit_mux4-rtl" {  } { { "nBit_mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318394 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux4 " "Found entity 1: nBit_mux4" {  } { { "nBit_mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-rtl " "Found design unit 1: nBit_mux2-rtl" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318395 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_controller_fsm-rtl " "Found design unit 1: traffic_light_controller_fsm-rtl" {  } { { "traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318396 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller_fsm " "Found entity 1: traffic_light_controller_fsm" {  } { { "traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_up_ripple_counter_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_up_ripple_counter_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_up_ripple_counter_sync_clear-rtl " "Found design unit 1: nBit_up_ripple_counter_sync_clear-rtl" {  } { { "nBit_up_ripple_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_up_ripple_counter_sync_clear.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318397 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_up_ripple_counter_sync_clear " "Found entity 1: nBit_up_ripple_counter_sync_clear" {  } { { "nBit_up_ripple_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_up_ripple_counter_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_latch-rtl " "Found design unit 1: sr_latch-rtl" {  } { { "sr_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/sr_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318397 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/sr_latch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generaltest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generaltest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generalTest " "Found entity 1: generalTest" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/generalTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_traffic_light_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplified_traffic_light_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simplified_traffic_light_controller_fsm-rtl " "Found design unit 1: simplified_traffic_light_controller_fsm-rtl" {  } { { "simplified_traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/simplified_traffic_light_controller_fsm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318399 ""} { "Info" "ISGN_ENTITY_NAME" "1 simplified_traffic_light_controller_fsm " "Found entity 1: simplified_traffic_light_controller_fsm" {  } { { "simplified_traffic_light_controller_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/simplified_traffic_light_controller_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bits_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bits_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bits_sync_clear-rtl " "Found design unit 1: counter_4bits_sync_clear-rtl" {  } { { "counter_4bits_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/counter_4bits_sync_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318400 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bits_sync_clear " "Found entity 1: counter_4bits_sync_clear" {  } { { "counter_4bits_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/counter_4bits_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_tx_message_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc_tx_message_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc_tx_message_buffer-rtl " "Found design unit 1: tlc_tx_message_buffer-rtl" {  } { { "tlc_tx_message_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_tx_message_buffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318401 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc_tx_message_buffer " "Found entity 1: tlc_tx_message_buffer" {  } { { "tlc_tx_message_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_tx_message_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nchar_acsii7_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nchar_acsii7_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nChar_acsii7_shift_reg-rtl " "Found design unit 1: nChar_acsii7_shift_reg-rtl" {  } { { "nChar_acsii7_shift_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318402 ""} { "Info" "ISGN_ENTITY_NAME" "1 nChar_acsii7_shift_reg " "Found entity 1: nChar_acsii7_shift_reg" {  } { { "nChar_acsii7_shift_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_fsm-rtl " "Found design unit 1: uart_tx_fsm-rtl" {  } { { "uart_tx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318402 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rxtx_arbiter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_rxtx_arbiter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fsm-rtl " "Found design unit 1: uart_rx_fsm-rtl" {  } { { "uart_rx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_rx_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318404 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "uart_rx_fsm.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_rx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_tx-rtl " "Found design unit 1: traffic_light_tx-rtl" {  } { { "traffic_light_tx.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318405 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_tx " "Found entity 1: traffic_light_tx" {  } { { "traffic_light_tx.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_counter_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_counter_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_counter_sync_clear-rtl " "Found design unit 1: nBit_counter_sync_clear-rtl" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318406 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_counter_sync_clear " "Found entity 1: nBit_counter_sync_clear" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andN-rtl " "Found design unit 1: andN-rtl" {  } { { "andN.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/andN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318407 ""} { "Info" "ISGN_ENTITY_NAME" "1 andN " "Found entity 1: andN" {  } { { "andN.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/andN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-rtl " "Found design unit 1: mux8-rtl" {  } { { "mux8.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318409 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.vhd 4 2 " "Found 4 design units, including 2 entities, in source file byte_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byte_to_bcd-struct " "Found design unit 1: byte_to_bcd-struct" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 byte_to_bcd_tb-foo " "Found design unit 2: byte_to_bcd_tb-foo" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318410 ""} { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318410 ""} { "Info" "ISGN_ENTITY_NAME" "2 byte_to_bcd_tb " "Found entity 2: byte_to_bcd_tb" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/byte_to_bcd.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318411 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_n_to_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_n_to_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_n_to_m-rtl " "Found design unit 1: bus_n_to_m-rtl" {  } { { "bus_n_to_m.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/bus_n_to_m.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318412 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_n_to_m " "Found entity 1: bus_n_to_m" {  } { { "bus_n_to_m.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/bus_n_to_m.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc_clock_generator-rtl " "Found design unit 1: tlc_clock_generator-rtl" {  } { { "tlc_clock_generator.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318413 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc_clock_generator " "Found entity 1: tlc_clock_generator" {  } { { "tlc_clock_generator.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_length_trim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_length_trim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_length_trim-rtl " "Found design unit 1: pulse_length_trim-rtl" {  } { { "pulse_length_trim.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/pulse_length_trim.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318414 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_length_trim " "Found entity 1: pulse_length_trim" {  } { { "pulse_length_trim.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/pulse_length_trim.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rxtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rxTest " "Found entity 1: rxTest" {  } { { "rxTest.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/rxTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701702318415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701702318415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartProject " "Elaborating entity \"uartProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701702318436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc_clock_generator tlc_clock_generator:inst11 " "Elaborating entity \"tlc_clock_generator\" for hierarchy \"tlc_clock_generator:inst11\"" {  } { { "uartProject.bdf" "inst11" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 256 240 464 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\"" {  } { { "tlc_clock_generator.vhd" "clk_div_41" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:1:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:1:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:1:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:2:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:2:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:2:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:3:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:3:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:3:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:4:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:4:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:4:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:5:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:5:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:5:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff " "Elaborating entity \"d_flipflop\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_reg.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_flipflop tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk " "Elaborating entity \"jk_flipflop\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\"" {  } { { "d_flipflop.vhd" "jk" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/d_flipflop.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318449 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear jk_flipflop.vhd(54) " "VHDL Process Statement warning at jk_flipflop.vhd(54): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701702318450 "|uartProject|d_flipflop:inst14|jk_flipflop:jk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset jk_flipflop.vhd(56) " "VHDL Process Statement warning at jk_flipflop.vhd(56): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701702318450 "|uartProject|d_flipflop:inst14|jk_flipflop:jk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk jk_flipflop.vhd(58) " "VHDL Process Statement warning at jk_flipflop.vhd(58): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701702318450 "|uartProject|d_flipflop:inst14|jk_flipflop:jk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\"" {  } { { "tlc_clock_generator.vhd" "clk_div_256" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:6:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:6:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:6:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:7:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|andN:\\loop0:7:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:7:andN_i" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_256\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 tlc_clock_generator:inst11\|mux8:baud_mux " "Elaborating entity \"mux8\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\"" {  } { { "tlc_clock_generator.vhd" "baud_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low " "Elaborating entity \"mux4\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\"" {  } { { "mux8.vhd" "mux4_low" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb " "Elaborating entity \"mux2\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\"" {  } { { "mux8.vhd" "mux2_msb" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux8.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\"" {  } { { "tlc_clock_generator.vhd" "clk_div_8" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_clock_generator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_tx traffic_light_tx:inst " "Elaborating entity \"traffic_light_tx\" for hierarchy \"traffic_light_tx:inst\"" {  } { { "uartProject.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uartProject.bdf" { { 256 1032 1232 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_controller_fsm traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator " "Elaborating entity \"traffic_light_controller_fsm\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\"" {  } { { "traffic_light_tx.vhd" "state_generator" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bits_sync_clear traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr " "Elaborating entity \"counter_4bits_sync_clear\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr\"" {  } { { "traffic_light_controller_fsm.vhd" "state_cntr" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|counter_4bits_sync_clear:state_cntr\|nBit_reg:counter_reg\"" {  } { { "counter_4bits_sync_clear.vhd" "counter_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/counter_4bits_sync_clear.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux4 traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux " "Elaborating entity \"nBit_mux4\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux\"" {  } { { "traffic_light_controller_fsm.vhd" "timer_target_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_fsm.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux\|nBit_mux2:mux2_0x " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_fsm:state_generator\|nBit_mux4:timer_target_mux\|nBit_mux2:mux2_0x\"" {  } { { "nBit_mux4.vhd" "mux2_0x" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_length_trim traffic_light_tx:inst\|pulse_length_trim:state_change_trim " "Elaborating entity \"pulse_length_trim\" for hierarchy \"traffic_light_tx:inst\|pulse_length_trim:state_change_trim\"" {  } { { "traffic_light_tx.vhd" "state_change_trim" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_controller_tx_message_compiler traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler " "Elaborating entity \"traffic_light_controller_tx_message_compiler\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\"" {  } { { "traffic_light_tx.vhd" "message_compiler" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux4 traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux " "Elaborating entity \"nBit_mux4\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux\"" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "b4_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_controller_tx_message_compiler.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux\|nBit_mux2:mux2_0x " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_tx:inst\|traffic_light_controller_tx_message_compiler:message_compiler\|nBit_mux4:b4_mux\|nBit_mux2:mux2_0x\"" {  } { { "nBit_mux4.vhd" "mux2_0x" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nBit_mux4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc_tx_message_buffer traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer " "Elaborating entity \"tlc_tx_message_buffer\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\"" {  } { { "traffic_light_tx.vhd" "message_buffer" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nChar_acsii7_shift_reg traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg " "Elaborating entity \"nChar_acsii7_shift_reg\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\"" {  } { { "tlc_tx_message_buffer.vhd" "ascii_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/tlc_tx_message_buffer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux\"" {  } { { "nChar_acsii7_shift_reg.vhd" "shift_load_high_mux" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_reg:ascii_reg0 " "Elaborating entity \"nBit_reg\" for hierarchy \"traffic_light_tx:inst\|tlc_tx_message_buffer:message_buffer\|nChar_acsii7_shift_reg:ascii_reg\|nBit_reg:ascii_reg0\"" {  } { { "nChar_acsii7_shift_reg.vhd" "ascii_reg0" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/nChar_acsii7_shift_reg.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm traffic_light_tx:inst\|uart_tx_fsm:message_transmitter " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\"" {  } { { "traffic_light_tx.vhd" "message_transmitter" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/traffic_light_tx.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|t_flipflop:tdr_empty_temp_ff " "Elaborating entity \"t_flipflop\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|t_flipflop:tdr_empty_temp_ff\"" {  } { { "uart_tx_fsm.vhd" "tdr_empty_temp_ff" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_PIPO_reg traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PIPO_reg:tdr_reg " "Elaborating entity \"nBit_PIPO_reg\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PIPO_reg:tdr_reg\"" {  } { { "uart_tx_fsm.vhd" "tdr_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_8Bit traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|parity_8Bit:p " "Elaborating entity \"parity_8Bit\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|parity_8Bit:p\"" {  } { { "uart_tx_fsm.vhd" "p" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_PISO_reg traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PISO_reg:tsr_reg " "Elaborating entity \"nBit_PISO_reg\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_PISO_reg:tsr_reg\"" {  } { { "uart_tx_fsm.vhd" "tsr_reg" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_counter_sync_clear:shift_counter " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"traffic_light_tx:inst\|uart_tx_fsm:message_transmitter\|nBit_counter_sync_clear:shift_counter\"" {  } { { "uart_tx_fsm.vhd" "shift_counter" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/uart_tx_fsm.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701702318565 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\|out0~0 " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\|out0~0" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux2.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701702318753 "|uartProject|tlc_clock_generator:inst11|mux8:baud_mux|mux2:mux2_msb|out0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_high\|out0~0 " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_high\|out0~0" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701702318753 "|uartProject|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_high|out0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\|out0~0 " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\|out0~0" {  } { { "mux4.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/mux4.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701702318753 "|uartProject|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_low|out0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1701702318753 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/CEG3155/labs/uartProject/jk_flipflop.vhd" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701702318891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701702318891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701702318979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701702319188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701702319188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701702319216 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701702319216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701702319216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701702319216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701702319230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:05:19 2023 " "Processing ended: Mon Dec 04 10:05:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701702319230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701702319230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701702319230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701702319230 ""}
