{"Source Block": ["oh/src/mio/hdl/mtx_io.v@31:41@HdlIdDef", "   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n   wire [7:0] \t    io_valid_next;\n   wire [IOW/2-1:0] ddr_data_even;\n   wire [IOW/2-1:0] ddr_data_odd;\n   \n   //########################################\n   //# STATE MACHINE\n   //########################################   \n\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_io.v@25:35", "\n   //local wires\n   reg [63:0] \t    shiftreg;\n   reg [2:0] \t    tx_state;\n   reg [IOW-1:0]    tx_packet_sdr;\n   reg [7:0] \t    io_valid_reg;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n   wire [7:0] \t    io_valid_next;\n   wire [IOW/2-1:0] ddr_data_even;\n"], ["oh/src/mio/hdl/mtx_io.v@28:38", "   reg [2:0] \t    tx_state;\n   reg [IOW-1:0]    tx_packet_sdr;\n   reg [7:0] \t    io_valid_reg;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n   wire [7:0] \t    io_valid_next;\n   wire [IOW/2-1:0] ddr_data_even;\n   wire [IOW/2-1:0] ddr_data_odd;\n   \n   //########################################\n"], ["oh/src/mio/hdl/mtx_io.v@29:39", "   reg [IOW-1:0]    tx_packet_sdr;\n   reg [7:0] \t    io_valid_reg;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n   wire [7:0] \t    io_valid_next;\n   wire [IOW/2-1:0] ddr_data_even;\n   wire [IOW/2-1:0] ddr_data_odd;\n   \n   //########################################\n   //# STATE MACHINE\n"], ["oh/src/mio/hdl/mtx_io.v@23:33", "   output \t    io_wait // pushback to serializer in sdr mode   \n   );\n\n   //local wires\n   reg [63:0] \t    shiftreg;\n   reg [2:0] \t    tx_state;\n   reg [IOW-1:0]    tx_packet_sdr;\n   reg [7:0] \t    io_valid_reg;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n"], ["oh/src/mio/hdl/mtx_io.v@30:40", "   reg [7:0] \t    io_valid_reg;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n   wire [7:0] \t    io_valid_next;\n   wire [IOW/2-1:0] ddr_data_even;\n   wire [IOW/2-1:0] ddr_data_odd;\n   \n   //########################################\n   //# STATE MACHINE\n   //########################################   \n"], ["oh/src/mio/hdl/mtx_io.v@24:34", "   );\n\n   //local wires\n   reg [63:0] \t    shiftreg;\n   reg [2:0] \t    tx_state;\n   reg [IOW-1:0]    tx_packet_sdr;\n   reg [7:0] \t    io_valid_reg;\n   wire [IOW/2-1:0] tx_packet_ddr;\n   wire \t    tx_wait_sync;\n   wire \t    transfer_active;\n   wire [7:0] \t    io_valid_next;\n"]], "Diff Content": {"Delete": [], "Add": [[36, "   wire \t    dmode8;\n"], [36, "   wire \t    dmode16;\n"], [36, "   wire \t    dmode32;\n"], [36, "   wire \t    dmode64;\n"], [36, "   wire \t    io_nreset;\n"], [36, "   wire \t    reload;\n"]]}}