cocci_test_suite() {
	const u8 cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 48 */[PCI_INTERRUPT_LINE + 4];
	enum{INTEL_GVT_PCI_BAR_GTTMMIO=0, INTEL_GVT_PCI_BAR_APERTURE, INTEL_GVT_PCI_BAR_PIO, INTEL_GVT_PCI_BAR_MAX,} cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 37 */;
	u16 *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 363 */;
	const struct intel_gvt_device_info *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 362 */;
	struct intel_gvt *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 361 */;
	void cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 358 */;
	struct intel_vgpu_pci_bar *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 229 */;
	u64 cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 225 */;
	bool cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 224 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 223 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 223 */;
	void *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 221 */;
	struct intel_vgpu *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 220 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 220 */;
	int cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 220 */;
	u8 *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 179 */;
	u8 cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 178 */;
	u64 *cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 132 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 122 */;
	phys_addr_t cocci_id/* drivers/gpu/drm/i915/gvt/cfg_space.c 121 */;
}
