xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Jan 22, 2026 at 12:25:08 CET
xrun
	-f xrun_tb_dac.f
		-clean
		-access +rw
		-incdir ../clock_distribution
		-incdir ../current_source_units
		-incdir ../current_sterring
		-incdir ../driver_cell
		-incdir ../level_shifter
		-incdir ../local_bias
		-incdir ../resistor_load
		-incdir ../rsync_latch
		../clock_distribution/models/clock_distribution.sv
		../current_source_units/models/currentSourceUnits.sv
		../current_sterring/models/current_sterring.sv
		../driver_cell/models/driver_cell.sv
		../level_shifter/models/level_shifter.sv
		../local_bias/models/local_bias.sv
		../resistor_load/models/resistor_load.sv
		../rsync_latch/models/rsync_latch.sv
		./top_level_schematic.sv
		./tb_dac_top.sv
		+SVSEED=0
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ../clock_distribution/models/clock_distribution.sv
	module worklib.clock_distribution:sv
		errors: 0, warnings: 0
file: ../current_source_units/models/currentSourceUnits.sv
	module worklib.currentSourceUnits:sv
		errors: 0, warnings: 0
file: ../current_sterring/models/current_sterring.sv
	module worklib.currentSterring:sv
		errors: 0, warnings: 0
file: ../driver_cell/models/driver_cell.sv
	module worklib.driver_cell:sv
		errors: 0, warnings: 0
file: ../level_shifter/models/level_shifter.sv
	module worklib.level_shifter:sv
		errors: 0, warnings: 0
file: ../local_bias/models/local_bias.sv
	module worklib.local_bias:sv
		errors: 0, warnings: 0
file: ../resistor_load/models/resistor_load.sv
	module worklib.resistor_load:sv
		errors: 0, warnings: 0
file: ../rsync_latch/models/rsync_latch.sv
	module worklib.rsync_latch:sv
		errors: 0, warnings: 0
file: ./top_level_schematic.sv
	module worklib.top_level_schematic:sv
		errors: 0, warnings: 0
file: ./tb_dac_top.sv
	module worklib.tb_dac_top:sv
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory ../clock_distribution given but not used.
xmvlog: *W,SPDUSD: Include directory ../current_source_units given but not used.
xmvlog: *W,SPDUSD: Include directory ../current_sterring given but not used.
xmvlog: *W,SPDUSD: Include directory ../driver_cell given but not used.
xmvlog: *W,SPDUSD: Include directory ../level_shifter given but not used.
xmvlog: *W,SPDUSD: Include directory ../local_bias given but not used.
xmvlog: *W,SPDUSD: Include directory ../resistor_load given but not used.
xmvlog: *W,SPDUSD: Include directory ../rsync_latch given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 8
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *N,MSFLON: Xcelium will initiate mixed signal elaboration, Reason: RNM module.
	Top level design units:
		cds_rnm_pkg
		$unit_0x349dd98b
		level_shifter
		tb_dac_top
	Building instance overlay tables: .................... Done
	Using implicit TMP libraries; associated with library worklib
	Generating native compiled code:
		worklib.clock_distribution:sv <0x1f3d06e6>
			streams:  10, words: 29540
		worklib.resistor_load:sv <0x01872030>
			streams:   4, words:  2809
		worklib.rsync_latch:sv <0x1db3df15>
			streams: 127, words: 75008
		worklib.driver_cell:sv <0x6087193c>
			streams:   7, words:  9023
		worklib.local_bias:sv <0x35039f78>
			streams:   7, words: 14879
		worklib.currentSterring:sv <0x76b743f4>
			streams:  27, words: 91104
		worklib.currentSourceUnits:sv <0x75522b37>
			streams:   9, words: 28100
		worklib.top_level_schematic:sv <0x1fd746d5>
			streams:  93, words: 34983
		worklib.tb_dac_top:sv <0x517adfae>
			streams:  24, words: 20450
		worklib.level_shifter:sv <0x773f9903>
			streams:   1, words:   331
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                10      10
		Verilog packages:        1       1
		Registers:             339     339
		Scalar wires:          152       -
		Vectored wires:         22       -
		Always blocks:          64      64
		Initial blocks:         36      36
		Parallel blocks:         1       1
		Cont. assignments:       2       2
		Pseudo assignments:    109       -
		Assertions:             30      30
		Compilation units:       1       1
		Process Clocks:         24      24
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.level_shifter:sv
Loading snapshot worklib.level_shifter:sv .................... Done
SVSEED set from command line: 0
[DMSINFO] Simulating with Xcelium Mixed-Signal App...
xcelium> source /eda/cadence/2024-25/RHELx86/XCELIUM_24.03.004/tools/xcelium/files/xmsimrc
xcelium> run
SeÃ±al generada
Simulation complete via $finish(1) at time 67108864 PS + 0
./tb_dac_top.sv:123         $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s004: Exiting on Jan 22, 2026 at 12:25:15 CET  (total: 00:00:07)
