@W: MT530 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":40:4:40:9|Found inferred clock lzy_74HC161|Clk which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
