

================================================================
== Vitis HLS Report for 'split'
================================================================
* Date:           Sun Dec 11 11:13:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol5_pingpong (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  6.514 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32769|    32769|  0.328 ms|  0.328 ms|  32769|  32769|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L1      |    32768|    32768|         2|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    37|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    35|    -|
|Register         |        -|   -|     34|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     34|    72|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_88_p2   |         +|   0|  0|  22|          15|           1|
    |icmp_ln8_fu_82_p2  |      icmp|   0|  0|  13|          15|          16|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  37|          31|          18|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    |i_fu_24    |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          8|   17|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_fu_24           |  15|   0|   15|          0|
    |zext_ln8_reg_106  |  15|   0|   64|         49|
    +------------------+----+----+-----+-----------+
    |Total             |  34|   0|   83|         49|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|         split|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|         split|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|         split|  return value|
|in_r_address0  |  out|   14|   ap_memory|          in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0        |   in|   32|   ap_memory|          in_r|         array|
|out1_address0  |  out|   14|   ap_memory|          out1|         array|
|out1_ce0       |  out|    1|   ap_memory|          out1|         array|
|out1_we0       |  out|    1|   ap_memory|          out1|         array|
|out1_d0        |  out|   32|   ap_memory|          out1|         array|
|out2_address0  |  out|   14|   ap_memory|          out2|         array|
|out2_ce0       |  out|    1|   ap_memory|          out2|         array|
|out2_we0       |  out|    1|   ap_memory|          out2|         array|
|out2_d0        |  out|   32|   ap_memory|          out2|         array|
+---------------+-----+-----+------------+--------------+--------------+

