<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="47" />
   <name preferredWidth="115" />
   <inputclock preferredWidth="30" />
   <export preferredWidth="232" />
   <description preferredWidth="30" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="45" />
   <clocksource preferredWidth="45" />
   <frequency preferredWidth="45" />
  </columns>
 </clocktable>
 <window width="1296" height="776" x="-8" y="-8" />
 <library expandedCategories="Library,Project" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="1" />
</preferences>
