{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553653684223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553653684223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 11:28:04 2019 " "Processing started: Wed Mar 27 11:28:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553653684223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553653684223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off half_sub -c half_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off half_sub -c half_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553653684223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553653684622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_Gate-Behavioral " "Found design unit 1: XOR_Gate-Behavioral" {  } { { "XOR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/XOR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685013 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_Gate " "Found entity 1: XOR_Gate" {  } { { "XOR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/XOR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553653685013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_Gate-Behavioral " "Found design unit 1: NOT_Gate-Behavioral" {  } { { "NOT_Gate.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/NOT_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685018 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_Gate " "Found entity 1: NOT_Gate" {  } { { "NOT_Gate.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/NOT_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553653685018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_Gate-Behavioral " "Found design unit 1: AND_Gate-Behavioral" {  } { { "AND_Gate.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/AND_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685021 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_Gate " "Found entity 1: AND_Gate" {  } { { "AND_Gate.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/AND_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553653685021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sub_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_sub_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_sub_bdf " "Found entity 1: half_sub_bdf" {  } { { "half_sub_bdf.bdf" "" { Schematic "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/half_sub_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553653685021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_sub-Dataflow " "Found design unit 1: half_sub-Dataflow" {  } { { "half_sub.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/half_sub.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685026 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Found entity 1: half_sub" {  } { { "half_sub.vhd" "" { Text "D:/VHDL/3_27_ex_11_half_sub/half_sub_sw/half_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553653685026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553653685026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_sub " "Elaborating entity \"half_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553653685059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553653685515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553653685515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553653685561 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553653685561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553653685561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553653685561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553653685592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 11:28:05 2019 " "Processing ended: Wed Mar 27 11:28:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553653685592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553653685592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553653685592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553653685592 ""}
