|Uni_Projektas
CLK => ADC_Manager:ADC_Manager1.CLK
CLK => wizard_ram:wizard_ram_1.clock
CLK => Clock_divider:clock_divider1.CLK
CLK => Correlation_function:corr_long.CLK
CLK => big_ram_wizard:ram1.clock
CLK => big_ram_wizard:ram2.clock
CLK => UART_Controller:UART_Controller_1.CLK
ADC_IN[0] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[0]
ADC_IN[1] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[1]
ADC_IN[2] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[2]
ADC_IN[3] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[3]
ADC_IN[4] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[4]
ADC_IN[5] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[5]
ADC_IN[6] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[6]
ADC_IN[7] => ADC_ram_shifter:adc_ram_shifter_1.new_adc_in[7]
DATA_OUT[0] <= ADC_Manager:ADC_Manager1.DATA_OUT[0]
DATA_OUT[1] <= ADC_Manager:ADC_Manager1.DATA_OUT[1]
DATA_OUT[2] <= ADC_Manager:ADC_Manager1.DATA_OUT[2]
DATA_OUT[3] <= ADC_Manager:ADC_Manager1.DATA_OUT[3]
DATA_OUT[4] <= ADC_Manager:ADC_Manager1.DATA_OUT[4]
DATA_OUT[5] <= ADC_Manager:ADC_Manager1.DATA_OUT[5]
SYNC <= Clock_divider:clock_divider1.CLK_OUT
UART_TX <= UART_Controller:UART_Controller_1.TX
UART_RX_RX => ~NO_FANOUT~


|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1
CLK => data_b_2[0]~reg0.CLK
CLK => data_b_2[1]~reg0.CLK
CLK => data_b_2[2]~reg0.CLK
CLK => data_b_2[3]~reg0.CLK
CLK => data_b_2[4]~reg0.CLK
CLK => data_b_2[5]~reg0.CLK
CLK => data_b_2[6]~reg0.CLK
CLK => data_b_2[7]~reg0.CLK
CLK => data_b_2[8]~reg0.CLK
CLK => data_b_2[9]~reg0.CLK
CLK => data_b_2[10]~reg0.CLK
CLK => data_b_2[11]~reg0.CLK
CLK => data_b_2[12]~reg0.CLK
CLK => data_b_2[13]~reg0.CLK
CLK => data_b_2[14]~reg0.CLK
CLK => data_b_2[15]~reg0.CLK
CLK => data_b_2[16]~reg0.CLK
CLK => data_b_2[17]~reg0.CLK
CLK => data_b_2[18]~reg0.CLK
CLK => data_b_2[19]~reg0.CLK
CLK => data_b_2[20]~reg0.CLK
CLK => data_b_2[21]~reg0.CLK
CLK => data_b_2[22]~reg0.CLK
CLK => data_b_2[23]~reg0.CLK
CLK => data_b_2[24]~reg0.CLK
CLK => data_b_2[25]~reg0.CLK
CLK => data_b_2[26]~reg0.CLK
CLK => data_b_2[27]~reg0.CLK
CLK => data_b_2[28]~reg0.CLK
CLK => data_b_2[29]~reg0.CLK
CLK => data_b_2[30]~reg0.CLK
CLK => data_b_2[31]~reg0.CLK
CLK => data_b_2[32]~reg0.CLK
CLK => data_b_2[33]~reg0.CLK
CLK => data_b_2[34]~reg0.CLK
CLK => data_b_2[35]~reg0.CLK
CLK => data_b_2[36]~reg0.CLK
CLK => data_b_2[37]~reg0.CLK
CLK => data_b_2[38]~reg0.CLK
CLK => data_b_2[39]~reg0.CLK
CLK => data_b_2[40]~reg0.CLK
CLK => data_b_2[41]~reg0.CLK
CLK => data_b_2[42]~reg0.CLK
CLK => data_b_2[43]~reg0.CLK
CLK => data_b_2[44]~reg0.CLK
CLK => data_b_2[45]~reg0.CLK
CLK => data_b_2[46]~reg0.CLK
CLK => data_b_2[47]~reg0.CLK
CLK => data_b_2[48]~reg0.CLK
CLK => data_b_2[49]~reg0.CLK
CLK => data_b_2[50]~reg0.CLK
CLK => data_b_2[51]~reg0.CLK
CLK => data_b_2[52]~reg0.CLK
CLK => data_b_2[53]~reg0.CLK
CLK => data_b_2[54]~reg0.CLK
CLK => data_b_2[55]~reg0.CLK
CLK => data_b_2[56]~reg0.CLK
CLK => data_b_2[57]~reg0.CLK
CLK => data_b_2[58]~reg0.CLK
CLK => data_b_2[59]~reg0.CLK
CLK => data_b_2[60]~reg0.CLK
CLK => data_b_2[61]~reg0.CLK
CLK => data_b_2[62]~reg0.CLK
CLK => data_b_2[63]~reg0.CLK
CLK => data_b_2[64]~reg0.CLK
CLK => data_b_2[65]~reg0.CLK
CLK => data_b_2[66]~reg0.CLK
CLK => data_b_2[67]~reg0.CLK
CLK => data_b_2[68]~reg0.CLK
CLK => data_b_2[69]~reg0.CLK
CLK => data_b_2[70]~reg0.CLK
CLK => data_b_2[71]~reg0.CLK
CLK => data_b_2[72]~reg0.CLK
CLK => data_b_2[73]~reg0.CLK
CLK => data_b_2[74]~reg0.CLK
CLK => data_b_2[75]~reg0.CLK
CLK => data_b_2[76]~reg0.CLK
CLK => data_b_2[77]~reg0.CLK
CLK => data_b_2[78]~reg0.CLK
CLK => data_b_2[79]~reg0.CLK
CLK => data_b_2[80]~reg0.CLK
CLK => data_b_2[81]~reg0.CLK
CLK => data_b_2[82]~reg0.CLK
CLK => data_b_2[83]~reg0.CLK
CLK => data_b_2[84]~reg0.CLK
CLK => data_b_2[85]~reg0.CLK
CLK => data_b_2[86]~reg0.CLK
CLK => data_b_2[87]~reg0.CLK
CLK => data_b_2[88]~reg0.CLK
CLK => data_b_2[89]~reg0.CLK
CLK => data_b_2[90]~reg0.CLK
CLK => data_b_2[91]~reg0.CLK
CLK => data_b_2[92]~reg0.CLK
CLK => data_b_2[93]~reg0.CLK
CLK => data_b_2[94]~reg0.CLK
CLK => data_b_2[95]~reg0.CLK
CLK => data_b_2[96]~reg0.CLK
CLK => data_b_2[97]~reg0.CLK
CLK => data_b_2[98]~reg0.CLK
CLK => data_b_2[99]~reg0.CLK
CLK => data_b_2[100]~reg0.CLK
CLK => data_b_2[101]~reg0.CLK
CLK => data_b_2[102]~reg0.CLK
CLK => data_b_2[103]~reg0.CLK
CLK => data_b_2[104]~reg0.CLK
CLK => data_b_2[105]~reg0.CLK
CLK => data_b_2[106]~reg0.CLK
CLK => data_b_2[107]~reg0.CLK
CLK => data_b_2[108]~reg0.CLK
CLK => data_b_2[109]~reg0.CLK
CLK => data_b_2[110]~reg0.CLK
CLK => data_b_2[111]~reg0.CLK
CLK => data_b_2[112]~reg0.CLK
CLK => data_b_2[113]~reg0.CLK
CLK => data_b_2[114]~reg0.CLK
CLK => data_b_2[115]~reg0.CLK
CLK => data_b_2[116]~reg0.CLK
CLK => data_b_2[117]~reg0.CLK
CLK => data_b_2[118]~reg0.CLK
CLK => data_b_2[119]~reg0.CLK
CLK => data_b_2[120]~reg0.CLK
CLK => data_b_2[121]~reg0.CLK
CLK => data_b_2[122]~reg0.CLK
CLK => data_b_2[123]~reg0.CLK
CLK => data_b_2[124]~reg0.CLK
CLK => data_b_2[125]~reg0.CLK
CLK => data_b_2[126]~reg0.CLK
CLK => data_b_2[127]~reg0.CLK
CLK => wren_b_2~reg0.CLK
CLK => data_a_2[0]~reg0.CLK
CLK => data_a_2[1]~reg0.CLK
CLK => data_a_2[2]~reg0.CLK
CLK => data_a_2[3]~reg0.CLK
CLK => data_a_2[4]~reg0.CLK
CLK => data_a_2[5]~reg0.CLK
CLK => data_a_2[6]~reg0.CLK
CLK => data_a_2[7]~reg0.CLK
CLK => data_a_2[8]~reg0.CLK
CLK => data_a_2[9]~reg0.CLK
CLK => data_a_2[10]~reg0.CLK
CLK => data_a_2[11]~reg0.CLK
CLK => data_a_2[12]~reg0.CLK
CLK => data_a_2[13]~reg0.CLK
CLK => data_a_2[14]~reg0.CLK
CLK => data_a_2[15]~reg0.CLK
CLK => data_a_2[16]~reg0.CLK
CLK => data_a_2[17]~reg0.CLK
CLK => data_a_2[18]~reg0.CLK
CLK => data_a_2[19]~reg0.CLK
CLK => data_a_2[20]~reg0.CLK
CLK => data_a_2[21]~reg0.CLK
CLK => data_a_2[22]~reg0.CLK
CLK => data_a_2[23]~reg0.CLK
CLK => data_a_2[24]~reg0.CLK
CLK => data_a_2[25]~reg0.CLK
CLK => data_a_2[26]~reg0.CLK
CLK => data_a_2[27]~reg0.CLK
CLK => data_a_2[28]~reg0.CLK
CLK => data_a_2[29]~reg0.CLK
CLK => data_a_2[30]~reg0.CLK
CLK => data_a_2[31]~reg0.CLK
CLK => data_a_2[32]~reg0.CLK
CLK => data_a_2[33]~reg0.CLK
CLK => data_a_2[34]~reg0.CLK
CLK => data_a_2[35]~reg0.CLK
CLK => data_a_2[36]~reg0.CLK
CLK => data_a_2[37]~reg0.CLK
CLK => data_a_2[38]~reg0.CLK
CLK => data_a_2[39]~reg0.CLK
CLK => data_a_2[40]~reg0.CLK
CLK => data_a_2[41]~reg0.CLK
CLK => data_a_2[42]~reg0.CLK
CLK => data_a_2[43]~reg0.CLK
CLK => data_a_2[44]~reg0.CLK
CLK => data_a_2[45]~reg0.CLK
CLK => data_a_2[46]~reg0.CLK
CLK => data_a_2[47]~reg0.CLK
CLK => data_a_2[48]~reg0.CLK
CLK => data_a_2[49]~reg0.CLK
CLK => data_a_2[50]~reg0.CLK
CLK => data_a_2[51]~reg0.CLK
CLK => data_a_2[52]~reg0.CLK
CLK => data_a_2[53]~reg0.CLK
CLK => data_a_2[54]~reg0.CLK
CLK => data_a_2[55]~reg0.CLK
CLK => data_a_2[56]~reg0.CLK
CLK => data_a_2[57]~reg0.CLK
CLK => data_a_2[58]~reg0.CLK
CLK => data_a_2[59]~reg0.CLK
CLK => data_a_2[60]~reg0.CLK
CLK => data_a_2[61]~reg0.CLK
CLK => data_a_2[62]~reg0.CLK
CLK => data_a_2[63]~reg0.CLK
CLK => data_a_2[64]~reg0.CLK
CLK => data_a_2[65]~reg0.CLK
CLK => data_a_2[66]~reg0.CLK
CLK => data_a_2[67]~reg0.CLK
CLK => data_a_2[68]~reg0.CLK
CLK => data_a_2[69]~reg0.CLK
CLK => data_a_2[70]~reg0.CLK
CLK => data_a_2[71]~reg0.CLK
CLK => data_a_2[72]~reg0.CLK
CLK => data_a_2[73]~reg0.CLK
CLK => data_a_2[74]~reg0.CLK
CLK => data_a_2[75]~reg0.CLK
CLK => data_a_2[76]~reg0.CLK
CLK => data_a_2[77]~reg0.CLK
CLK => data_a_2[78]~reg0.CLK
CLK => data_a_2[79]~reg0.CLK
CLK => data_a_2[80]~reg0.CLK
CLK => data_a_2[81]~reg0.CLK
CLK => data_a_2[82]~reg0.CLK
CLK => data_a_2[83]~reg0.CLK
CLK => data_a_2[84]~reg0.CLK
CLK => data_a_2[85]~reg0.CLK
CLK => data_a_2[86]~reg0.CLK
CLK => data_a_2[87]~reg0.CLK
CLK => data_a_2[88]~reg0.CLK
CLK => data_a_2[89]~reg0.CLK
CLK => data_a_2[90]~reg0.CLK
CLK => data_a_2[91]~reg0.CLK
CLK => data_a_2[92]~reg0.CLK
CLK => data_a_2[93]~reg0.CLK
CLK => data_a_2[94]~reg0.CLK
CLK => data_a_2[95]~reg0.CLK
CLK => data_a_2[96]~reg0.CLK
CLK => data_a_2[97]~reg0.CLK
CLK => data_a_2[98]~reg0.CLK
CLK => data_a_2[99]~reg0.CLK
CLK => data_a_2[100]~reg0.CLK
CLK => data_a_2[101]~reg0.CLK
CLK => data_a_2[102]~reg0.CLK
CLK => data_a_2[103]~reg0.CLK
CLK => data_a_2[104]~reg0.CLK
CLK => data_a_2[105]~reg0.CLK
CLK => data_a_2[106]~reg0.CLK
CLK => data_a_2[107]~reg0.CLK
CLK => data_a_2[108]~reg0.CLK
CLK => data_a_2[109]~reg0.CLK
CLK => data_a_2[110]~reg0.CLK
CLK => data_a_2[111]~reg0.CLK
CLK => data_a_2[112]~reg0.CLK
CLK => data_a_2[113]~reg0.CLK
CLK => data_a_2[114]~reg0.CLK
CLK => data_a_2[115]~reg0.CLK
CLK => data_a_2[116]~reg0.CLK
CLK => data_a_2[117]~reg0.CLK
CLK => data_a_2[118]~reg0.CLK
CLK => data_a_2[119]~reg0.CLK
CLK => data_a_2[120]~reg0.CLK
CLK => data_a_2[121]~reg0.CLK
CLK => data_a_2[122]~reg0.CLK
CLK => data_a_2[123]~reg0.CLK
CLK => data_a_2[124]~reg0.CLK
CLK => data_a_2[125]~reg0.CLK
CLK => data_a_2[126]~reg0.CLK
CLK => data_a_2[127]~reg0.CLK
CLK => wren_a_2~reg0.CLK
CLK => data_b_1[0]~reg0.CLK
CLK => data_b_1[1]~reg0.CLK
CLK => data_b_1[2]~reg0.CLK
CLK => data_b_1[3]~reg0.CLK
CLK => data_b_1[4]~reg0.CLK
CLK => data_b_1[5]~reg0.CLK
CLK => data_b_1[6]~reg0.CLK
CLK => data_b_1[7]~reg0.CLK
CLK => data_b_1[8]~reg0.CLK
CLK => data_b_1[9]~reg0.CLK
CLK => data_b_1[10]~reg0.CLK
CLK => data_b_1[11]~reg0.CLK
CLK => data_b_1[12]~reg0.CLK
CLK => data_b_1[13]~reg0.CLK
CLK => data_b_1[14]~reg0.CLK
CLK => data_b_1[15]~reg0.CLK
CLK => data_b_1[16]~reg0.CLK
CLK => data_b_1[17]~reg0.CLK
CLK => data_b_1[18]~reg0.CLK
CLK => data_b_1[19]~reg0.CLK
CLK => data_b_1[20]~reg0.CLK
CLK => data_b_1[21]~reg0.CLK
CLK => data_b_1[22]~reg0.CLK
CLK => data_b_1[23]~reg0.CLK
CLK => data_b_1[24]~reg0.CLK
CLK => data_b_1[25]~reg0.CLK
CLK => data_b_1[26]~reg0.CLK
CLK => data_b_1[27]~reg0.CLK
CLK => data_b_1[28]~reg0.CLK
CLK => data_b_1[29]~reg0.CLK
CLK => data_b_1[30]~reg0.CLK
CLK => data_b_1[31]~reg0.CLK
CLK => data_b_1[32]~reg0.CLK
CLK => data_b_1[33]~reg0.CLK
CLK => data_b_1[34]~reg0.CLK
CLK => data_b_1[35]~reg0.CLK
CLK => data_b_1[36]~reg0.CLK
CLK => data_b_1[37]~reg0.CLK
CLK => data_b_1[38]~reg0.CLK
CLK => data_b_1[39]~reg0.CLK
CLK => data_b_1[40]~reg0.CLK
CLK => data_b_1[41]~reg0.CLK
CLK => data_b_1[42]~reg0.CLK
CLK => data_b_1[43]~reg0.CLK
CLK => data_b_1[44]~reg0.CLK
CLK => data_b_1[45]~reg0.CLK
CLK => data_b_1[46]~reg0.CLK
CLK => data_b_1[47]~reg0.CLK
CLK => data_b_1[48]~reg0.CLK
CLK => data_b_1[49]~reg0.CLK
CLK => data_b_1[50]~reg0.CLK
CLK => data_b_1[51]~reg0.CLK
CLK => data_b_1[52]~reg0.CLK
CLK => data_b_1[53]~reg0.CLK
CLK => data_b_1[54]~reg0.CLK
CLK => data_b_1[55]~reg0.CLK
CLK => data_b_1[56]~reg0.CLK
CLK => data_b_1[57]~reg0.CLK
CLK => data_b_1[58]~reg0.CLK
CLK => data_b_1[59]~reg0.CLK
CLK => data_b_1[60]~reg0.CLK
CLK => data_b_1[61]~reg0.CLK
CLK => data_b_1[62]~reg0.CLK
CLK => data_b_1[63]~reg0.CLK
CLK => data_b_1[64]~reg0.CLK
CLK => data_b_1[65]~reg0.CLK
CLK => data_b_1[66]~reg0.CLK
CLK => data_b_1[67]~reg0.CLK
CLK => data_b_1[68]~reg0.CLK
CLK => data_b_1[69]~reg0.CLK
CLK => data_b_1[70]~reg0.CLK
CLK => data_b_1[71]~reg0.CLK
CLK => data_b_1[72]~reg0.CLK
CLK => data_b_1[73]~reg0.CLK
CLK => data_b_1[74]~reg0.CLK
CLK => data_b_1[75]~reg0.CLK
CLK => data_b_1[76]~reg0.CLK
CLK => data_b_1[77]~reg0.CLK
CLK => data_b_1[78]~reg0.CLK
CLK => data_b_1[79]~reg0.CLK
CLK => data_b_1[80]~reg0.CLK
CLK => data_b_1[81]~reg0.CLK
CLK => data_b_1[82]~reg0.CLK
CLK => data_b_1[83]~reg0.CLK
CLK => data_b_1[84]~reg0.CLK
CLK => data_b_1[85]~reg0.CLK
CLK => data_b_1[86]~reg0.CLK
CLK => data_b_1[87]~reg0.CLK
CLK => data_b_1[88]~reg0.CLK
CLK => data_b_1[89]~reg0.CLK
CLK => data_b_1[90]~reg0.CLK
CLK => data_b_1[91]~reg0.CLK
CLK => data_b_1[92]~reg0.CLK
CLK => data_b_1[93]~reg0.CLK
CLK => data_b_1[94]~reg0.CLK
CLK => data_b_1[95]~reg0.CLK
CLK => data_b_1[96]~reg0.CLK
CLK => data_b_1[97]~reg0.CLK
CLK => data_b_1[98]~reg0.CLK
CLK => data_b_1[99]~reg0.CLK
CLK => data_b_1[100]~reg0.CLK
CLK => data_b_1[101]~reg0.CLK
CLK => data_b_1[102]~reg0.CLK
CLK => data_b_1[103]~reg0.CLK
CLK => data_b_1[104]~reg0.CLK
CLK => data_b_1[105]~reg0.CLK
CLK => data_b_1[106]~reg0.CLK
CLK => data_b_1[107]~reg0.CLK
CLK => data_b_1[108]~reg0.CLK
CLK => data_b_1[109]~reg0.CLK
CLK => data_b_1[110]~reg0.CLK
CLK => data_b_1[111]~reg0.CLK
CLK => data_b_1[112]~reg0.CLK
CLK => data_b_1[113]~reg0.CLK
CLK => data_b_1[114]~reg0.CLK
CLK => data_b_1[115]~reg0.CLK
CLK => data_b_1[116]~reg0.CLK
CLK => data_b_1[117]~reg0.CLK
CLK => data_b_1[118]~reg0.CLK
CLK => data_b_1[119]~reg0.CLK
CLK => data_b_1[120]~reg0.CLK
CLK => data_b_1[121]~reg0.CLK
CLK => data_b_1[122]~reg0.CLK
CLK => data_b_1[123]~reg0.CLK
CLK => data_b_1[124]~reg0.CLK
CLK => data_b_1[125]~reg0.CLK
CLK => data_b_1[126]~reg0.CLK
CLK => data_b_1[127]~reg0.CLK
CLK => wren_b_1~reg0.CLK
CLK => data_a_1[0]~reg0.CLK
CLK => data_a_1[1]~reg0.CLK
CLK => data_a_1[2]~reg0.CLK
CLK => data_a_1[3]~reg0.CLK
CLK => data_a_1[4]~reg0.CLK
CLK => data_a_1[5]~reg0.CLK
CLK => data_a_1[6]~reg0.CLK
CLK => data_a_1[7]~reg0.CLK
CLK => data_a_1[8]~reg0.CLK
CLK => data_a_1[9]~reg0.CLK
CLK => data_a_1[10]~reg0.CLK
CLK => data_a_1[11]~reg0.CLK
CLK => data_a_1[12]~reg0.CLK
CLK => data_a_1[13]~reg0.CLK
CLK => data_a_1[14]~reg0.CLK
CLK => data_a_1[15]~reg0.CLK
CLK => data_a_1[16]~reg0.CLK
CLK => data_a_1[17]~reg0.CLK
CLK => data_a_1[18]~reg0.CLK
CLK => data_a_1[19]~reg0.CLK
CLK => data_a_1[20]~reg0.CLK
CLK => data_a_1[21]~reg0.CLK
CLK => data_a_1[22]~reg0.CLK
CLK => data_a_1[23]~reg0.CLK
CLK => data_a_1[24]~reg0.CLK
CLK => data_a_1[25]~reg0.CLK
CLK => data_a_1[26]~reg0.CLK
CLK => data_a_1[27]~reg0.CLK
CLK => data_a_1[28]~reg0.CLK
CLK => data_a_1[29]~reg0.CLK
CLK => data_a_1[30]~reg0.CLK
CLK => data_a_1[31]~reg0.CLK
CLK => data_a_1[32]~reg0.CLK
CLK => data_a_1[33]~reg0.CLK
CLK => data_a_1[34]~reg0.CLK
CLK => data_a_1[35]~reg0.CLK
CLK => data_a_1[36]~reg0.CLK
CLK => data_a_1[37]~reg0.CLK
CLK => data_a_1[38]~reg0.CLK
CLK => data_a_1[39]~reg0.CLK
CLK => data_a_1[40]~reg0.CLK
CLK => data_a_1[41]~reg0.CLK
CLK => data_a_1[42]~reg0.CLK
CLK => data_a_1[43]~reg0.CLK
CLK => data_a_1[44]~reg0.CLK
CLK => data_a_1[45]~reg0.CLK
CLK => data_a_1[46]~reg0.CLK
CLK => data_a_1[47]~reg0.CLK
CLK => data_a_1[48]~reg0.CLK
CLK => data_a_1[49]~reg0.CLK
CLK => data_a_1[50]~reg0.CLK
CLK => data_a_1[51]~reg0.CLK
CLK => data_a_1[52]~reg0.CLK
CLK => data_a_1[53]~reg0.CLK
CLK => data_a_1[54]~reg0.CLK
CLK => data_a_1[55]~reg0.CLK
CLK => data_a_1[56]~reg0.CLK
CLK => data_a_1[57]~reg0.CLK
CLK => data_a_1[58]~reg0.CLK
CLK => data_a_1[59]~reg0.CLK
CLK => data_a_1[60]~reg0.CLK
CLK => data_a_1[61]~reg0.CLK
CLK => data_a_1[62]~reg0.CLK
CLK => data_a_1[63]~reg0.CLK
CLK => data_a_1[64]~reg0.CLK
CLK => data_a_1[65]~reg0.CLK
CLK => data_a_1[66]~reg0.CLK
CLK => data_a_1[67]~reg0.CLK
CLK => data_a_1[68]~reg0.CLK
CLK => data_a_1[69]~reg0.CLK
CLK => data_a_1[70]~reg0.CLK
CLK => data_a_1[71]~reg0.CLK
CLK => data_a_1[72]~reg0.CLK
CLK => data_a_1[73]~reg0.CLK
CLK => data_a_1[74]~reg0.CLK
CLK => data_a_1[75]~reg0.CLK
CLK => data_a_1[76]~reg0.CLK
CLK => data_a_1[77]~reg0.CLK
CLK => data_a_1[78]~reg0.CLK
CLK => data_a_1[79]~reg0.CLK
CLK => data_a_1[80]~reg0.CLK
CLK => data_a_1[81]~reg0.CLK
CLK => data_a_1[82]~reg0.CLK
CLK => data_a_1[83]~reg0.CLK
CLK => data_a_1[84]~reg0.CLK
CLK => data_a_1[85]~reg0.CLK
CLK => data_a_1[86]~reg0.CLK
CLK => data_a_1[87]~reg0.CLK
CLK => data_a_1[88]~reg0.CLK
CLK => data_a_1[89]~reg0.CLK
CLK => data_a_1[90]~reg0.CLK
CLK => data_a_1[91]~reg0.CLK
CLK => data_a_1[92]~reg0.CLK
CLK => data_a_1[93]~reg0.CLK
CLK => data_a_1[94]~reg0.CLK
CLK => data_a_1[95]~reg0.CLK
CLK => data_a_1[96]~reg0.CLK
CLK => data_a_1[97]~reg0.CLK
CLK => data_a_1[98]~reg0.CLK
CLK => data_a_1[99]~reg0.CLK
CLK => data_a_1[100]~reg0.CLK
CLK => data_a_1[101]~reg0.CLK
CLK => data_a_1[102]~reg0.CLK
CLK => data_a_1[103]~reg0.CLK
CLK => data_a_1[104]~reg0.CLK
CLK => data_a_1[105]~reg0.CLK
CLK => data_a_1[106]~reg0.CLK
CLK => data_a_1[107]~reg0.CLK
CLK => data_a_1[108]~reg0.CLK
CLK => data_a_1[109]~reg0.CLK
CLK => data_a_1[110]~reg0.CLK
CLK => data_a_1[111]~reg0.CLK
CLK => data_a_1[112]~reg0.CLK
CLK => data_a_1[113]~reg0.CLK
CLK => data_a_1[114]~reg0.CLK
CLK => data_a_1[115]~reg0.CLK
CLK => data_a_1[116]~reg0.CLK
CLK => data_a_1[117]~reg0.CLK
CLK => data_a_1[118]~reg0.CLK
CLK => data_a_1[119]~reg0.CLK
CLK => data_a_1[120]~reg0.CLK
CLK => data_a_1[121]~reg0.CLK
CLK => data_a_1[122]~reg0.CLK
CLK => data_a_1[123]~reg0.CLK
CLK => data_a_1[124]~reg0.CLK
CLK => data_a_1[125]~reg0.CLK
CLK => data_a_1[126]~reg0.CLK
CLK => data_a_1[127]~reg0.CLK
CLK => wren_a_1~reg0.CLK
address_a_1[0] <= <GND>
address_a_1[1] <= <GND>
address_a_1[2] <= <GND>
address_b_1[0] <= <GND>
address_b_1[1] <= <GND>
address_b_1[2] <= <GND>
data_a_1[0] <= data_a_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[1] <= data_a_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[2] <= data_a_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[3] <= data_a_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[4] <= data_a_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[5] <= data_a_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[6] <= data_a_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[7] <= data_a_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[8] <= data_a_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[9] <= data_a_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[10] <= data_a_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[11] <= data_a_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[12] <= data_a_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[13] <= data_a_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[14] <= data_a_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[15] <= data_a_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[16] <= data_a_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[17] <= data_a_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[18] <= data_a_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[19] <= data_a_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[20] <= data_a_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[21] <= data_a_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[22] <= data_a_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[23] <= data_a_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[24] <= data_a_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[25] <= data_a_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[26] <= data_a_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[27] <= data_a_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[28] <= data_a_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[29] <= data_a_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[30] <= data_a_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[31] <= data_a_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[32] <= data_a_1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[33] <= data_a_1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[34] <= data_a_1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[35] <= data_a_1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[36] <= data_a_1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[37] <= data_a_1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[38] <= data_a_1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[39] <= data_a_1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[40] <= data_a_1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[41] <= data_a_1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[42] <= data_a_1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[43] <= data_a_1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[44] <= data_a_1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[45] <= data_a_1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[46] <= data_a_1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[47] <= data_a_1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[48] <= data_a_1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[49] <= data_a_1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[50] <= data_a_1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[51] <= data_a_1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[52] <= data_a_1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[53] <= data_a_1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[54] <= data_a_1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[55] <= data_a_1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[56] <= data_a_1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[57] <= data_a_1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[58] <= data_a_1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[59] <= data_a_1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[60] <= data_a_1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[61] <= data_a_1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[62] <= data_a_1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[63] <= data_a_1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[64] <= data_a_1[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[65] <= data_a_1[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[66] <= data_a_1[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[67] <= data_a_1[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[68] <= data_a_1[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[69] <= data_a_1[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[70] <= data_a_1[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[71] <= data_a_1[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[72] <= data_a_1[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[73] <= data_a_1[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[74] <= data_a_1[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[75] <= data_a_1[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[76] <= data_a_1[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[77] <= data_a_1[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[78] <= data_a_1[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[79] <= data_a_1[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[80] <= data_a_1[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[81] <= data_a_1[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[82] <= data_a_1[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[83] <= data_a_1[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[84] <= data_a_1[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[85] <= data_a_1[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[86] <= data_a_1[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[87] <= data_a_1[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[88] <= data_a_1[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[89] <= data_a_1[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[90] <= data_a_1[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[91] <= data_a_1[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[92] <= data_a_1[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[93] <= data_a_1[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[94] <= data_a_1[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[95] <= data_a_1[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[96] <= data_a_1[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[97] <= data_a_1[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[98] <= data_a_1[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[99] <= data_a_1[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[100] <= data_a_1[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[101] <= data_a_1[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[102] <= data_a_1[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[103] <= data_a_1[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[104] <= data_a_1[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[105] <= data_a_1[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[106] <= data_a_1[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[107] <= data_a_1[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[108] <= data_a_1[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[109] <= data_a_1[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[110] <= data_a_1[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[111] <= data_a_1[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[112] <= data_a_1[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[113] <= data_a_1[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[114] <= data_a_1[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[115] <= data_a_1[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[116] <= data_a_1[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[117] <= data_a_1[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[118] <= data_a_1[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[119] <= data_a_1[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[120] <= data_a_1[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[121] <= data_a_1[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[122] <= data_a_1[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[123] <= data_a_1[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[124] <= data_a_1[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[125] <= data_a_1[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[126] <= data_a_1[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_1[127] <= data_a_1[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[0] <= data_b_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[1] <= data_b_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[2] <= data_b_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[3] <= data_b_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[4] <= data_b_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[5] <= data_b_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[6] <= data_b_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[7] <= data_b_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[8] <= data_b_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[9] <= data_b_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[10] <= data_b_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[11] <= data_b_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[12] <= data_b_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[13] <= data_b_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[14] <= data_b_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[15] <= data_b_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[16] <= data_b_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[17] <= data_b_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[18] <= data_b_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[19] <= data_b_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[20] <= data_b_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[21] <= data_b_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[22] <= data_b_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[23] <= data_b_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[24] <= data_b_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[25] <= data_b_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[26] <= data_b_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[27] <= data_b_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[28] <= data_b_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[29] <= data_b_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[30] <= data_b_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[31] <= data_b_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[32] <= data_b_1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[33] <= data_b_1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[34] <= data_b_1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[35] <= data_b_1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[36] <= data_b_1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[37] <= data_b_1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[38] <= data_b_1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[39] <= data_b_1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[40] <= data_b_1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[41] <= data_b_1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[42] <= data_b_1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[43] <= data_b_1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[44] <= data_b_1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[45] <= data_b_1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[46] <= data_b_1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[47] <= data_b_1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[48] <= data_b_1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[49] <= data_b_1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[50] <= data_b_1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[51] <= data_b_1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[52] <= data_b_1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[53] <= data_b_1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[54] <= data_b_1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[55] <= data_b_1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[56] <= data_b_1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[57] <= data_b_1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[58] <= data_b_1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[59] <= data_b_1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[60] <= data_b_1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[61] <= data_b_1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[62] <= data_b_1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[63] <= data_b_1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[64] <= data_b_1[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[65] <= data_b_1[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[66] <= data_b_1[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[67] <= data_b_1[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[68] <= data_b_1[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[69] <= data_b_1[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[70] <= data_b_1[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[71] <= data_b_1[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[72] <= data_b_1[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[73] <= data_b_1[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[74] <= data_b_1[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[75] <= data_b_1[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[76] <= data_b_1[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[77] <= data_b_1[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[78] <= data_b_1[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[79] <= data_b_1[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[80] <= data_b_1[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[81] <= data_b_1[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[82] <= data_b_1[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[83] <= data_b_1[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[84] <= data_b_1[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[85] <= data_b_1[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[86] <= data_b_1[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[87] <= data_b_1[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[88] <= data_b_1[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[89] <= data_b_1[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[90] <= data_b_1[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[91] <= data_b_1[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[92] <= data_b_1[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[93] <= data_b_1[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[94] <= data_b_1[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[95] <= data_b_1[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[96] <= data_b_1[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[97] <= data_b_1[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[98] <= data_b_1[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[99] <= data_b_1[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[100] <= data_b_1[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[101] <= data_b_1[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[102] <= data_b_1[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[103] <= data_b_1[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[104] <= data_b_1[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[105] <= data_b_1[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[106] <= data_b_1[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[107] <= data_b_1[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[108] <= data_b_1[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[109] <= data_b_1[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[110] <= data_b_1[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[111] <= data_b_1[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[112] <= data_b_1[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[113] <= data_b_1[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[114] <= data_b_1[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[115] <= data_b_1[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[116] <= data_b_1[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[117] <= data_b_1[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[118] <= data_b_1[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[119] <= data_b_1[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[120] <= data_b_1[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[121] <= data_b_1[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[122] <= data_b_1[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[123] <= data_b_1[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[124] <= data_b_1[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[125] <= data_b_1[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[126] <= data_b_1[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_1[127] <= data_b_1[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_a_2[0] <= <GND>
address_a_2[1] <= <GND>
address_a_2[2] <= <GND>
address_b_2[0] <= <GND>
address_b_2[1] <= <GND>
address_b_2[2] <= <GND>
data_a_2[0] <= data_a_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[1] <= data_a_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[2] <= data_a_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[3] <= data_a_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[4] <= data_a_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[5] <= data_a_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[6] <= data_a_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[7] <= data_a_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[8] <= data_a_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[9] <= data_a_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[10] <= data_a_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[11] <= data_a_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[12] <= data_a_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[13] <= data_a_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[14] <= data_a_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[15] <= data_a_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[16] <= data_a_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[17] <= data_a_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[18] <= data_a_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[19] <= data_a_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[20] <= data_a_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[21] <= data_a_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[22] <= data_a_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[23] <= data_a_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[24] <= data_a_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[25] <= data_a_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[26] <= data_a_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[27] <= data_a_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[28] <= data_a_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[29] <= data_a_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[30] <= data_a_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[31] <= data_a_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[32] <= data_a_2[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[33] <= data_a_2[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[34] <= data_a_2[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[35] <= data_a_2[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[36] <= data_a_2[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[37] <= data_a_2[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[38] <= data_a_2[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[39] <= data_a_2[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[40] <= data_a_2[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[41] <= data_a_2[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[42] <= data_a_2[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[43] <= data_a_2[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[44] <= data_a_2[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[45] <= data_a_2[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[46] <= data_a_2[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[47] <= data_a_2[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[48] <= data_a_2[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[49] <= data_a_2[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[50] <= data_a_2[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[51] <= data_a_2[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[52] <= data_a_2[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[53] <= data_a_2[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[54] <= data_a_2[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[55] <= data_a_2[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[56] <= data_a_2[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[57] <= data_a_2[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[58] <= data_a_2[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[59] <= data_a_2[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[60] <= data_a_2[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[61] <= data_a_2[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[62] <= data_a_2[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[63] <= data_a_2[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[64] <= data_a_2[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[65] <= data_a_2[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[66] <= data_a_2[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[67] <= data_a_2[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[68] <= data_a_2[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[69] <= data_a_2[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[70] <= data_a_2[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[71] <= data_a_2[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[72] <= data_a_2[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[73] <= data_a_2[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[74] <= data_a_2[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[75] <= data_a_2[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[76] <= data_a_2[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[77] <= data_a_2[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[78] <= data_a_2[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[79] <= data_a_2[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[80] <= data_a_2[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[81] <= data_a_2[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[82] <= data_a_2[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[83] <= data_a_2[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[84] <= data_a_2[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[85] <= data_a_2[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[86] <= data_a_2[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[87] <= data_a_2[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[88] <= data_a_2[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[89] <= data_a_2[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[90] <= data_a_2[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[91] <= data_a_2[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[92] <= data_a_2[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[93] <= data_a_2[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[94] <= data_a_2[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[95] <= data_a_2[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[96] <= data_a_2[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[97] <= data_a_2[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[98] <= data_a_2[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[99] <= data_a_2[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[100] <= data_a_2[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[101] <= data_a_2[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[102] <= data_a_2[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[103] <= data_a_2[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[104] <= data_a_2[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[105] <= data_a_2[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[106] <= data_a_2[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[107] <= data_a_2[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[108] <= data_a_2[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[109] <= data_a_2[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[110] <= data_a_2[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[111] <= data_a_2[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[112] <= data_a_2[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[113] <= data_a_2[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[114] <= data_a_2[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[115] <= data_a_2[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[116] <= data_a_2[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[117] <= data_a_2[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[118] <= data_a_2[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[119] <= data_a_2[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[120] <= data_a_2[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[121] <= data_a_2[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[122] <= data_a_2[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[123] <= data_a_2[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[124] <= data_a_2[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[125] <= data_a_2[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[126] <= data_a_2[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_2[127] <= data_a_2[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[0] <= data_b_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[1] <= data_b_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[2] <= data_b_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[3] <= data_b_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[4] <= data_b_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[5] <= data_b_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[6] <= data_b_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[7] <= data_b_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[8] <= data_b_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[9] <= data_b_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[10] <= data_b_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[11] <= data_b_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[12] <= data_b_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[13] <= data_b_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[14] <= data_b_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[15] <= data_b_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[16] <= data_b_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[17] <= data_b_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[18] <= data_b_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[19] <= data_b_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[20] <= data_b_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[21] <= data_b_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[22] <= data_b_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[23] <= data_b_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[24] <= data_b_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[25] <= data_b_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[26] <= data_b_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[27] <= data_b_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[28] <= data_b_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[29] <= data_b_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[30] <= data_b_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[31] <= data_b_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[32] <= data_b_2[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[33] <= data_b_2[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[34] <= data_b_2[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[35] <= data_b_2[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[36] <= data_b_2[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[37] <= data_b_2[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[38] <= data_b_2[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[39] <= data_b_2[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[40] <= data_b_2[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[41] <= data_b_2[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[42] <= data_b_2[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[43] <= data_b_2[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[44] <= data_b_2[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[45] <= data_b_2[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[46] <= data_b_2[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[47] <= data_b_2[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[48] <= data_b_2[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[49] <= data_b_2[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[50] <= data_b_2[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[51] <= data_b_2[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[52] <= data_b_2[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[53] <= data_b_2[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[54] <= data_b_2[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[55] <= data_b_2[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[56] <= data_b_2[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[57] <= data_b_2[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[58] <= data_b_2[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[59] <= data_b_2[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[60] <= data_b_2[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[61] <= data_b_2[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[62] <= data_b_2[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[63] <= data_b_2[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[64] <= data_b_2[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[65] <= data_b_2[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[66] <= data_b_2[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[67] <= data_b_2[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[68] <= data_b_2[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[69] <= data_b_2[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[70] <= data_b_2[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[71] <= data_b_2[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[72] <= data_b_2[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[73] <= data_b_2[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[74] <= data_b_2[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[75] <= data_b_2[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[76] <= data_b_2[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[77] <= data_b_2[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[78] <= data_b_2[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[79] <= data_b_2[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[80] <= data_b_2[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[81] <= data_b_2[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[82] <= data_b_2[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[83] <= data_b_2[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[84] <= data_b_2[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[85] <= data_b_2[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[86] <= data_b_2[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[87] <= data_b_2[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[88] <= data_b_2[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[89] <= data_b_2[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[90] <= data_b_2[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[91] <= data_b_2[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[92] <= data_b_2[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[93] <= data_b_2[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[94] <= data_b_2[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[95] <= data_b_2[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[96] <= data_b_2[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[97] <= data_b_2[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[98] <= data_b_2[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[99] <= data_b_2[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[100] <= data_b_2[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[101] <= data_b_2[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[102] <= data_b_2[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[103] <= data_b_2[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[104] <= data_b_2[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[105] <= data_b_2[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[106] <= data_b_2[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[107] <= data_b_2[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[108] <= data_b_2[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[109] <= data_b_2[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[110] <= data_b_2[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[111] <= data_b_2[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[112] <= data_b_2[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[113] <= data_b_2[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[114] <= data_b_2[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[115] <= data_b_2[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[116] <= data_b_2[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[117] <= data_b_2[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[118] <= data_b_2[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[119] <= data_b_2[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[120] <= data_b_2[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[121] <= data_b_2[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[122] <= data_b_2[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[123] <= data_b_2[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[124] <= data_b_2[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[125] <= data_b_2[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[126] <= data_b_2[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_2[127] <= data_b_2[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a_1[0] => data_a_1[8]~reg0.DATAIN
q_a_1[1] => data_a_1[9]~reg0.DATAIN
q_a_1[2] => data_a_1[10]~reg0.DATAIN
q_a_1[3] => data_a_1[11]~reg0.DATAIN
q_a_1[4] => data_a_1[12]~reg0.DATAIN
q_a_1[5] => data_a_1[13]~reg0.DATAIN
q_a_1[6] => data_a_1[14]~reg0.DATAIN
q_a_1[7] => data_a_1[15]~reg0.DATAIN
q_a_1[8] => data_a_1[16]~reg0.DATAIN
q_a_1[9] => data_a_1[17]~reg0.DATAIN
q_a_1[10] => data_a_1[18]~reg0.DATAIN
q_a_1[11] => data_a_1[19]~reg0.DATAIN
q_a_1[12] => data_a_1[20]~reg0.DATAIN
q_a_1[13] => data_a_1[21]~reg0.DATAIN
q_a_1[14] => data_a_1[22]~reg0.DATAIN
q_a_1[15] => data_a_1[23]~reg0.DATAIN
q_a_1[16] => data_a_1[24]~reg0.DATAIN
q_a_1[17] => data_a_1[25]~reg0.DATAIN
q_a_1[18] => data_a_1[26]~reg0.DATAIN
q_a_1[19] => data_a_1[27]~reg0.DATAIN
q_a_1[20] => data_a_1[28]~reg0.DATAIN
q_a_1[21] => data_a_1[29]~reg0.DATAIN
q_a_1[22] => data_a_1[30]~reg0.DATAIN
q_a_1[23] => data_a_1[31]~reg0.DATAIN
q_a_1[24] => data_a_1[32]~reg0.DATAIN
q_a_1[25] => data_a_1[33]~reg0.DATAIN
q_a_1[26] => data_a_1[34]~reg0.DATAIN
q_a_1[27] => data_a_1[35]~reg0.DATAIN
q_a_1[28] => data_a_1[36]~reg0.DATAIN
q_a_1[29] => data_a_1[37]~reg0.DATAIN
q_a_1[30] => data_a_1[38]~reg0.DATAIN
q_a_1[31] => data_a_1[39]~reg0.DATAIN
q_a_1[32] => data_a_1[40]~reg0.DATAIN
q_a_1[33] => data_a_1[41]~reg0.DATAIN
q_a_1[34] => data_a_1[42]~reg0.DATAIN
q_a_1[35] => data_a_1[43]~reg0.DATAIN
q_a_1[36] => data_a_1[44]~reg0.DATAIN
q_a_1[37] => data_a_1[45]~reg0.DATAIN
q_a_1[38] => data_a_1[46]~reg0.DATAIN
q_a_1[39] => data_a_1[47]~reg0.DATAIN
q_a_1[40] => data_a_1[48]~reg0.DATAIN
q_a_1[41] => data_a_1[49]~reg0.DATAIN
q_a_1[42] => data_a_1[50]~reg0.DATAIN
q_a_1[43] => data_a_1[51]~reg0.DATAIN
q_a_1[44] => data_a_1[52]~reg0.DATAIN
q_a_1[45] => data_a_1[53]~reg0.DATAIN
q_a_1[46] => data_a_1[54]~reg0.DATAIN
q_a_1[47] => data_a_1[55]~reg0.DATAIN
q_a_1[48] => data_a_1[56]~reg0.DATAIN
q_a_1[49] => data_a_1[57]~reg0.DATAIN
q_a_1[50] => data_a_1[58]~reg0.DATAIN
q_a_1[51] => data_a_1[59]~reg0.DATAIN
q_a_1[52] => data_a_1[60]~reg0.DATAIN
q_a_1[53] => data_a_1[61]~reg0.DATAIN
q_a_1[54] => data_a_1[62]~reg0.DATAIN
q_a_1[55] => data_a_1[63]~reg0.DATAIN
q_a_1[56] => data_a_1[64]~reg0.DATAIN
q_a_1[57] => data_a_1[65]~reg0.DATAIN
q_a_1[58] => data_a_1[66]~reg0.DATAIN
q_a_1[59] => data_a_1[67]~reg0.DATAIN
q_a_1[60] => data_a_1[68]~reg0.DATAIN
q_a_1[61] => data_a_1[69]~reg0.DATAIN
q_a_1[62] => data_a_1[70]~reg0.DATAIN
q_a_1[63] => data_a_1[71]~reg0.DATAIN
q_a_1[64] => data_a_1[72]~reg0.DATAIN
q_a_1[65] => data_a_1[73]~reg0.DATAIN
q_a_1[66] => data_a_1[74]~reg0.DATAIN
q_a_1[67] => data_a_1[75]~reg0.DATAIN
q_a_1[68] => data_a_1[76]~reg0.DATAIN
q_a_1[69] => data_a_1[77]~reg0.DATAIN
q_a_1[70] => data_a_1[78]~reg0.DATAIN
q_a_1[71] => data_a_1[79]~reg0.DATAIN
q_a_1[72] => data_a_1[80]~reg0.DATAIN
q_a_1[73] => data_a_1[81]~reg0.DATAIN
q_a_1[74] => data_a_1[82]~reg0.DATAIN
q_a_1[75] => data_a_1[83]~reg0.DATAIN
q_a_1[76] => data_a_1[84]~reg0.DATAIN
q_a_1[77] => data_a_1[85]~reg0.DATAIN
q_a_1[78] => data_a_1[86]~reg0.DATAIN
q_a_1[79] => data_a_1[87]~reg0.DATAIN
q_a_1[80] => data_a_1[88]~reg0.DATAIN
q_a_1[81] => data_a_1[89]~reg0.DATAIN
q_a_1[82] => data_a_1[90]~reg0.DATAIN
q_a_1[83] => data_a_1[91]~reg0.DATAIN
q_a_1[84] => data_a_1[92]~reg0.DATAIN
q_a_1[85] => data_a_1[93]~reg0.DATAIN
q_a_1[86] => data_a_1[94]~reg0.DATAIN
q_a_1[87] => data_a_1[95]~reg0.DATAIN
q_a_1[88] => data_a_1[96]~reg0.DATAIN
q_a_1[89] => data_a_1[97]~reg0.DATAIN
q_a_1[90] => data_a_1[98]~reg0.DATAIN
q_a_1[91] => data_a_1[99]~reg0.DATAIN
q_a_1[92] => data_a_1[100]~reg0.DATAIN
q_a_1[93] => data_a_1[101]~reg0.DATAIN
q_a_1[94] => data_a_1[102]~reg0.DATAIN
q_a_1[95] => data_a_1[103]~reg0.DATAIN
q_a_1[96] => data_a_1[104]~reg0.DATAIN
q_a_1[97] => data_a_1[105]~reg0.DATAIN
q_a_1[98] => data_a_1[106]~reg0.DATAIN
q_a_1[99] => data_a_1[107]~reg0.DATAIN
q_a_1[100] => data_a_1[108]~reg0.DATAIN
q_a_1[101] => data_a_1[109]~reg0.DATAIN
q_a_1[102] => data_a_1[110]~reg0.DATAIN
q_a_1[103] => data_a_1[111]~reg0.DATAIN
q_a_1[104] => data_a_1[112]~reg0.DATAIN
q_a_1[105] => data_a_1[113]~reg0.DATAIN
q_a_1[106] => data_a_1[114]~reg0.DATAIN
q_a_1[107] => data_a_1[115]~reg0.DATAIN
q_a_1[108] => data_a_1[116]~reg0.DATAIN
q_a_1[109] => data_a_1[117]~reg0.DATAIN
q_a_1[110] => data_a_1[118]~reg0.DATAIN
q_a_1[111] => data_a_1[119]~reg0.DATAIN
q_a_1[112] => data_a_1[120]~reg0.DATAIN
q_a_1[113] => data_a_1[121]~reg0.DATAIN
q_a_1[114] => data_a_1[122]~reg0.DATAIN
q_a_1[115] => data_a_1[123]~reg0.DATAIN
q_a_1[116] => data_a_1[124]~reg0.DATAIN
q_a_1[117] => data_a_1[125]~reg0.DATAIN
q_a_1[118] => data_a_1[126]~reg0.DATAIN
q_a_1[119] => data_a_1[127]~reg0.DATAIN
q_a_1[120] => data_b_1[0]~reg0.DATAIN
q_a_1[121] => data_b_1[1]~reg0.DATAIN
q_a_1[122] => data_b_1[2]~reg0.DATAIN
q_a_1[123] => data_b_1[3]~reg0.DATAIN
q_a_1[124] => data_b_1[4]~reg0.DATAIN
q_a_1[125] => data_b_1[5]~reg0.DATAIN
q_a_1[126] => data_b_1[6]~reg0.DATAIN
q_a_1[127] => data_b_1[7]~reg0.DATAIN
q_b_1[0] => data_b_1[8]~reg0.DATAIN
q_b_1[1] => data_b_1[9]~reg0.DATAIN
q_b_1[2] => data_b_1[10]~reg0.DATAIN
q_b_1[3] => data_b_1[11]~reg0.DATAIN
q_b_1[4] => data_b_1[12]~reg0.DATAIN
q_b_1[5] => data_b_1[13]~reg0.DATAIN
q_b_1[6] => data_b_1[14]~reg0.DATAIN
q_b_1[7] => data_b_1[15]~reg0.DATAIN
q_b_1[8] => data_b_1[16]~reg0.DATAIN
q_b_1[9] => data_b_1[17]~reg0.DATAIN
q_b_1[10] => data_b_1[18]~reg0.DATAIN
q_b_1[11] => data_b_1[19]~reg0.DATAIN
q_b_1[12] => data_b_1[20]~reg0.DATAIN
q_b_1[13] => data_b_1[21]~reg0.DATAIN
q_b_1[14] => data_b_1[22]~reg0.DATAIN
q_b_1[15] => data_b_1[23]~reg0.DATAIN
q_b_1[16] => data_b_1[24]~reg0.DATAIN
q_b_1[17] => data_b_1[25]~reg0.DATAIN
q_b_1[18] => data_b_1[26]~reg0.DATAIN
q_b_1[19] => data_b_1[27]~reg0.DATAIN
q_b_1[20] => data_b_1[28]~reg0.DATAIN
q_b_1[21] => data_b_1[29]~reg0.DATAIN
q_b_1[22] => data_b_1[30]~reg0.DATAIN
q_b_1[23] => data_b_1[31]~reg0.DATAIN
q_b_1[24] => data_b_1[32]~reg0.DATAIN
q_b_1[25] => data_b_1[33]~reg0.DATAIN
q_b_1[26] => data_b_1[34]~reg0.DATAIN
q_b_1[27] => data_b_1[35]~reg0.DATAIN
q_b_1[28] => data_b_1[36]~reg0.DATAIN
q_b_1[29] => data_b_1[37]~reg0.DATAIN
q_b_1[30] => data_b_1[38]~reg0.DATAIN
q_b_1[31] => data_b_1[39]~reg0.DATAIN
q_b_1[32] => data_b_1[40]~reg0.DATAIN
q_b_1[33] => data_b_1[41]~reg0.DATAIN
q_b_1[34] => data_b_1[42]~reg0.DATAIN
q_b_1[35] => data_b_1[43]~reg0.DATAIN
q_b_1[36] => data_b_1[44]~reg0.DATAIN
q_b_1[37] => data_b_1[45]~reg0.DATAIN
q_b_1[38] => data_b_1[46]~reg0.DATAIN
q_b_1[39] => data_b_1[47]~reg0.DATAIN
q_b_1[40] => data_b_1[48]~reg0.DATAIN
q_b_1[41] => data_b_1[49]~reg0.DATAIN
q_b_1[42] => data_b_1[50]~reg0.DATAIN
q_b_1[43] => data_b_1[51]~reg0.DATAIN
q_b_1[44] => data_b_1[52]~reg0.DATAIN
q_b_1[45] => data_b_1[53]~reg0.DATAIN
q_b_1[46] => data_b_1[54]~reg0.DATAIN
q_b_1[47] => data_b_1[55]~reg0.DATAIN
q_b_1[48] => data_b_1[56]~reg0.DATAIN
q_b_1[49] => data_b_1[57]~reg0.DATAIN
q_b_1[50] => data_b_1[58]~reg0.DATAIN
q_b_1[51] => data_b_1[59]~reg0.DATAIN
q_b_1[52] => data_b_1[60]~reg0.DATAIN
q_b_1[53] => data_b_1[61]~reg0.DATAIN
q_b_1[54] => data_b_1[62]~reg0.DATAIN
q_b_1[55] => data_b_1[63]~reg0.DATAIN
q_b_1[56] => data_b_1[64]~reg0.DATAIN
q_b_1[57] => data_b_1[65]~reg0.DATAIN
q_b_1[58] => data_b_1[66]~reg0.DATAIN
q_b_1[59] => data_b_1[67]~reg0.DATAIN
q_b_1[60] => data_b_1[68]~reg0.DATAIN
q_b_1[61] => data_b_1[69]~reg0.DATAIN
q_b_1[62] => data_b_1[70]~reg0.DATAIN
q_b_1[63] => data_b_1[71]~reg0.DATAIN
q_b_1[64] => data_b_1[72]~reg0.DATAIN
q_b_1[65] => data_b_1[73]~reg0.DATAIN
q_b_1[66] => data_b_1[74]~reg0.DATAIN
q_b_1[67] => data_b_1[75]~reg0.DATAIN
q_b_1[68] => data_b_1[76]~reg0.DATAIN
q_b_1[69] => data_b_1[77]~reg0.DATAIN
q_b_1[70] => data_b_1[78]~reg0.DATAIN
q_b_1[71] => data_b_1[79]~reg0.DATAIN
q_b_1[72] => data_b_1[80]~reg0.DATAIN
q_b_1[73] => data_b_1[81]~reg0.DATAIN
q_b_1[74] => data_b_1[82]~reg0.DATAIN
q_b_1[75] => data_b_1[83]~reg0.DATAIN
q_b_1[76] => data_b_1[84]~reg0.DATAIN
q_b_1[77] => data_b_1[85]~reg0.DATAIN
q_b_1[78] => data_b_1[86]~reg0.DATAIN
q_b_1[79] => data_b_1[87]~reg0.DATAIN
q_b_1[80] => data_b_1[88]~reg0.DATAIN
q_b_1[81] => data_b_1[89]~reg0.DATAIN
q_b_1[82] => data_b_1[90]~reg0.DATAIN
q_b_1[83] => data_b_1[91]~reg0.DATAIN
q_b_1[84] => data_b_1[92]~reg0.DATAIN
q_b_1[85] => data_b_1[93]~reg0.DATAIN
q_b_1[86] => data_b_1[94]~reg0.DATAIN
q_b_1[87] => data_b_1[95]~reg0.DATAIN
q_b_1[88] => data_b_1[96]~reg0.DATAIN
q_b_1[89] => data_b_1[97]~reg0.DATAIN
q_b_1[90] => data_b_1[98]~reg0.DATAIN
q_b_1[91] => data_b_1[99]~reg0.DATAIN
q_b_1[92] => data_b_1[100]~reg0.DATAIN
q_b_1[93] => data_b_1[101]~reg0.DATAIN
q_b_1[94] => data_b_1[102]~reg0.DATAIN
q_b_1[95] => data_b_1[103]~reg0.DATAIN
q_b_1[96] => data_b_1[104]~reg0.DATAIN
q_b_1[97] => data_b_1[105]~reg0.DATAIN
q_b_1[98] => data_b_1[106]~reg0.DATAIN
q_b_1[99] => data_b_1[107]~reg0.DATAIN
q_b_1[100] => data_b_1[108]~reg0.DATAIN
q_b_1[101] => data_b_1[109]~reg0.DATAIN
q_b_1[102] => data_b_1[110]~reg0.DATAIN
q_b_1[103] => data_b_1[111]~reg0.DATAIN
q_b_1[104] => data_b_1[112]~reg0.DATAIN
q_b_1[105] => data_b_1[113]~reg0.DATAIN
q_b_1[106] => data_b_1[114]~reg0.DATAIN
q_b_1[107] => data_b_1[115]~reg0.DATAIN
q_b_1[108] => data_b_1[116]~reg0.DATAIN
q_b_1[109] => data_b_1[117]~reg0.DATAIN
q_b_1[110] => data_b_1[118]~reg0.DATAIN
q_b_1[111] => data_b_1[119]~reg0.DATAIN
q_b_1[112] => data_b_1[120]~reg0.DATAIN
q_b_1[113] => data_b_1[121]~reg0.DATAIN
q_b_1[114] => data_b_1[122]~reg0.DATAIN
q_b_1[115] => data_b_1[123]~reg0.DATAIN
q_b_1[116] => data_b_1[124]~reg0.DATAIN
q_b_1[117] => data_b_1[125]~reg0.DATAIN
q_b_1[118] => data_b_1[126]~reg0.DATAIN
q_b_1[119] => data_b_1[127]~reg0.DATAIN
q_b_1[120] => data_a_2[0]~reg0.DATAIN
q_b_1[121] => data_a_2[1]~reg0.DATAIN
q_b_1[122] => data_a_2[2]~reg0.DATAIN
q_b_1[123] => data_a_2[3]~reg0.DATAIN
q_b_1[124] => data_a_2[4]~reg0.DATAIN
q_b_1[125] => data_a_2[5]~reg0.DATAIN
q_b_1[126] => data_a_2[6]~reg0.DATAIN
q_b_1[127] => data_a_2[7]~reg0.DATAIN
q_a_2[0] => data_a_2[8]~reg0.DATAIN
q_a_2[1] => data_a_2[9]~reg0.DATAIN
q_a_2[2] => data_a_2[10]~reg0.DATAIN
q_a_2[3] => data_a_2[11]~reg0.DATAIN
q_a_2[4] => data_a_2[12]~reg0.DATAIN
q_a_2[5] => data_a_2[13]~reg0.DATAIN
q_a_2[6] => data_a_2[14]~reg0.DATAIN
q_a_2[7] => data_a_2[15]~reg0.DATAIN
q_a_2[8] => data_a_2[16]~reg0.DATAIN
q_a_2[9] => data_a_2[17]~reg0.DATAIN
q_a_2[10] => data_a_2[18]~reg0.DATAIN
q_a_2[11] => data_a_2[19]~reg0.DATAIN
q_a_2[12] => data_a_2[20]~reg0.DATAIN
q_a_2[13] => data_a_2[21]~reg0.DATAIN
q_a_2[14] => data_a_2[22]~reg0.DATAIN
q_a_2[15] => data_a_2[23]~reg0.DATAIN
q_a_2[16] => data_a_2[24]~reg0.DATAIN
q_a_2[17] => data_a_2[25]~reg0.DATAIN
q_a_2[18] => data_a_2[26]~reg0.DATAIN
q_a_2[19] => data_a_2[27]~reg0.DATAIN
q_a_2[20] => data_a_2[28]~reg0.DATAIN
q_a_2[21] => data_a_2[29]~reg0.DATAIN
q_a_2[22] => data_a_2[30]~reg0.DATAIN
q_a_2[23] => data_a_2[31]~reg0.DATAIN
q_a_2[24] => data_a_2[32]~reg0.DATAIN
q_a_2[25] => data_a_2[33]~reg0.DATAIN
q_a_2[26] => data_a_2[34]~reg0.DATAIN
q_a_2[27] => data_a_2[35]~reg0.DATAIN
q_a_2[28] => data_a_2[36]~reg0.DATAIN
q_a_2[29] => data_a_2[37]~reg0.DATAIN
q_a_2[30] => data_a_2[38]~reg0.DATAIN
q_a_2[31] => data_a_2[39]~reg0.DATAIN
q_a_2[32] => data_a_2[40]~reg0.DATAIN
q_a_2[33] => data_a_2[41]~reg0.DATAIN
q_a_2[34] => data_a_2[42]~reg0.DATAIN
q_a_2[35] => data_a_2[43]~reg0.DATAIN
q_a_2[36] => data_a_2[44]~reg0.DATAIN
q_a_2[37] => data_a_2[45]~reg0.DATAIN
q_a_2[38] => data_a_2[46]~reg0.DATAIN
q_a_2[39] => data_a_2[47]~reg0.DATAIN
q_a_2[40] => data_a_2[48]~reg0.DATAIN
q_a_2[41] => data_a_2[49]~reg0.DATAIN
q_a_2[42] => data_a_2[50]~reg0.DATAIN
q_a_2[43] => data_a_2[51]~reg0.DATAIN
q_a_2[44] => data_a_2[52]~reg0.DATAIN
q_a_2[45] => data_a_2[53]~reg0.DATAIN
q_a_2[46] => data_a_2[54]~reg0.DATAIN
q_a_2[47] => data_a_2[55]~reg0.DATAIN
q_a_2[48] => data_a_2[56]~reg0.DATAIN
q_a_2[49] => data_a_2[57]~reg0.DATAIN
q_a_2[50] => data_a_2[58]~reg0.DATAIN
q_a_2[51] => data_a_2[59]~reg0.DATAIN
q_a_2[52] => data_a_2[60]~reg0.DATAIN
q_a_2[53] => data_a_2[61]~reg0.DATAIN
q_a_2[54] => data_a_2[62]~reg0.DATAIN
q_a_2[55] => data_a_2[63]~reg0.DATAIN
q_a_2[56] => data_a_2[64]~reg0.DATAIN
q_a_2[57] => data_a_2[65]~reg0.DATAIN
q_a_2[58] => data_a_2[66]~reg0.DATAIN
q_a_2[59] => data_a_2[67]~reg0.DATAIN
q_a_2[60] => data_a_2[68]~reg0.DATAIN
q_a_2[61] => data_a_2[69]~reg0.DATAIN
q_a_2[62] => data_a_2[70]~reg0.DATAIN
q_a_2[63] => data_a_2[71]~reg0.DATAIN
q_a_2[64] => data_a_2[72]~reg0.DATAIN
q_a_2[65] => data_a_2[73]~reg0.DATAIN
q_a_2[66] => data_a_2[74]~reg0.DATAIN
q_a_2[67] => data_a_2[75]~reg0.DATAIN
q_a_2[68] => data_a_2[76]~reg0.DATAIN
q_a_2[69] => data_a_2[77]~reg0.DATAIN
q_a_2[70] => data_a_2[78]~reg0.DATAIN
q_a_2[71] => data_a_2[79]~reg0.DATAIN
q_a_2[72] => data_a_2[80]~reg0.DATAIN
q_a_2[73] => data_a_2[81]~reg0.DATAIN
q_a_2[74] => data_a_2[82]~reg0.DATAIN
q_a_2[75] => data_a_2[83]~reg0.DATAIN
q_a_2[76] => data_a_2[84]~reg0.DATAIN
q_a_2[77] => data_a_2[85]~reg0.DATAIN
q_a_2[78] => data_a_2[86]~reg0.DATAIN
q_a_2[79] => data_a_2[87]~reg0.DATAIN
q_a_2[80] => data_a_2[88]~reg0.DATAIN
q_a_2[81] => data_a_2[89]~reg0.DATAIN
q_a_2[82] => data_a_2[90]~reg0.DATAIN
q_a_2[83] => data_a_2[91]~reg0.DATAIN
q_a_2[84] => data_a_2[92]~reg0.DATAIN
q_a_2[85] => data_a_2[93]~reg0.DATAIN
q_a_2[86] => data_a_2[94]~reg0.DATAIN
q_a_2[87] => data_a_2[95]~reg0.DATAIN
q_a_2[88] => data_a_2[96]~reg0.DATAIN
q_a_2[89] => data_a_2[97]~reg0.DATAIN
q_a_2[90] => data_a_2[98]~reg0.DATAIN
q_a_2[91] => data_a_2[99]~reg0.DATAIN
q_a_2[92] => data_a_2[100]~reg0.DATAIN
q_a_2[93] => data_a_2[101]~reg0.DATAIN
q_a_2[94] => data_a_2[102]~reg0.DATAIN
q_a_2[95] => data_a_2[103]~reg0.DATAIN
q_a_2[96] => data_a_2[104]~reg0.DATAIN
q_a_2[97] => data_a_2[105]~reg0.DATAIN
q_a_2[98] => data_a_2[106]~reg0.DATAIN
q_a_2[99] => data_a_2[107]~reg0.DATAIN
q_a_2[100] => data_a_2[108]~reg0.DATAIN
q_a_2[101] => data_a_2[109]~reg0.DATAIN
q_a_2[102] => data_a_2[110]~reg0.DATAIN
q_a_2[103] => data_a_2[111]~reg0.DATAIN
q_a_2[104] => data_a_2[112]~reg0.DATAIN
q_a_2[105] => data_a_2[113]~reg0.DATAIN
q_a_2[106] => data_a_2[114]~reg0.DATAIN
q_a_2[107] => data_a_2[115]~reg0.DATAIN
q_a_2[108] => data_a_2[116]~reg0.DATAIN
q_a_2[109] => data_a_2[117]~reg0.DATAIN
q_a_2[110] => data_a_2[118]~reg0.DATAIN
q_a_2[111] => data_a_2[119]~reg0.DATAIN
q_a_2[112] => data_a_2[120]~reg0.DATAIN
q_a_2[113] => data_a_2[121]~reg0.DATAIN
q_a_2[114] => data_a_2[122]~reg0.DATAIN
q_a_2[115] => data_a_2[123]~reg0.DATAIN
q_a_2[116] => data_a_2[124]~reg0.DATAIN
q_a_2[117] => data_a_2[125]~reg0.DATAIN
q_a_2[118] => data_a_2[126]~reg0.DATAIN
q_a_2[119] => data_a_2[127]~reg0.DATAIN
q_a_2[120] => data_b_2[0]~reg0.DATAIN
q_a_2[121] => data_b_2[1]~reg0.DATAIN
q_a_2[122] => data_b_2[2]~reg0.DATAIN
q_a_2[123] => data_b_2[3]~reg0.DATAIN
q_a_2[124] => data_b_2[4]~reg0.DATAIN
q_a_2[125] => data_b_2[5]~reg0.DATAIN
q_a_2[126] => data_b_2[6]~reg0.DATAIN
q_a_2[127] => data_b_2[7]~reg0.DATAIN
q_b_2[0] => data_b_2[8]~reg0.DATAIN
q_b_2[1] => data_b_2[9]~reg0.DATAIN
q_b_2[2] => data_b_2[10]~reg0.DATAIN
q_b_2[3] => data_b_2[11]~reg0.DATAIN
q_b_2[4] => data_b_2[12]~reg0.DATAIN
q_b_2[5] => data_b_2[13]~reg0.DATAIN
q_b_2[6] => data_b_2[14]~reg0.DATAIN
q_b_2[7] => data_b_2[15]~reg0.DATAIN
q_b_2[8] => data_b_2[16]~reg0.DATAIN
q_b_2[9] => data_b_2[17]~reg0.DATAIN
q_b_2[10] => data_b_2[18]~reg0.DATAIN
q_b_2[11] => data_b_2[19]~reg0.DATAIN
q_b_2[12] => data_b_2[20]~reg0.DATAIN
q_b_2[13] => data_b_2[21]~reg0.DATAIN
q_b_2[14] => data_b_2[22]~reg0.DATAIN
q_b_2[15] => data_b_2[23]~reg0.DATAIN
q_b_2[16] => data_b_2[24]~reg0.DATAIN
q_b_2[17] => data_b_2[25]~reg0.DATAIN
q_b_2[18] => data_b_2[26]~reg0.DATAIN
q_b_2[19] => data_b_2[27]~reg0.DATAIN
q_b_2[20] => data_b_2[28]~reg0.DATAIN
q_b_2[21] => data_b_2[29]~reg0.DATAIN
q_b_2[22] => data_b_2[30]~reg0.DATAIN
q_b_2[23] => data_b_2[31]~reg0.DATAIN
q_b_2[24] => data_b_2[32]~reg0.DATAIN
q_b_2[25] => data_b_2[33]~reg0.DATAIN
q_b_2[26] => data_b_2[34]~reg0.DATAIN
q_b_2[27] => data_b_2[35]~reg0.DATAIN
q_b_2[28] => data_b_2[36]~reg0.DATAIN
q_b_2[29] => data_b_2[37]~reg0.DATAIN
q_b_2[30] => data_b_2[38]~reg0.DATAIN
q_b_2[31] => data_b_2[39]~reg0.DATAIN
q_b_2[32] => data_b_2[40]~reg0.DATAIN
q_b_2[33] => data_b_2[41]~reg0.DATAIN
q_b_2[34] => data_b_2[42]~reg0.DATAIN
q_b_2[35] => data_b_2[43]~reg0.DATAIN
q_b_2[36] => data_b_2[44]~reg0.DATAIN
q_b_2[37] => data_b_2[45]~reg0.DATAIN
q_b_2[38] => data_b_2[46]~reg0.DATAIN
q_b_2[39] => data_b_2[47]~reg0.DATAIN
q_b_2[40] => data_b_2[48]~reg0.DATAIN
q_b_2[41] => data_b_2[49]~reg0.DATAIN
q_b_2[42] => data_b_2[50]~reg0.DATAIN
q_b_2[43] => data_b_2[51]~reg0.DATAIN
q_b_2[44] => data_b_2[52]~reg0.DATAIN
q_b_2[45] => data_b_2[53]~reg0.DATAIN
q_b_2[46] => data_b_2[54]~reg0.DATAIN
q_b_2[47] => data_b_2[55]~reg0.DATAIN
q_b_2[48] => data_b_2[56]~reg0.DATAIN
q_b_2[49] => data_b_2[57]~reg0.DATAIN
q_b_2[50] => data_b_2[58]~reg0.DATAIN
q_b_2[51] => data_b_2[59]~reg0.DATAIN
q_b_2[52] => data_b_2[60]~reg0.DATAIN
q_b_2[53] => data_b_2[61]~reg0.DATAIN
q_b_2[54] => data_b_2[62]~reg0.DATAIN
q_b_2[55] => data_b_2[63]~reg0.DATAIN
q_b_2[56] => data_b_2[64]~reg0.DATAIN
q_b_2[57] => data_b_2[65]~reg0.DATAIN
q_b_2[58] => data_b_2[66]~reg0.DATAIN
q_b_2[59] => data_b_2[67]~reg0.DATAIN
q_b_2[60] => data_b_2[68]~reg0.DATAIN
q_b_2[61] => data_b_2[69]~reg0.DATAIN
q_b_2[62] => data_b_2[70]~reg0.DATAIN
q_b_2[63] => data_b_2[71]~reg0.DATAIN
q_b_2[64] => data_b_2[72]~reg0.DATAIN
q_b_2[65] => data_b_2[73]~reg0.DATAIN
q_b_2[66] => data_b_2[74]~reg0.DATAIN
q_b_2[67] => data_b_2[75]~reg0.DATAIN
q_b_2[68] => data_b_2[76]~reg0.DATAIN
q_b_2[69] => data_b_2[77]~reg0.DATAIN
q_b_2[70] => data_b_2[78]~reg0.DATAIN
q_b_2[71] => data_b_2[79]~reg0.DATAIN
q_b_2[72] => data_b_2[80]~reg0.DATAIN
q_b_2[73] => data_b_2[81]~reg0.DATAIN
q_b_2[74] => data_b_2[82]~reg0.DATAIN
q_b_2[75] => data_b_2[83]~reg0.DATAIN
q_b_2[76] => data_b_2[84]~reg0.DATAIN
q_b_2[77] => data_b_2[85]~reg0.DATAIN
q_b_2[78] => data_b_2[86]~reg0.DATAIN
q_b_2[79] => data_b_2[87]~reg0.DATAIN
q_b_2[80] => data_b_2[88]~reg0.DATAIN
q_b_2[81] => data_b_2[89]~reg0.DATAIN
q_b_2[82] => data_b_2[90]~reg0.DATAIN
q_b_2[83] => data_b_2[91]~reg0.DATAIN
q_b_2[84] => data_b_2[92]~reg0.DATAIN
q_b_2[85] => data_b_2[93]~reg0.DATAIN
q_b_2[86] => data_b_2[94]~reg0.DATAIN
q_b_2[87] => data_b_2[95]~reg0.DATAIN
q_b_2[88] => data_b_2[96]~reg0.DATAIN
q_b_2[89] => data_b_2[97]~reg0.DATAIN
q_b_2[90] => data_b_2[98]~reg0.DATAIN
q_b_2[91] => data_b_2[99]~reg0.DATAIN
q_b_2[92] => data_b_2[100]~reg0.DATAIN
q_b_2[93] => data_b_2[101]~reg0.DATAIN
q_b_2[94] => data_b_2[102]~reg0.DATAIN
q_b_2[95] => data_b_2[103]~reg0.DATAIN
q_b_2[96] => data_b_2[104]~reg0.DATAIN
q_b_2[97] => data_b_2[105]~reg0.DATAIN
q_b_2[98] => data_b_2[106]~reg0.DATAIN
q_b_2[99] => data_b_2[107]~reg0.DATAIN
q_b_2[100] => data_b_2[108]~reg0.DATAIN
q_b_2[101] => data_b_2[109]~reg0.DATAIN
q_b_2[102] => data_b_2[110]~reg0.DATAIN
q_b_2[103] => data_b_2[111]~reg0.DATAIN
q_b_2[104] => data_b_2[112]~reg0.DATAIN
q_b_2[105] => data_b_2[113]~reg0.DATAIN
q_b_2[106] => data_b_2[114]~reg0.DATAIN
q_b_2[107] => data_b_2[115]~reg0.DATAIN
q_b_2[108] => data_b_2[116]~reg0.DATAIN
q_b_2[109] => data_b_2[117]~reg0.DATAIN
q_b_2[110] => data_b_2[118]~reg0.DATAIN
q_b_2[111] => data_b_2[119]~reg0.DATAIN
q_b_2[112] => data_b_2[120]~reg0.DATAIN
q_b_2[113] => data_b_2[121]~reg0.DATAIN
q_b_2[114] => data_b_2[122]~reg0.DATAIN
q_b_2[115] => data_b_2[123]~reg0.DATAIN
q_b_2[116] => data_b_2[124]~reg0.DATAIN
q_b_2[117] => data_b_2[125]~reg0.DATAIN
q_b_2[118] => data_b_2[126]~reg0.DATAIN
q_b_2[119] => data_b_2[127]~reg0.DATAIN
q_b_2[120] => ~NO_FANOUT~
q_b_2[121] => ~NO_FANOUT~
q_b_2[122] => ~NO_FANOUT~
q_b_2[123] => ~NO_FANOUT~
q_b_2[124] => ~NO_FANOUT~
q_b_2[125] => ~NO_FANOUT~
q_b_2[126] => ~NO_FANOUT~
q_b_2[127] => ~NO_FANOUT~
wren_a_1 <= wren_a_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_b_1 <= wren_b_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_a_2 <= wren_a_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_b_2 <= wren_b_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_adc_in[0] => data_a_1[0]~reg0.DATAIN
new_adc_in[1] => data_a_1[1]~reg0.DATAIN
new_adc_in[2] => data_a_1[2]~reg0.DATAIN
new_adc_in[3] => data_a_1[3]~reg0.DATAIN
new_adc_in[4] => data_a_1[4]~reg0.DATAIN
new_adc_in[5] => data_a_1[5]~reg0.DATAIN
new_adc_in[6] => data_a_1[6]~reg0.DATAIN
new_adc_in[7] => data_a_1[7]~reg0.DATAIN


|Uni_Projektas|ADC_Manager:ADC_Manager1
CLK => data_counts[0].CLK
CLK => data_counts[1].CLK
CLK => data_counts[2].CLK
CLK => data_counts[3].CLK
CLK => data_counts[4].CLK
CLK => data_counts[5].CLK
CLK => data_counts[6].CLK
CLK => data_counts[7].CLK
CLK => data_counts[8].CLK
CLK => data_counts[9].CLK
CLK => data_counts[10].CLK
CLK => data_counts[11].CLK
CLK => data_counts[12].CLK
CLK => data_counts[13].CLK
CLK => data_counts[14].CLK
CLK => data_counts[15].CLK
CLK => data_counts[16].CLK
CLK => data_counts[17].CLK
CLK => data_counts[18].CLK
CLK => data_counts[19].CLK
CLK => data_counts[20].CLK
CLK => data_counts[21].CLK
CLK => data_counts[22].CLK
CLK => data_counts[23].CLK
CLK => data_counts[24].CLK
CLK => data_counts[25].CLK
CLK => data_counts[26].CLK
CLK => data_counts[27].CLK
CLK => data_counts[28].CLK
CLK => data_counts[29].CLK
CLK => data_counts[30].CLK
CLK => data_counts[31].CLK
CLK => data_buffer[0].CLK
CLK => data_buffer[1].CLK
CLK => data_buffer[2].CLK
CLK => data_buffer[3].CLK
CLK => data_buffer[4].CLK
CLK => data_buffer[5].CLK
CLK => c_00_value[0].CLK
CLK => c_00_value[1].CLK
CLK => c_00_value[2].CLK
CLK => c_00_value[3].CLK
CLK => c_00_value[4].CLK
CLK => c_00_value[5].CLK
CLK => c_00_value[6].CLK
CLK => c_00_value[7].CLK
CLK => c_00_value[8].CLK
CLK => c_00_value[9].CLK
CLK => c_00_value[10].CLK
CLK => c_00_value[11].CLK
CLK => c_10_value[0].CLK
CLK => c_10_value[1].CLK
CLK => c_10_value[2].CLK
CLK => c_10_value[3].CLK
CLK => c_10_value[4].CLK
CLK => c_10_value[5].CLK
CLK => c_10_value[6].CLK
CLK => c_10_value[7].CLK
CLK => c_10_value[8].CLK
CLK => c_10_value[9].CLK
CLK => c_10_value[10].CLK
CLK => c_10_value[11].CLK
CLK => c_11_value[0].CLK
CLK => c_11_value[1].CLK
CLK => c_11_value[2].CLK
CLK => c_11_value[3].CLK
CLK => c_11_value[4].CLK
CLK => c_11_value[5].CLK
CLK => c_11_value[6].CLK
CLK => c_11_value[7].CLK
CLK => c_11_value[8].CLK
CLK => c_11_value[9].CLK
CLK => c_11_value[10].CLK
CLK => c_11_value[11].CLK
CLK => c_01_value[0].CLK
CLK => c_01_value[1].CLK
CLK => c_01_value[2].CLK
CLK => c_01_value[3].CLK
CLK => c_01_value[4].CLK
CLK => c_01_value[5].CLK
CLK => c_01_value[6].CLK
CLK => c_01_value[7].CLK
CLK => c_01_value[8].CLK
CLK => c_01_value[9].CLK
CLK => c_01_value[10].CLK
CLK => c_01_value[11].CLK
CLK => c_short_func_input_index[0].CLK
CLK => c_short_func_input_index[1].CLK
CLK => c_short_func_input_index[2].CLK
CLK => c_short_func_input_index[3].CLK
CLK => c_long_func_input[49][0].CLK
CLK => c_long_func_input[49][1].CLK
CLK => c_long_func_input[49][2].CLK
CLK => c_long_func_input[49][3].CLK
CLK => c_long_func_input[49][4].CLK
CLK => c_long_func_input[49][5].CLK
CLK => c_long_func_input[49][6].CLK
CLK => c_long_func_input[49][7].CLK
CLK => c_long_func_input[48][0].CLK
CLK => c_long_func_input[48][1].CLK
CLK => c_long_func_input[48][2].CLK
CLK => c_long_func_input[48][3].CLK
CLK => c_long_func_input[48][4].CLK
CLK => c_long_func_input[48][5].CLK
CLK => c_long_func_input[48][6].CLK
CLK => c_long_func_input[48][7].CLK
CLK => c_long_func_input[47][0].CLK
CLK => c_long_func_input[47][1].CLK
CLK => c_long_func_input[47][2].CLK
CLK => c_long_func_input[47][3].CLK
CLK => c_long_func_input[47][4].CLK
CLK => c_long_func_input[47][5].CLK
CLK => c_long_func_input[47][6].CLK
CLK => c_long_func_input[47][7].CLK
CLK => c_long_func_input[46][0].CLK
CLK => c_long_func_input[46][1].CLK
CLK => c_long_func_input[46][2].CLK
CLK => c_long_func_input[46][3].CLK
CLK => c_long_func_input[46][4].CLK
CLK => c_long_func_input[46][5].CLK
CLK => c_long_func_input[46][6].CLK
CLK => c_long_func_input[46][7].CLK
CLK => c_long_func_input[45][0].CLK
CLK => c_long_func_input[45][1].CLK
CLK => c_long_func_input[45][2].CLK
CLK => c_long_func_input[45][3].CLK
CLK => c_long_func_input[45][4].CLK
CLK => c_long_func_input[45][5].CLK
CLK => c_long_func_input[45][6].CLK
CLK => c_long_func_input[45][7].CLK
CLK => c_long_func_input[44][0].CLK
CLK => c_long_func_input[44][1].CLK
CLK => c_long_func_input[44][2].CLK
CLK => c_long_func_input[44][3].CLK
CLK => c_long_func_input[44][4].CLK
CLK => c_long_func_input[44][5].CLK
CLK => c_long_func_input[44][6].CLK
CLK => c_long_func_input[44][7].CLK
CLK => c_long_func_input[43][0].CLK
CLK => c_long_func_input[43][1].CLK
CLK => c_long_func_input[43][2].CLK
CLK => c_long_func_input[43][3].CLK
CLK => c_long_func_input[43][4].CLK
CLK => c_long_func_input[43][5].CLK
CLK => c_long_func_input[43][6].CLK
CLK => c_long_func_input[43][7].CLK
CLK => c_long_func_input[42][0].CLK
CLK => c_long_func_input[42][1].CLK
CLK => c_long_func_input[42][2].CLK
CLK => c_long_func_input[42][3].CLK
CLK => c_long_func_input[42][4].CLK
CLK => c_long_func_input[42][5].CLK
CLK => c_long_func_input[42][6].CLK
CLK => c_long_func_input[42][7].CLK
CLK => c_long_func_input[41][0].CLK
CLK => c_long_func_input[41][1].CLK
CLK => c_long_func_input[41][2].CLK
CLK => c_long_func_input[41][3].CLK
CLK => c_long_func_input[41][4].CLK
CLK => c_long_func_input[41][5].CLK
CLK => c_long_func_input[41][6].CLK
CLK => c_long_func_input[41][7].CLK
CLK => c_long_func_input[40][0].CLK
CLK => c_long_func_input[40][1].CLK
CLK => c_long_func_input[40][2].CLK
CLK => c_long_func_input[40][3].CLK
CLK => c_long_func_input[40][4].CLK
CLK => c_long_func_input[40][5].CLK
CLK => c_long_func_input[40][6].CLK
CLK => c_long_func_input[40][7].CLK
CLK => c_long_func_input[39][0].CLK
CLK => c_long_func_input[39][1].CLK
CLK => c_long_func_input[39][2].CLK
CLK => c_long_func_input[39][3].CLK
CLK => c_long_func_input[39][4].CLK
CLK => c_long_func_input[39][5].CLK
CLK => c_long_func_input[39][6].CLK
CLK => c_long_func_input[39][7].CLK
CLK => c_long_func_input[38][0].CLK
CLK => c_long_func_input[38][1].CLK
CLK => c_long_func_input[38][2].CLK
CLK => c_long_func_input[38][3].CLK
CLK => c_long_func_input[38][4].CLK
CLK => c_long_func_input[38][5].CLK
CLK => c_long_func_input[38][6].CLK
CLK => c_long_func_input[38][7].CLK
CLK => c_long_func_input[37][0].CLK
CLK => c_long_func_input[37][1].CLK
CLK => c_long_func_input[37][2].CLK
CLK => c_long_func_input[37][3].CLK
CLK => c_long_func_input[37][4].CLK
CLK => c_long_func_input[37][5].CLK
CLK => c_long_func_input[37][6].CLK
CLK => c_long_func_input[37][7].CLK
CLK => c_long_func_input[36][0].CLK
CLK => c_long_func_input[36][1].CLK
CLK => c_long_func_input[36][2].CLK
CLK => c_long_func_input[36][3].CLK
CLK => c_long_func_input[36][4].CLK
CLK => c_long_func_input[36][5].CLK
CLK => c_long_func_input[36][6].CLK
CLK => c_long_func_input[36][7].CLK
CLK => c_long_func_input[35][0].CLK
CLK => c_long_func_input[35][1].CLK
CLK => c_long_func_input[35][2].CLK
CLK => c_long_func_input[35][3].CLK
CLK => c_long_func_input[35][4].CLK
CLK => c_long_func_input[35][5].CLK
CLK => c_long_func_input[35][6].CLK
CLK => c_long_func_input[35][7].CLK
CLK => c_long_func_input[34][0].CLK
CLK => c_long_func_input[34][1].CLK
CLK => c_long_func_input[34][2].CLK
CLK => c_long_func_input[34][3].CLK
CLK => c_long_func_input[34][4].CLK
CLK => c_long_func_input[34][5].CLK
CLK => c_long_func_input[34][6].CLK
CLK => c_long_func_input[34][7].CLK
CLK => c_long_func_input[33][0].CLK
CLK => c_long_func_input[33][1].CLK
CLK => c_long_func_input[33][2].CLK
CLK => c_long_func_input[33][3].CLK
CLK => c_long_func_input[33][4].CLK
CLK => c_long_func_input[33][5].CLK
CLK => c_long_func_input[33][6].CLK
CLK => c_long_func_input[33][7].CLK
CLK => c_long_func_input[32][0].CLK
CLK => c_long_func_input[32][1].CLK
CLK => c_long_func_input[32][2].CLK
CLK => c_long_func_input[32][3].CLK
CLK => c_long_func_input[32][4].CLK
CLK => c_long_func_input[32][5].CLK
CLK => c_long_func_input[32][6].CLK
CLK => c_long_func_input[32][7].CLK
CLK => c_long_func_input[31][0].CLK
CLK => c_long_func_input[31][1].CLK
CLK => c_long_func_input[31][2].CLK
CLK => c_long_func_input[31][3].CLK
CLK => c_long_func_input[31][4].CLK
CLK => c_long_func_input[31][5].CLK
CLK => c_long_func_input[31][6].CLK
CLK => c_long_func_input[31][7].CLK
CLK => c_long_func_input[30][0].CLK
CLK => c_long_func_input[30][1].CLK
CLK => c_long_func_input[30][2].CLK
CLK => c_long_func_input[30][3].CLK
CLK => c_long_func_input[30][4].CLK
CLK => c_long_func_input[30][5].CLK
CLK => c_long_func_input[30][6].CLK
CLK => c_long_func_input[30][7].CLK
CLK => c_long_func_input[29][0].CLK
CLK => c_long_func_input[29][1].CLK
CLK => c_long_func_input[29][2].CLK
CLK => c_long_func_input[29][3].CLK
CLK => c_long_func_input[29][4].CLK
CLK => c_long_func_input[29][5].CLK
CLK => c_long_func_input[29][6].CLK
CLK => c_long_func_input[29][7].CLK
CLK => c_long_func_input[28][0].CLK
CLK => c_long_func_input[28][1].CLK
CLK => c_long_func_input[28][2].CLK
CLK => c_long_func_input[28][3].CLK
CLK => c_long_func_input[28][4].CLK
CLK => c_long_func_input[28][5].CLK
CLK => c_long_func_input[28][6].CLK
CLK => c_long_func_input[28][7].CLK
CLK => c_long_func_input[27][0].CLK
CLK => c_long_func_input[27][1].CLK
CLK => c_long_func_input[27][2].CLK
CLK => c_long_func_input[27][3].CLK
CLK => c_long_func_input[27][4].CLK
CLK => c_long_func_input[27][5].CLK
CLK => c_long_func_input[27][6].CLK
CLK => c_long_func_input[27][7].CLK
CLK => c_long_func_input[26][0].CLK
CLK => c_long_func_input[26][1].CLK
CLK => c_long_func_input[26][2].CLK
CLK => c_long_func_input[26][3].CLK
CLK => c_long_func_input[26][4].CLK
CLK => c_long_func_input[26][5].CLK
CLK => c_long_func_input[26][6].CLK
CLK => c_long_func_input[26][7].CLK
CLK => c_long_func_input[25][0].CLK
CLK => c_long_func_input[25][1].CLK
CLK => c_long_func_input[25][2].CLK
CLK => c_long_func_input[25][3].CLK
CLK => c_long_func_input[25][4].CLK
CLK => c_long_func_input[25][5].CLK
CLK => c_long_func_input[25][6].CLK
CLK => c_long_func_input[25][7].CLK
CLK => c_long_func_input[24][0].CLK
CLK => c_long_func_input[24][1].CLK
CLK => c_long_func_input[24][2].CLK
CLK => c_long_func_input[24][3].CLK
CLK => c_long_func_input[24][4].CLK
CLK => c_long_func_input[24][5].CLK
CLK => c_long_func_input[24][6].CLK
CLK => c_long_func_input[24][7].CLK
CLK => c_long_func_input[23][0].CLK
CLK => c_long_func_input[23][1].CLK
CLK => c_long_func_input[23][2].CLK
CLK => c_long_func_input[23][3].CLK
CLK => c_long_func_input[23][4].CLK
CLK => c_long_func_input[23][5].CLK
CLK => c_long_func_input[23][6].CLK
CLK => c_long_func_input[23][7].CLK
CLK => c_long_func_input[22][0].CLK
CLK => c_long_func_input[22][1].CLK
CLK => c_long_func_input[22][2].CLK
CLK => c_long_func_input[22][3].CLK
CLK => c_long_func_input[22][4].CLK
CLK => c_long_func_input[22][5].CLK
CLK => c_long_func_input[22][6].CLK
CLK => c_long_func_input[22][7].CLK
CLK => c_long_func_input[21][0].CLK
CLK => c_long_func_input[21][1].CLK
CLK => c_long_func_input[21][2].CLK
CLK => c_long_func_input[21][3].CLK
CLK => c_long_func_input[21][4].CLK
CLK => c_long_func_input[21][5].CLK
CLK => c_long_func_input[21][6].CLK
CLK => c_long_func_input[21][7].CLK
CLK => c_long_func_input[20][0].CLK
CLK => c_long_func_input[20][1].CLK
CLK => c_long_func_input[20][2].CLK
CLK => c_long_func_input[20][3].CLK
CLK => c_long_func_input[20][4].CLK
CLK => c_long_func_input[20][5].CLK
CLK => c_long_func_input[20][6].CLK
CLK => c_long_func_input[20][7].CLK
CLK => c_long_func_input[19][0].CLK
CLK => c_long_func_input[19][1].CLK
CLK => c_long_func_input[19][2].CLK
CLK => c_long_func_input[19][3].CLK
CLK => c_long_func_input[19][4].CLK
CLK => c_long_func_input[19][5].CLK
CLK => c_long_func_input[19][6].CLK
CLK => c_long_func_input[19][7].CLK
CLK => c_long_func_input[18][0].CLK
CLK => c_long_func_input[18][1].CLK
CLK => c_long_func_input[18][2].CLK
CLK => c_long_func_input[18][3].CLK
CLK => c_long_func_input[18][4].CLK
CLK => c_long_func_input[18][5].CLK
CLK => c_long_func_input[18][6].CLK
CLK => c_long_func_input[18][7].CLK
CLK => c_long_func_input[17][0].CLK
CLK => c_long_func_input[17][1].CLK
CLK => c_long_func_input[17][2].CLK
CLK => c_long_func_input[17][3].CLK
CLK => c_long_func_input[17][4].CLK
CLK => c_long_func_input[17][5].CLK
CLK => c_long_func_input[17][6].CLK
CLK => c_long_func_input[17][7].CLK
CLK => c_long_func_input[16][0].CLK
CLK => c_long_func_input[16][1].CLK
CLK => c_long_func_input[16][2].CLK
CLK => c_long_func_input[16][3].CLK
CLK => c_long_func_input[16][4].CLK
CLK => c_long_func_input[16][5].CLK
CLK => c_long_func_input[16][6].CLK
CLK => c_long_func_input[16][7].CLK
CLK => c_long_func_input[15][0].CLK
CLK => c_long_func_input[15][1].CLK
CLK => c_long_func_input[15][2].CLK
CLK => c_long_func_input[15][3].CLK
CLK => c_long_func_input[15][4].CLK
CLK => c_long_func_input[15][5].CLK
CLK => c_long_func_input[15][6].CLK
CLK => c_long_func_input[15][7].CLK
CLK => c_long_func_input[14][0].CLK
CLK => c_long_func_input[14][1].CLK
CLK => c_long_func_input[14][2].CLK
CLK => c_long_func_input[14][3].CLK
CLK => c_long_func_input[14][4].CLK
CLK => c_long_func_input[14][5].CLK
CLK => c_long_func_input[14][6].CLK
CLK => c_long_func_input[14][7].CLK
CLK => c_long_func_input[13][0].CLK
CLK => c_long_func_input[13][1].CLK
CLK => c_long_func_input[13][2].CLK
CLK => c_long_func_input[13][3].CLK
CLK => c_long_func_input[13][4].CLK
CLK => c_long_func_input[13][5].CLK
CLK => c_long_func_input[13][6].CLK
CLK => c_long_func_input[13][7].CLK
CLK => c_long_func_input[12][0].CLK
CLK => c_long_func_input[12][1].CLK
CLK => c_long_func_input[12][2].CLK
CLK => c_long_func_input[12][3].CLK
CLK => c_long_func_input[12][4].CLK
CLK => c_long_func_input[12][5].CLK
CLK => c_long_func_input[12][6].CLK
CLK => c_long_func_input[12][7].CLK
CLK => c_long_func_input[11][0].CLK
CLK => c_long_func_input[11][1].CLK
CLK => c_long_func_input[11][2].CLK
CLK => c_long_func_input[11][3].CLK
CLK => c_long_func_input[11][4].CLK
CLK => c_long_func_input[11][5].CLK
CLK => c_long_func_input[11][6].CLK
CLK => c_long_func_input[11][7].CLK
CLK => c_long_func_input[10][0].CLK
CLK => c_long_func_input[10][1].CLK
CLK => c_long_func_input[10][2].CLK
CLK => c_long_func_input[10][3].CLK
CLK => c_long_func_input[10][4].CLK
CLK => c_long_func_input[10][5].CLK
CLK => c_long_func_input[10][6].CLK
CLK => c_long_func_input[10][7].CLK
CLK => c_long_func_input[9][0].CLK
CLK => c_long_func_input[9][1].CLK
CLK => c_long_func_input[9][2].CLK
CLK => c_long_func_input[9][3].CLK
CLK => c_long_func_input[9][4].CLK
CLK => c_long_func_input[9][5].CLK
CLK => c_long_func_input[9][6].CLK
CLK => c_long_func_input[9][7].CLK
CLK => c_long_func_input[8][0].CLK
CLK => c_long_func_input[8][1].CLK
CLK => c_long_func_input[8][2].CLK
CLK => c_long_func_input[8][3].CLK
CLK => c_long_func_input[8][4].CLK
CLK => c_long_func_input[8][5].CLK
CLK => c_long_func_input[8][6].CLK
CLK => c_long_func_input[8][7].CLK
CLK => c_long_func_input[7][0].CLK
CLK => c_long_func_input[7][1].CLK
CLK => c_long_func_input[7][2].CLK
CLK => c_long_func_input[7][3].CLK
CLK => c_long_func_input[7][4].CLK
CLK => c_long_func_input[7][5].CLK
CLK => c_long_func_input[7][6].CLK
CLK => c_long_func_input[7][7].CLK
CLK => c_long_func_input[6][0].CLK
CLK => c_long_func_input[6][1].CLK
CLK => c_long_func_input[6][2].CLK
CLK => c_long_func_input[6][3].CLK
CLK => c_long_func_input[6][4].CLK
CLK => c_long_func_input[6][5].CLK
CLK => c_long_func_input[6][6].CLK
CLK => c_long_func_input[6][7].CLK
CLK => c_long_func_input[5][0].CLK
CLK => c_long_func_input[5][1].CLK
CLK => c_long_func_input[5][2].CLK
CLK => c_long_func_input[5][3].CLK
CLK => c_long_func_input[5][4].CLK
CLK => c_long_func_input[5][5].CLK
CLK => c_long_func_input[5][6].CLK
CLK => c_long_func_input[5][7].CLK
CLK => c_long_func_input[4][0].CLK
CLK => c_long_func_input[4][1].CLK
CLK => c_long_func_input[4][2].CLK
CLK => c_long_func_input[4][3].CLK
CLK => c_long_func_input[4][4].CLK
CLK => c_long_func_input[4][5].CLK
CLK => c_long_func_input[4][6].CLK
CLK => c_long_func_input[4][7].CLK
CLK => c_long_func_input[3][0].CLK
CLK => c_long_func_input[3][1].CLK
CLK => c_long_func_input[3][2].CLK
CLK => c_long_func_input[3][3].CLK
CLK => c_long_func_input[3][4].CLK
CLK => c_long_func_input[3][5].CLK
CLK => c_long_func_input[3][6].CLK
CLK => c_long_func_input[3][7].CLK
CLK => c_long_func_input[2][0].CLK
CLK => c_long_func_input[2][1].CLK
CLK => c_long_func_input[2][2].CLK
CLK => c_long_func_input[2][3].CLK
CLK => c_long_func_input[2][4].CLK
CLK => c_long_func_input[2][5].CLK
CLK => c_long_func_input[2][6].CLK
CLK => c_long_func_input[2][7].CLK
CLK => c_long_func_input[1][0].CLK
CLK => c_long_func_input[1][1].CLK
CLK => c_long_func_input[1][2].CLK
CLK => c_long_func_input[1][3].CLK
CLK => c_long_func_input[1][4].CLK
CLK => c_long_func_input[1][5].CLK
CLK => c_long_func_input[1][6].CLK
CLK => c_long_func_input[1][7].CLK
CLK => c_long_func_input[0][0].CLK
CLK => c_long_func_input[0][1].CLK
CLK => c_long_func_input[0][2].CLK
CLK => c_long_func_input[0][3].CLK
CLK => c_long_func_input[0][4].CLK
CLK => c_long_func_input[0][5].CLK
CLK => c_long_func_input[0][6].CLK
CLK => c_long_func_input[0][7].CLK
CLK => DATA_DONE~reg0.CLK
CLK => ram_counter[0].CLK
CLK => ram_counter[1].CLK
CLK => ram_counter[2].CLK
CLK => ram_counter[3].CLK
CLK => ram_counter[4].CLK
CLK => ram_counter[5].CLK
CLK => ram_counter[6].CLK
CLK => ram_counter[7].CLK
CLK => ram_counter[8].CLK
CLK => ram_counter[9].CLK
CLK => ram_counter[10].CLK
CLK => ram_counter[11].CLK
CLK => ram_counter[12].CLK
CLK => ram_counter[13].CLK
CLK => ram_counter[14].CLK
CLK => ram_counter[15].CLK
CLK => ram_counter[16].CLK
CLK => ram_counter[17].CLK
CLK => ram_counter[18].CLK
CLK => ram_counter[19].CLK
CLK => ram_counter[20].CLK
CLK => ram_counter[21].CLK
CLK => ram_counter[22].CLK
CLK => ram_counter[23].CLK
CLK => ram_counter[24].CLK
CLK => ram_counter[25].CLK
CLK => ram_counter[26].CLK
CLK => ram_counter[27].CLK
CLK => ram_counter[28].CLK
CLK => ram_counter[29].CLK
CLK => ram_counter[30].CLK
CLK => ram_counter[31].CLK
CLK => c_0_func[9][0].CLK
CLK => c_0_func[9][1].CLK
CLK => c_0_func[9][2].CLK
CLK => c_0_func[9][3].CLK
CLK => c_0_func[9][4].CLK
CLK => c_0_func[9][5].CLK
CLK => c_0_func[9][6].CLK
CLK => c_0_func[9][7].CLK
CLK => c_0_func[8][0].CLK
CLK => c_0_func[8][1].CLK
CLK => c_0_func[8][2].CLK
CLK => c_0_func[8][3].CLK
CLK => c_0_func[8][4].CLK
CLK => c_0_func[8][5].CLK
CLK => c_0_func[8][6].CLK
CLK => c_0_func[8][7].CLK
CLK => c_0_func[7][0].CLK
CLK => c_0_func[7][1].CLK
CLK => c_0_func[7][2].CLK
CLK => c_0_func[7][3].CLK
CLK => c_0_func[7][4].CLK
CLK => c_0_func[7][5].CLK
CLK => c_0_func[7][6].CLK
CLK => c_0_func[7][7].CLK
CLK => c_0_func[6][0].CLK
CLK => c_0_func[6][1].CLK
CLK => c_0_func[6][2].CLK
CLK => c_0_func[6][3].CLK
CLK => c_0_func[6][4].CLK
CLK => c_0_func[6][5].CLK
CLK => c_0_func[6][6].CLK
CLK => c_0_func[6][7].CLK
CLK => c_0_func[5][0].CLK
CLK => c_0_func[5][1].CLK
CLK => c_0_func[5][2].CLK
CLK => c_0_func[5][3].CLK
CLK => c_0_func[5][4].CLK
CLK => c_0_func[5][5].CLK
CLK => c_0_func[5][6].CLK
CLK => c_0_func[5][7].CLK
CLK => c_0_func[4][0].CLK
CLK => c_0_func[4][1].CLK
CLK => c_0_func[4][2].CLK
CLK => c_0_func[4][3].CLK
CLK => c_0_func[4][4].CLK
CLK => c_0_func[4][5].CLK
CLK => c_0_func[4][6].CLK
CLK => c_0_func[4][7].CLK
CLK => c_0_func[3][0].CLK
CLK => c_0_func[3][1].CLK
CLK => c_0_func[3][2].CLK
CLK => c_0_func[3][3].CLK
CLK => c_0_func[3][4].CLK
CLK => c_0_func[3][5].CLK
CLK => c_0_func[3][6].CLK
CLK => c_0_func[3][7].CLK
CLK => c_0_func[2][0].CLK
CLK => c_0_func[2][1].CLK
CLK => c_0_func[2][2].CLK
CLK => c_0_func[2][3].CLK
CLK => c_0_func[2][4].CLK
CLK => c_0_func[2][5].CLK
CLK => c_0_func[2][6].CLK
CLK => c_0_func[2][7].CLK
CLK => c_0_func[1][0].CLK
CLK => c_0_func[1][1].CLK
CLK => c_0_func[1][2].CLK
CLK => c_0_func[1][3].CLK
CLK => c_0_func[1][4].CLK
CLK => c_0_func[1][5].CLK
CLK => c_0_func[1][6].CLK
CLK => c_0_func[1][7].CLK
CLK => c_0_func[0][0].CLK
CLK => c_0_func[0][1].CLK
CLK => c_0_func[0][2].CLK
CLK => c_0_func[0][3].CLK
CLK => c_0_func[0][4].CLK
CLK => c_0_func[0][5].CLK
CLK => c_0_func[0][6].CLK
CLK => c_0_func[0][7].CLK
CLK => c_1_func[9][0].CLK
CLK => c_1_func[9][1].CLK
CLK => c_1_func[9][2].CLK
CLK => c_1_func[9][3].CLK
CLK => c_1_func[9][4].CLK
CLK => c_1_func[9][5].CLK
CLK => c_1_func[9][6].CLK
CLK => c_1_func[9][7].CLK
CLK => c_1_func[8][0].CLK
CLK => c_1_func[8][1].CLK
CLK => c_1_func[8][2].CLK
CLK => c_1_func[8][3].CLK
CLK => c_1_func[8][4].CLK
CLK => c_1_func[8][5].CLK
CLK => c_1_func[8][6].CLK
CLK => c_1_func[8][7].CLK
CLK => c_1_func[7][0].CLK
CLK => c_1_func[7][1].CLK
CLK => c_1_func[7][2].CLK
CLK => c_1_func[7][3].CLK
CLK => c_1_func[7][4].CLK
CLK => c_1_func[7][5].CLK
CLK => c_1_func[7][6].CLK
CLK => c_1_func[7][7].CLK
CLK => c_1_func[6][0].CLK
CLK => c_1_func[6][1].CLK
CLK => c_1_func[6][2].CLK
CLK => c_1_func[6][3].CLK
CLK => c_1_func[6][4].CLK
CLK => c_1_func[6][5].CLK
CLK => c_1_func[6][6].CLK
CLK => c_1_func[6][7].CLK
CLK => c_1_func[5][0].CLK
CLK => c_1_func[5][1].CLK
CLK => c_1_func[5][2].CLK
CLK => c_1_func[5][3].CLK
CLK => c_1_func[5][4].CLK
CLK => c_1_func[5][5].CLK
CLK => c_1_func[5][6].CLK
CLK => c_1_func[5][7].CLK
CLK => c_1_func[4][0].CLK
CLK => c_1_func[4][1].CLK
CLK => c_1_func[4][2].CLK
CLK => c_1_func[4][3].CLK
CLK => c_1_func[4][4].CLK
CLK => c_1_func[4][5].CLK
CLK => c_1_func[4][6].CLK
CLK => c_1_func[4][7].CLK
CLK => c_1_func[3][0].CLK
CLK => c_1_func[3][1].CLK
CLK => c_1_func[3][2].CLK
CLK => c_1_func[3][3].CLK
CLK => c_1_func[3][4].CLK
CLK => c_1_func[3][5].CLK
CLK => c_1_func[3][6].CLK
CLK => c_1_func[3][7].CLK
CLK => c_1_func[2][0].CLK
CLK => c_1_func[2][1].CLK
CLK => c_1_func[2][2].CLK
CLK => c_1_func[2][3].CLK
CLK => c_1_func[2][4].CLK
CLK => c_1_func[2][5].CLK
CLK => c_1_func[2][6].CLK
CLK => c_1_func[2][7].CLK
CLK => c_1_func[1][0].CLK
CLK => c_1_func[1][1].CLK
CLK => c_1_func[1][2].CLK
CLK => c_1_func[1][3].CLK
CLK => c_1_func[1][4].CLK
CLK => c_1_func[1][5].CLK
CLK => c_1_func[1][6].CLK
CLK => c_1_func[1][7].CLK
CLK => c_1_func[0][0].CLK
CLK => c_1_func[0][1].CLK
CLK => c_1_func[0][2].CLK
CLK => c_1_func[0][3].CLK
CLK => c_1_func[0][4].CLK
CLK => c_1_func[0][5].CLK
CLK => c_1_func[0][6].CLK
CLK => c_1_func[0][7].CLK
CLK => c_preamb_func[49][0].CLK
CLK => c_preamb_func[49][1].CLK
CLK => c_preamb_func[49][2].CLK
CLK => c_preamb_func[49][3].CLK
CLK => c_preamb_func[49][4].CLK
CLK => c_preamb_func[49][5].CLK
CLK => c_preamb_func[49][6].CLK
CLK => c_preamb_func[49][7].CLK
CLK => c_preamb_func[48][0].CLK
CLK => c_preamb_func[48][1].CLK
CLK => c_preamb_func[48][2].CLK
CLK => c_preamb_func[48][3].CLK
CLK => c_preamb_func[48][4].CLK
CLK => c_preamb_func[48][5].CLK
CLK => c_preamb_func[48][6].CLK
CLK => c_preamb_func[48][7].CLK
CLK => c_preamb_func[47][0].CLK
CLK => c_preamb_func[47][1].CLK
CLK => c_preamb_func[47][2].CLK
CLK => c_preamb_func[47][3].CLK
CLK => c_preamb_func[47][4].CLK
CLK => c_preamb_func[47][5].CLK
CLK => c_preamb_func[47][6].CLK
CLK => c_preamb_func[47][7].CLK
CLK => c_preamb_func[46][0].CLK
CLK => c_preamb_func[46][1].CLK
CLK => c_preamb_func[46][2].CLK
CLK => c_preamb_func[46][3].CLK
CLK => c_preamb_func[46][4].CLK
CLK => c_preamb_func[46][5].CLK
CLK => c_preamb_func[46][6].CLK
CLK => c_preamb_func[46][7].CLK
CLK => c_preamb_func[45][0].CLK
CLK => c_preamb_func[45][1].CLK
CLK => c_preamb_func[45][2].CLK
CLK => c_preamb_func[45][3].CLK
CLK => c_preamb_func[45][4].CLK
CLK => c_preamb_func[45][5].CLK
CLK => c_preamb_func[45][6].CLK
CLK => c_preamb_func[45][7].CLK
CLK => c_preamb_func[44][0].CLK
CLK => c_preamb_func[44][1].CLK
CLK => c_preamb_func[44][2].CLK
CLK => c_preamb_func[44][3].CLK
CLK => c_preamb_func[44][4].CLK
CLK => c_preamb_func[44][5].CLK
CLK => c_preamb_func[44][6].CLK
CLK => c_preamb_func[44][7].CLK
CLK => c_preamb_func[43][0].CLK
CLK => c_preamb_func[43][1].CLK
CLK => c_preamb_func[43][2].CLK
CLK => c_preamb_func[43][3].CLK
CLK => c_preamb_func[43][4].CLK
CLK => c_preamb_func[43][5].CLK
CLK => c_preamb_func[43][6].CLK
CLK => c_preamb_func[43][7].CLK
CLK => c_preamb_func[42][0].CLK
CLK => c_preamb_func[42][1].CLK
CLK => c_preamb_func[42][2].CLK
CLK => c_preamb_func[42][3].CLK
CLK => c_preamb_func[42][4].CLK
CLK => c_preamb_func[42][5].CLK
CLK => c_preamb_func[42][6].CLK
CLK => c_preamb_func[42][7].CLK
CLK => c_preamb_func[41][0].CLK
CLK => c_preamb_func[41][1].CLK
CLK => c_preamb_func[41][2].CLK
CLK => c_preamb_func[41][3].CLK
CLK => c_preamb_func[41][4].CLK
CLK => c_preamb_func[41][5].CLK
CLK => c_preamb_func[41][6].CLK
CLK => c_preamb_func[41][7].CLK
CLK => c_preamb_func[40][0].CLK
CLK => c_preamb_func[40][1].CLK
CLK => c_preamb_func[40][2].CLK
CLK => c_preamb_func[40][3].CLK
CLK => c_preamb_func[40][4].CLK
CLK => c_preamb_func[40][5].CLK
CLK => c_preamb_func[40][6].CLK
CLK => c_preamb_func[40][7].CLK
CLK => c_preamb_func[39][0].CLK
CLK => c_preamb_func[39][1].CLK
CLK => c_preamb_func[39][2].CLK
CLK => c_preamb_func[39][3].CLK
CLK => c_preamb_func[39][4].CLK
CLK => c_preamb_func[39][5].CLK
CLK => c_preamb_func[39][6].CLK
CLK => c_preamb_func[39][7].CLK
CLK => c_preamb_func[38][0].CLK
CLK => c_preamb_func[38][1].CLK
CLK => c_preamb_func[38][2].CLK
CLK => c_preamb_func[38][3].CLK
CLK => c_preamb_func[38][4].CLK
CLK => c_preamb_func[38][5].CLK
CLK => c_preamb_func[38][6].CLK
CLK => c_preamb_func[38][7].CLK
CLK => c_preamb_func[37][0].CLK
CLK => c_preamb_func[37][1].CLK
CLK => c_preamb_func[37][2].CLK
CLK => c_preamb_func[37][3].CLK
CLK => c_preamb_func[37][4].CLK
CLK => c_preamb_func[37][5].CLK
CLK => c_preamb_func[37][6].CLK
CLK => c_preamb_func[37][7].CLK
CLK => c_preamb_func[36][0].CLK
CLK => c_preamb_func[36][1].CLK
CLK => c_preamb_func[36][2].CLK
CLK => c_preamb_func[36][3].CLK
CLK => c_preamb_func[36][4].CLK
CLK => c_preamb_func[36][5].CLK
CLK => c_preamb_func[36][6].CLK
CLK => c_preamb_func[36][7].CLK
CLK => c_preamb_func[35][0].CLK
CLK => c_preamb_func[35][1].CLK
CLK => c_preamb_func[35][2].CLK
CLK => c_preamb_func[35][3].CLK
CLK => c_preamb_func[35][4].CLK
CLK => c_preamb_func[35][5].CLK
CLK => c_preamb_func[35][6].CLK
CLK => c_preamb_func[35][7].CLK
CLK => c_preamb_func[34][0].CLK
CLK => c_preamb_func[34][1].CLK
CLK => c_preamb_func[34][2].CLK
CLK => c_preamb_func[34][3].CLK
CLK => c_preamb_func[34][4].CLK
CLK => c_preamb_func[34][5].CLK
CLK => c_preamb_func[34][6].CLK
CLK => c_preamb_func[34][7].CLK
CLK => c_preamb_func[33][0].CLK
CLK => c_preamb_func[33][1].CLK
CLK => c_preamb_func[33][2].CLK
CLK => c_preamb_func[33][3].CLK
CLK => c_preamb_func[33][4].CLK
CLK => c_preamb_func[33][5].CLK
CLK => c_preamb_func[33][6].CLK
CLK => c_preamb_func[33][7].CLK
CLK => c_preamb_func[32][0].CLK
CLK => c_preamb_func[32][1].CLK
CLK => c_preamb_func[32][2].CLK
CLK => c_preamb_func[32][3].CLK
CLK => c_preamb_func[32][4].CLK
CLK => c_preamb_func[32][5].CLK
CLK => c_preamb_func[32][6].CLK
CLK => c_preamb_func[32][7].CLK
CLK => c_preamb_func[31][0].CLK
CLK => c_preamb_func[31][1].CLK
CLK => c_preamb_func[31][2].CLK
CLK => c_preamb_func[31][3].CLK
CLK => c_preamb_func[31][4].CLK
CLK => c_preamb_func[31][5].CLK
CLK => c_preamb_func[31][6].CLK
CLK => c_preamb_func[31][7].CLK
CLK => c_preamb_func[30][0].CLK
CLK => c_preamb_func[30][1].CLK
CLK => c_preamb_func[30][2].CLK
CLK => c_preamb_func[30][3].CLK
CLK => c_preamb_func[30][4].CLK
CLK => c_preamb_func[30][5].CLK
CLK => c_preamb_func[30][6].CLK
CLK => c_preamb_func[30][7].CLK
CLK => c_preamb_func[29][0].CLK
CLK => c_preamb_func[29][1].CLK
CLK => c_preamb_func[29][2].CLK
CLK => c_preamb_func[29][3].CLK
CLK => c_preamb_func[29][4].CLK
CLK => c_preamb_func[29][5].CLK
CLK => c_preamb_func[29][6].CLK
CLK => c_preamb_func[29][7].CLK
CLK => c_preamb_func[28][0].CLK
CLK => c_preamb_func[28][1].CLK
CLK => c_preamb_func[28][2].CLK
CLK => c_preamb_func[28][3].CLK
CLK => c_preamb_func[28][4].CLK
CLK => c_preamb_func[28][5].CLK
CLK => c_preamb_func[28][6].CLK
CLK => c_preamb_func[28][7].CLK
CLK => c_preamb_func[27][0].CLK
CLK => c_preamb_func[27][1].CLK
CLK => c_preamb_func[27][2].CLK
CLK => c_preamb_func[27][3].CLK
CLK => c_preamb_func[27][4].CLK
CLK => c_preamb_func[27][5].CLK
CLK => c_preamb_func[27][6].CLK
CLK => c_preamb_func[27][7].CLK
CLK => c_preamb_func[26][0].CLK
CLK => c_preamb_func[26][1].CLK
CLK => c_preamb_func[26][2].CLK
CLK => c_preamb_func[26][3].CLK
CLK => c_preamb_func[26][4].CLK
CLK => c_preamb_func[26][5].CLK
CLK => c_preamb_func[26][6].CLK
CLK => c_preamb_func[26][7].CLK
CLK => c_preamb_func[25][0].CLK
CLK => c_preamb_func[25][1].CLK
CLK => c_preamb_func[25][2].CLK
CLK => c_preamb_func[25][3].CLK
CLK => c_preamb_func[25][4].CLK
CLK => c_preamb_func[25][5].CLK
CLK => c_preamb_func[25][6].CLK
CLK => c_preamb_func[25][7].CLK
CLK => c_preamb_func[24][0].CLK
CLK => c_preamb_func[24][1].CLK
CLK => c_preamb_func[24][2].CLK
CLK => c_preamb_func[24][3].CLK
CLK => c_preamb_func[24][4].CLK
CLK => c_preamb_func[24][5].CLK
CLK => c_preamb_func[24][6].CLK
CLK => c_preamb_func[24][7].CLK
CLK => c_preamb_func[23][0].CLK
CLK => c_preamb_func[23][1].CLK
CLK => c_preamb_func[23][2].CLK
CLK => c_preamb_func[23][3].CLK
CLK => c_preamb_func[23][4].CLK
CLK => c_preamb_func[23][5].CLK
CLK => c_preamb_func[23][6].CLK
CLK => c_preamb_func[23][7].CLK
CLK => c_preamb_func[22][0].CLK
CLK => c_preamb_func[22][1].CLK
CLK => c_preamb_func[22][2].CLK
CLK => c_preamb_func[22][3].CLK
CLK => c_preamb_func[22][4].CLK
CLK => c_preamb_func[22][5].CLK
CLK => c_preamb_func[22][6].CLK
CLK => c_preamb_func[22][7].CLK
CLK => c_preamb_func[21][0].CLK
CLK => c_preamb_func[21][1].CLK
CLK => c_preamb_func[21][2].CLK
CLK => c_preamb_func[21][3].CLK
CLK => c_preamb_func[21][4].CLK
CLK => c_preamb_func[21][5].CLK
CLK => c_preamb_func[21][6].CLK
CLK => c_preamb_func[21][7].CLK
CLK => c_preamb_func[20][0].CLK
CLK => c_preamb_func[20][1].CLK
CLK => c_preamb_func[20][2].CLK
CLK => c_preamb_func[20][3].CLK
CLK => c_preamb_func[20][4].CLK
CLK => c_preamb_func[20][5].CLK
CLK => c_preamb_func[20][6].CLK
CLK => c_preamb_func[20][7].CLK
CLK => c_preamb_func[19][0].CLK
CLK => c_preamb_func[19][1].CLK
CLK => c_preamb_func[19][2].CLK
CLK => c_preamb_func[19][3].CLK
CLK => c_preamb_func[19][4].CLK
CLK => c_preamb_func[19][5].CLK
CLK => c_preamb_func[19][6].CLK
CLK => c_preamb_func[19][7].CLK
CLK => c_preamb_func[18][0].CLK
CLK => c_preamb_func[18][1].CLK
CLK => c_preamb_func[18][2].CLK
CLK => c_preamb_func[18][3].CLK
CLK => c_preamb_func[18][4].CLK
CLK => c_preamb_func[18][5].CLK
CLK => c_preamb_func[18][6].CLK
CLK => c_preamb_func[18][7].CLK
CLK => c_preamb_func[17][0].CLK
CLK => c_preamb_func[17][1].CLK
CLK => c_preamb_func[17][2].CLK
CLK => c_preamb_func[17][3].CLK
CLK => c_preamb_func[17][4].CLK
CLK => c_preamb_func[17][5].CLK
CLK => c_preamb_func[17][6].CLK
CLK => c_preamb_func[17][7].CLK
CLK => c_preamb_func[16][0].CLK
CLK => c_preamb_func[16][1].CLK
CLK => c_preamb_func[16][2].CLK
CLK => c_preamb_func[16][3].CLK
CLK => c_preamb_func[16][4].CLK
CLK => c_preamb_func[16][5].CLK
CLK => c_preamb_func[16][6].CLK
CLK => c_preamb_func[16][7].CLK
CLK => c_preamb_func[15][0].CLK
CLK => c_preamb_func[15][1].CLK
CLK => c_preamb_func[15][2].CLK
CLK => c_preamb_func[15][3].CLK
CLK => c_preamb_func[15][4].CLK
CLK => c_preamb_func[15][5].CLK
CLK => c_preamb_func[15][6].CLK
CLK => c_preamb_func[15][7].CLK
CLK => c_preamb_func[14][0].CLK
CLK => c_preamb_func[14][1].CLK
CLK => c_preamb_func[14][2].CLK
CLK => c_preamb_func[14][3].CLK
CLK => c_preamb_func[14][4].CLK
CLK => c_preamb_func[14][5].CLK
CLK => c_preamb_func[14][6].CLK
CLK => c_preamb_func[14][7].CLK
CLK => c_preamb_func[13][0].CLK
CLK => c_preamb_func[13][1].CLK
CLK => c_preamb_func[13][2].CLK
CLK => c_preamb_func[13][3].CLK
CLK => c_preamb_func[13][4].CLK
CLK => c_preamb_func[13][5].CLK
CLK => c_preamb_func[13][6].CLK
CLK => c_preamb_func[13][7].CLK
CLK => c_preamb_func[12][0].CLK
CLK => c_preamb_func[12][1].CLK
CLK => c_preamb_func[12][2].CLK
CLK => c_preamb_func[12][3].CLK
CLK => c_preamb_func[12][4].CLK
CLK => c_preamb_func[12][5].CLK
CLK => c_preamb_func[12][6].CLK
CLK => c_preamb_func[12][7].CLK
CLK => c_preamb_func[11][0].CLK
CLK => c_preamb_func[11][1].CLK
CLK => c_preamb_func[11][2].CLK
CLK => c_preamb_func[11][3].CLK
CLK => c_preamb_func[11][4].CLK
CLK => c_preamb_func[11][5].CLK
CLK => c_preamb_func[11][6].CLK
CLK => c_preamb_func[11][7].CLK
CLK => c_preamb_func[10][0].CLK
CLK => c_preamb_func[10][1].CLK
CLK => c_preamb_func[10][2].CLK
CLK => c_preamb_func[10][3].CLK
CLK => c_preamb_func[10][4].CLK
CLK => c_preamb_func[10][5].CLK
CLK => c_preamb_func[10][6].CLK
CLK => c_preamb_func[10][7].CLK
CLK => c_preamb_func[9][0].CLK
CLK => c_preamb_func[9][1].CLK
CLK => c_preamb_func[9][2].CLK
CLK => c_preamb_func[9][3].CLK
CLK => c_preamb_func[9][4].CLK
CLK => c_preamb_func[9][5].CLK
CLK => c_preamb_func[9][6].CLK
CLK => c_preamb_func[9][7].CLK
CLK => c_preamb_func[8][0].CLK
CLK => c_preamb_func[8][1].CLK
CLK => c_preamb_func[8][2].CLK
CLK => c_preamb_func[8][3].CLK
CLK => c_preamb_func[8][4].CLK
CLK => c_preamb_func[8][5].CLK
CLK => c_preamb_func[8][6].CLK
CLK => c_preamb_func[8][7].CLK
CLK => c_preamb_func[7][0].CLK
CLK => c_preamb_func[7][1].CLK
CLK => c_preamb_func[7][2].CLK
CLK => c_preamb_func[7][3].CLK
CLK => c_preamb_func[7][4].CLK
CLK => c_preamb_func[7][5].CLK
CLK => c_preamb_func[7][6].CLK
CLK => c_preamb_func[7][7].CLK
CLK => c_preamb_func[6][0].CLK
CLK => c_preamb_func[6][1].CLK
CLK => c_preamb_func[6][2].CLK
CLK => c_preamb_func[6][3].CLK
CLK => c_preamb_func[6][4].CLK
CLK => c_preamb_func[6][5].CLK
CLK => c_preamb_func[6][6].CLK
CLK => c_preamb_func[6][7].CLK
CLK => c_preamb_func[5][0].CLK
CLK => c_preamb_func[5][1].CLK
CLK => c_preamb_func[5][2].CLK
CLK => c_preamb_func[5][3].CLK
CLK => c_preamb_func[5][4].CLK
CLK => c_preamb_func[5][5].CLK
CLK => c_preamb_func[5][6].CLK
CLK => c_preamb_func[5][7].CLK
CLK => c_preamb_func[4][0].CLK
CLK => c_preamb_func[4][1].CLK
CLK => c_preamb_func[4][2].CLK
CLK => c_preamb_func[4][3].CLK
CLK => c_preamb_func[4][4].CLK
CLK => c_preamb_func[4][5].CLK
CLK => c_preamb_func[4][6].CLK
CLK => c_preamb_func[4][7].CLK
CLK => c_preamb_func[3][0].CLK
CLK => c_preamb_func[3][1].CLK
CLK => c_preamb_func[3][2].CLK
CLK => c_preamb_func[3][3].CLK
CLK => c_preamb_func[3][4].CLK
CLK => c_preamb_func[3][5].CLK
CLK => c_preamb_func[3][6].CLK
CLK => c_preamb_func[3][7].CLK
CLK => c_preamb_func[2][0].CLK
CLK => c_preamb_func[2][1].CLK
CLK => c_preamb_func[2][2].CLK
CLK => c_preamb_func[2][3].CLK
CLK => c_preamb_func[2][4].CLK
CLK => c_preamb_func[2][5].CLK
CLK => c_preamb_func[2][6].CLK
CLK => c_preamb_func[2][7].CLK
CLK => c_preamb_func[1][0].CLK
CLK => c_preamb_func[1][1].CLK
CLK => c_preamb_func[1][2].CLK
CLK => c_preamb_func[1][3].CLK
CLK => c_preamb_func[1][4].CLK
CLK => c_preamb_func[1][5].CLK
CLK => c_preamb_func[1][6].CLK
CLK => c_preamb_func[1][7].CLK
CLK => c_preamb_func[0][0].CLK
CLK => c_preamb_func[0][1].CLK
CLK => c_preamb_func[0][2].CLK
CLK => c_preamb_func[0][3].CLK
CLK => c_preamb_func[0][4].CLK
CLK => c_preamb_func[0][5].CLK
CLK => c_preamb_func[0][6].CLK
CLK => c_preamb_func[0][7].CLK
CLK => RAM_ADDRESS_BUS[0]~reg0.CLK
CLK => RAM_ADDRESS_BUS[1]~reg0.CLK
CLK => RAM_ADDRESS_BUS[2]~reg0.CLK
CLK => RAM_ADDRESS_BUS[3]~reg0.CLK
CLK => RAM_ADDRESS_BUS[4]~reg0.CLK
CLK => RAM_ADDRESS_BUS[5]~reg0.CLK
CLK => RAM_ADDRESS_BUS[6]~reg0.CLK
CLK => RAM_ADDRESS_BUS[7]~reg0.CLK
CLK => main_state~5.DATAIN
DATA_OUT[0] <= data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_DONE <= DATA_DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_preamb_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_1_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[0] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_preamb_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_1_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[1] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_preamb_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_1_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[2] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_preamb_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_1_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[3] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_preamb_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_1_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[4] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_preamb_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_1_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[5] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_preamb_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_1_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[6] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_preamb_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_1_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_DATA_BUS[7] => c_0_func.DATAB
RAM_ADDRESS_BUS[0] <= RAM_ADDRESS_BUS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[1] <= RAM_ADDRESS_BUS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[2] <= RAM_ADDRESS_BUS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[3] <= RAM_ADDRESS_BUS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[4] <= RAM_ADDRESS_BUS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[5] <= RAM_ADDRESS_BUS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[6] <= RAM_ADDRESS_BUS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_ADDRESS_BUS[7] <= RAM_ADDRESS_BUS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_long_value_in[0] => LessThan5.IN40
c_long_value_in[0] => Mux171.IN7
c_long_value_in[0] => Mux183.IN7
c_long_value_in[0] => Mux195.IN7
c_long_value_in[0] => Mux207.IN3
c_long_value_in[1] => LessThan5.IN39
c_long_value_in[1] => Mux170.IN7
c_long_value_in[1] => Mux182.IN7
c_long_value_in[1] => Mux194.IN7
c_long_value_in[1] => Mux206.IN3
c_long_value_in[2] => LessThan5.IN38
c_long_value_in[2] => Mux169.IN7
c_long_value_in[2] => Mux181.IN7
c_long_value_in[2] => Mux193.IN7
c_long_value_in[2] => Mux205.IN3
c_long_value_in[3] => LessThan5.IN37
c_long_value_in[3] => Mux168.IN7
c_long_value_in[3] => Mux180.IN7
c_long_value_in[3] => Mux192.IN7
c_long_value_in[3] => Mux204.IN3
c_long_value_in[4] => LessThan5.IN36
c_long_value_in[4] => Mux167.IN7
c_long_value_in[4] => Mux179.IN7
c_long_value_in[4] => Mux191.IN7
c_long_value_in[4] => Mux203.IN3
c_long_value_in[5] => LessThan5.IN35
c_long_value_in[5] => Mux166.IN7
c_long_value_in[5] => Mux178.IN7
c_long_value_in[5] => Mux190.IN7
c_long_value_in[5] => Mux202.IN3
c_long_value_in[6] => LessThan5.IN34
c_long_value_in[6] => Mux165.IN7
c_long_value_in[6] => Mux177.IN7
c_long_value_in[6] => Mux189.IN7
c_long_value_in[6] => Mux201.IN3
c_long_value_in[7] => LessThan5.IN33
c_long_value_in[7] => Mux164.IN7
c_long_value_in[7] => Mux176.IN7
c_long_value_in[7] => Mux188.IN7
c_long_value_in[7] => Mux200.IN3
c_long_value_in[8] => LessThan5.IN32
c_long_value_in[8] => Mux163.IN7
c_long_value_in[8] => Mux175.IN7
c_long_value_in[8] => Mux187.IN7
c_long_value_in[8] => Mux199.IN3
c_long_value_in[9] => LessThan5.IN31
c_long_value_in[9] => Mux162.IN7
c_long_value_in[9] => Mux174.IN7
c_long_value_in[9] => Mux186.IN7
c_long_value_in[9] => Mux198.IN3
c_long_value_in[10] => LessThan5.IN30
c_long_value_in[10] => Mux161.IN7
c_long_value_in[10] => Mux173.IN7
c_long_value_in[10] => Mux185.IN7
c_long_value_in[10] => Mux197.IN3
c_long_value_in[11] => LessThan5.IN29
c_long_value_in[11] => Mux160.IN7
c_long_value_in[11] => Mux172.IN7
c_long_value_in[11] => Mux184.IN7
c_long_value_in[11] => Mux196.IN3
c_long_value_in[12] => LessThan5.IN28
c_long_value_in[13] => LessThan5.IN27
c_long_value_in[14] => LessThan5.IN26
c_long_value_in[15] => LessThan5.IN25
c_long_value_in[16] => LessThan5.IN24
c_long_value_in[17] => LessThan5.IN23
c_long_value_in[18] => LessThan5.IN22
c_long_value_in[19] => LessThan5.IN21
c_long_func_input_out[49][0] <= c_long_func_input[49][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][1] <= c_long_func_input[49][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][2] <= c_long_func_input[49][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][3] <= c_long_func_input[49][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][4] <= c_long_func_input[49][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][5] <= c_long_func_input[49][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][6] <= c_long_func_input[49][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[49][7] <= c_long_func_input[49][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][0] <= c_long_func_input[48][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][1] <= c_long_func_input[48][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][2] <= c_long_func_input[48][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][3] <= c_long_func_input[48][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][4] <= c_long_func_input[48][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][5] <= c_long_func_input[48][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][6] <= c_long_func_input[48][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[48][7] <= c_long_func_input[48][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][0] <= c_long_func_input[47][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][1] <= c_long_func_input[47][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][2] <= c_long_func_input[47][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][3] <= c_long_func_input[47][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][4] <= c_long_func_input[47][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][5] <= c_long_func_input[47][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][6] <= c_long_func_input[47][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[47][7] <= c_long_func_input[47][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][0] <= c_long_func_input[46][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][1] <= c_long_func_input[46][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][2] <= c_long_func_input[46][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][3] <= c_long_func_input[46][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][4] <= c_long_func_input[46][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][5] <= c_long_func_input[46][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][6] <= c_long_func_input[46][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[46][7] <= c_long_func_input[46][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][0] <= c_long_func_input[45][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][1] <= c_long_func_input[45][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][2] <= c_long_func_input[45][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][3] <= c_long_func_input[45][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][4] <= c_long_func_input[45][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][5] <= c_long_func_input[45][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][6] <= c_long_func_input[45][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[45][7] <= c_long_func_input[45][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][0] <= c_long_func_input[44][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][1] <= c_long_func_input[44][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][2] <= c_long_func_input[44][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][3] <= c_long_func_input[44][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][4] <= c_long_func_input[44][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][5] <= c_long_func_input[44][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][6] <= c_long_func_input[44][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[44][7] <= c_long_func_input[44][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][0] <= c_long_func_input[43][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][1] <= c_long_func_input[43][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][2] <= c_long_func_input[43][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][3] <= c_long_func_input[43][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][4] <= c_long_func_input[43][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][5] <= c_long_func_input[43][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][6] <= c_long_func_input[43][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[43][7] <= c_long_func_input[43][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][0] <= c_long_func_input[42][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][1] <= c_long_func_input[42][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][2] <= c_long_func_input[42][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][3] <= c_long_func_input[42][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][4] <= c_long_func_input[42][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][5] <= c_long_func_input[42][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][6] <= c_long_func_input[42][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[42][7] <= c_long_func_input[42][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][0] <= c_long_func_input[41][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][1] <= c_long_func_input[41][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][2] <= c_long_func_input[41][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][3] <= c_long_func_input[41][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][4] <= c_long_func_input[41][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][5] <= c_long_func_input[41][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][6] <= c_long_func_input[41][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[41][7] <= c_long_func_input[41][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][0] <= c_long_func_input[40][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][1] <= c_long_func_input[40][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][2] <= c_long_func_input[40][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][3] <= c_long_func_input[40][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][4] <= c_long_func_input[40][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][5] <= c_long_func_input[40][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][6] <= c_long_func_input[40][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[40][7] <= c_long_func_input[40][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][0] <= c_long_func_input[39][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][1] <= c_long_func_input[39][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][2] <= c_long_func_input[39][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][3] <= c_long_func_input[39][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][4] <= c_long_func_input[39][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][5] <= c_long_func_input[39][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][6] <= c_long_func_input[39][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[39][7] <= c_long_func_input[39][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][0] <= c_long_func_input[38][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][1] <= c_long_func_input[38][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][2] <= c_long_func_input[38][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][3] <= c_long_func_input[38][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][4] <= c_long_func_input[38][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][5] <= c_long_func_input[38][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][6] <= c_long_func_input[38][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[38][7] <= c_long_func_input[38][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][0] <= c_long_func_input[37][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][1] <= c_long_func_input[37][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][2] <= c_long_func_input[37][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][3] <= c_long_func_input[37][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][4] <= c_long_func_input[37][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][5] <= c_long_func_input[37][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][6] <= c_long_func_input[37][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[37][7] <= c_long_func_input[37][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][0] <= c_long_func_input[36][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][1] <= c_long_func_input[36][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][2] <= c_long_func_input[36][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][3] <= c_long_func_input[36][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][4] <= c_long_func_input[36][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][5] <= c_long_func_input[36][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][6] <= c_long_func_input[36][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[36][7] <= c_long_func_input[36][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][0] <= c_long_func_input[35][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][1] <= c_long_func_input[35][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][2] <= c_long_func_input[35][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][3] <= c_long_func_input[35][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][4] <= c_long_func_input[35][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][5] <= c_long_func_input[35][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][6] <= c_long_func_input[35][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[35][7] <= c_long_func_input[35][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][0] <= c_long_func_input[34][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][1] <= c_long_func_input[34][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][2] <= c_long_func_input[34][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][3] <= c_long_func_input[34][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][4] <= c_long_func_input[34][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][5] <= c_long_func_input[34][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][6] <= c_long_func_input[34][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[34][7] <= c_long_func_input[34][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][0] <= c_long_func_input[33][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][1] <= c_long_func_input[33][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][2] <= c_long_func_input[33][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][3] <= c_long_func_input[33][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][4] <= c_long_func_input[33][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][5] <= c_long_func_input[33][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][6] <= c_long_func_input[33][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[33][7] <= c_long_func_input[33][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][0] <= c_long_func_input[32][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][1] <= c_long_func_input[32][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][2] <= c_long_func_input[32][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][3] <= c_long_func_input[32][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][4] <= c_long_func_input[32][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][5] <= c_long_func_input[32][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][6] <= c_long_func_input[32][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[32][7] <= c_long_func_input[32][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][0] <= c_long_func_input[31][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][1] <= c_long_func_input[31][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][2] <= c_long_func_input[31][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][3] <= c_long_func_input[31][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][4] <= c_long_func_input[31][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][5] <= c_long_func_input[31][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][6] <= c_long_func_input[31][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[31][7] <= c_long_func_input[31][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][0] <= c_long_func_input[30][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][1] <= c_long_func_input[30][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][2] <= c_long_func_input[30][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][3] <= c_long_func_input[30][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][4] <= c_long_func_input[30][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][5] <= c_long_func_input[30][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][6] <= c_long_func_input[30][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[30][7] <= c_long_func_input[30][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][0] <= c_long_func_input[29][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][1] <= c_long_func_input[29][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][2] <= c_long_func_input[29][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][3] <= c_long_func_input[29][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][4] <= c_long_func_input[29][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][5] <= c_long_func_input[29][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][6] <= c_long_func_input[29][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[29][7] <= c_long_func_input[29][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][0] <= c_long_func_input[28][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][1] <= c_long_func_input[28][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][2] <= c_long_func_input[28][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][3] <= c_long_func_input[28][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][4] <= c_long_func_input[28][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][5] <= c_long_func_input[28][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][6] <= c_long_func_input[28][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[28][7] <= c_long_func_input[28][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][0] <= c_long_func_input[27][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][1] <= c_long_func_input[27][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][2] <= c_long_func_input[27][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][3] <= c_long_func_input[27][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][4] <= c_long_func_input[27][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][5] <= c_long_func_input[27][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][6] <= c_long_func_input[27][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[27][7] <= c_long_func_input[27][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][0] <= c_long_func_input[26][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][1] <= c_long_func_input[26][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][2] <= c_long_func_input[26][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][3] <= c_long_func_input[26][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][4] <= c_long_func_input[26][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][5] <= c_long_func_input[26][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][6] <= c_long_func_input[26][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[26][7] <= c_long_func_input[26][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][0] <= c_long_func_input[25][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][1] <= c_long_func_input[25][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][2] <= c_long_func_input[25][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][3] <= c_long_func_input[25][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][4] <= c_long_func_input[25][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][5] <= c_long_func_input[25][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][6] <= c_long_func_input[25][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[25][7] <= c_long_func_input[25][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][0] <= c_long_func_input[24][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][1] <= c_long_func_input[24][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][2] <= c_long_func_input[24][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][3] <= c_long_func_input[24][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][4] <= c_long_func_input[24][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][5] <= c_long_func_input[24][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][6] <= c_long_func_input[24][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[24][7] <= c_long_func_input[24][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][0] <= c_long_func_input[23][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][1] <= c_long_func_input[23][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][2] <= c_long_func_input[23][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][3] <= c_long_func_input[23][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][4] <= c_long_func_input[23][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][5] <= c_long_func_input[23][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][6] <= c_long_func_input[23][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[23][7] <= c_long_func_input[23][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][0] <= c_long_func_input[22][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][1] <= c_long_func_input[22][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][2] <= c_long_func_input[22][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][3] <= c_long_func_input[22][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][4] <= c_long_func_input[22][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][5] <= c_long_func_input[22][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][6] <= c_long_func_input[22][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[22][7] <= c_long_func_input[22][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][0] <= c_long_func_input[21][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][1] <= c_long_func_input[21][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][2] <= c_long_func_input[21][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][3] <= c_long_func_input[21][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][4] <= c_long_func_input[21][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][5] <= c_long_func_input[21][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][6] <= c_long_func_input[21][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[21][7] <= c_long_func_input[21][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][0] <= c_long_func_input[20][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][1] <= c_long_func_input[20][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][2] <= c_long_func_input[20][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][3] <= c_long_func_input[20][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][4] <= c_long_func_input[20][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][5] <= c_long_func_input[20][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][6] <= c_long_func_input[20][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[20][7] <= c_long_func_input[20][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][0] <= c_long_func_input[19][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][1] <= c_long_func_input[19][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][2] <= c_long_func_input[19][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][3] <= c_long_func_input[19][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][4] <= c_long_func_input[19][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][5] <= c_long_func_input[19][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][6] <= c_long_func_input[19][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[19][7] <= c_long_func_input[19][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][0] <= c_long_func_input[18][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][1] <= c_long_func_input[18][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][2] <= c_long_func_input[18][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][3] <= c_long_func_input[18][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][4] <= c_long_func_input[18][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][5] <= c_long_func_input[18][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][6] <= c_long_func_input[18][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[18][7] <= c_long_func_input[18][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][0] <= c_long_func_input[17][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][1] <= c_long_func_input[17][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][2] <= c_long_func_input[17][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][3] <= c_long_func_input[17][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][4] <= c_long_func_input[17][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][5] <= c_long_func_input[17][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][6] <= c_long_func_input[17][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[17][7] <= c_long_func_input[17][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][0] <= c_long_func_input[16][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][1] <= c_long_func_input[16][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][2] <= c_long_func_input[16][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][3] <= c_long_func_input[16][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][4] <= c_long_func_input[16][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][5] <= c_long_func_input[16][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][6] <= c_long_func_input[16][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[16][7] <= c_long_func_input[16][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][0] <= c_long_func_input[15][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][1] <= c_long_func_input[15][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][2] <= c_long_func_input[15][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][3] <= c_long_func_input[15][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][4] <= c_long_func_input[15][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][5] <= c_long_func_input[15][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][6] <= c_long_func_input[15][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[15][7] <= c_long_func_input[15][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][0] <= c_long_func_input[14][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][1] <= c_long_func_input[14][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][2] <= c_long_func_input[14][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][3] <= c_long_func_input[14][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][4] <= c_long_func_input[14][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][5] <= c_long_func_input[14][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][6] <= c_long_func_input[14][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[14][7] <= c_long_func_input[14][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][0] <= c_long_func_input[13][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][1] <= c_long_func_input[13][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][2] <= c_long_func_input[13][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][3] <= c_long_func_input[13][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][4] <= c_long_func_input[13][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][5] <= c_long_func_input[13][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][6] <= c_long_func_input[13][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[13][7] <= c_long_func_input[13][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][0] <= c_long_func_input[12][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][1] <= c_long_func_input[12][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][2] <= c_long_func_input[12][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][3] <= c_long_func_input[12][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][4] <= c_long_func_input[12][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][5] <= c_long_func_input[12][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][6] <= c_long_func_input[12][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[12][7] <= c_long_func_input[12][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][0] <= c_long_func_input[11][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][1] <= c_long_func_input[11][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][2] <= c_long_func_input[11][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][3] <= c_long_func_input[11][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][4] <= c_long_func_input[11][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][5] <= c_long_func_input[11][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][6] <= c_long_func_input[11][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[11][7] <= c_long_func_input[11][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][0] <= c_long_func_input[10][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][1] <= c_long_func_input[10][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][2] <= c_long_func_input[10][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][3] <= c_long_func_input[10][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][4] <= c_long_func_input[10][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][5] <= c_long_func_input[10][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][6] <= c_long_func_input[10][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[10][7] <= c_long_func_input[10][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][0] <= c_long_func_input[9][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][1] <= c_long_func_input[9][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][2] <= c_long_func_input[9][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][3] <= c_long_func_input[9][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][4] <= c_long_func_input[9][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][5] <= c_long_func_input[9][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][6] <= c_long_func_input[9][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[9][7] <= c_long_func_input[9][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][0] <= c_long_func_input[8][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][1] <= c_long_func_input[8][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][2] <= c_long_func_input[8][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][3] <= c_long_func_input[8][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][4] <= c_long_func_input[8][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][5] <= c_long_func_input[8][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][6] <= c_long_func_input[8][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[8][7] <= c_long_func_input[8][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][0] <= c_long_func_input[7][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][1] <= c_long_func_input[7][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][2] <= c_long_func_input[7][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][3] <= c_long_func_input[7][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][4] <= c_long_func_input[7][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][5] <= c_long_func_input[7][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][6] <= c_long_func_input[7][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[7][7] <= c_long_func_input[7][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][0] <= c_long_func_input[6][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][1] <= c_long_func_input[6][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][2] <= c_long_func_input[6][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][3] <= c_long_func_input[6][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][4] <= c_long_func_input[6][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][5] <= c_long_func_input[6][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][6] <= c_long_func_input[6][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[6][7] <= c_long_func_input[6][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][0] <= c_long_func_input[5][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][1] <= c_long_func_input[5][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][2] <= c_long_func_input[5][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][3] <= c_long_func_input[5][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][4] <= c_long_func_input[5][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][5] <= c_long_func_input[5][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][6] <= c_long_func_input[5][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[5][7] <= c_long_func_input[5][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][0] <= c_long_func_input[4][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][1] <= c_long_func_input[4][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][2] <= c_long_func_input[4][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][3] <= c_long_func_input[4][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][4] <= c_long_func_input[4][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][5] <= c_long_func_input[4][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][6] <= c_long_func_input[4][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[4][7] <= c_long_func_input[4][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][0] <= c_long_func_input[3][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][1] <= c_long_func_input[3][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][2] <= c_long_func_input[3][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][3] <= c_long_func_input[3][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][4] <= c_long_func_input[3][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][5] <= c_long_func_input[3][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][6] <= c_long_func_input[3][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[3][7] <= c_long_func_input[3][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][0] <= c_long_func_input[2][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][1] <= c_long_func_input[2][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][2] <= c_long_func_input[2][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][3] <= c_long_func_input[2][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][4] <= c_long_func_input[2][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][5] <= c_long_func_input[2][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][6] <= c_long_func_input[2][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[2][7] <= c_long_func_input[2][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][0] <= c_long_func_input[1][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][1] <= c_long_func_input[1][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][2] <= c_long_func_input[1][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][3] <= c_long_func_input[1][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][4] <= c_long_func_input[1][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][5] <= c_long_func_input[1][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][6] <= c_long_func_input[1][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[1][7] <= c_long_func_input[1][7].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][0] <= c_long_func_input[0][0].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][1] <= c_long_func_input[0][1].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][2] <= c_long_func_input[0][2].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][3] <= c_long_func_input[0][3].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][4] <= c_long_func_input[0][4].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][5] <= c_long_func_input[0][5].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][6] <= c_long_func_input[0][6].DB_MAX_OUTPUT_PORT_TYPE
c_long_func_input_out[0][7] <= c_long_func_input[0][7].DB_MAX_OUTPUT_PORT_TYPE
c_en <= c_en.DB_MAX_OUTPUT_PORT_TYPE
SYNC => bit_counter[0].CLK
SYNC => bit_counter[1].CLK
SYNC => bit_counter[2].CLK
SYNC => bit_counter[3].CLK
SYNC => bit_counter[4].CLK
SYNC => bit_counter[5].CLK
SYNC => bit_counter[6].CLK
SYNC => bit_counter[7].CLK
SYNC => bit_counter[8].CLK
SYNC => bit_counter[9].CLK
SYNC => bit_counter[10].CLK
SYNC => bit_counter[11].CLK
SYNC => bit_counter[12].CLK
SYNC => bit_counter[13].CLK
SYNC => bit_counter[14].CLK
SYNC => bit_counter[15].CLK
SYNC => bit_counter[16].CLK
SYNC => bit_counter[17].CLK
SYNC => bit_counter[18].CLK
SYNC => bit_counter[19].CLK
SYNC => bit_counter[20].CLK
SYNC => bit_counter[21].CLK
SYNC => bit_counter[22].CLK
SYNC => bit_counter[23].CLK
SYNC => bit_counter[24].CLK
SYNC => bit_counter[25].CLK
SYNC => bit_counter[26].CLK
SYNC => bit_counter[27].CLK
SYNC => bit_counter[28].CLK
SYNC => bit_counter[29].CLK
SYNC => bit_counter[30].CLK
SYNC => bit_counter[31].CLK
SYNC => counter[0].CLK
SYNC => counter[1].CLK
SYNC => counter[2].CLK
SYNC => counter[3].CLK
SYNC => counter[4].CLK
SYNC => counter[5].CLK
SYNC => counter[6].CLK
SYNC => counter[7].CLK
SYNC => counter[8].CLK
SYNC => counter[9].CLK
SYNC => counter[10].CLK
SYNC => counter[11].CLK
SYNC => counter[12].CLK
SYNC => counter[13].CLK
SYNC => counter[14].CLK
SYNC => counter[15].CLK
SYNC => counter[16].CLK
SYNC => counter[17].CLK
SYNC => counter[18].CLK
SYNC => counter[19].CLK
SYNC => counter[20].CLK
SYNC => counter[21].CLK
SYNC => counter[22].CLK
SYNC => counter[23].CLK
SYNC => counter[24].CLK
SYNC => counter[25].CLK
SYNC => counter[26].CLK
SYNC => counter[27].CLK
SYNC => counter[28].CLK
SYNC => counter[29].CLK
SYNC => counter[30].CLK
SYNC => counter[31].CLK


|Uni_Projektas|wizard_ram:wizard_ram_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|Uni_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component
wren_a => altsyncram_i0d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i0d1:auto_generated.data_a[0]
data_a[1] => altsyncram_i0d1:auto_generated.data_a[1]
data_a[2] => altsyncram_i0d1:auto_generated.data_a[2]
data_a[3] => altsyncram_i0d1:auto_generated.data_a[3]
data_a[4] => altsyncram_i0d1:auto_generated.data_a[4]
data_a[5] => altsyncram_i0d1:auto_generated.data_a[5]
data_a[6] => altsyncram_i0d1:auto_generated.data_a[6]
data_a[7] => altsyncram_i0d1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i0d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i0d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i0d1:auto_generated.address_a[2]
address_a[3] => altsyncram_i0d1:auto_generated.address_a[3]
address_a[4] => altsyncram_i0d1:auto_generated.address_a[4]
address_a[5] => altsyncram_i0d1:auto_generated.address_a[5]
address_a[6] => altsyncram_i0d1:auto_generated.address_a[6]
address_a[7] => altsyncram_i0d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i0d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i0d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i0d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i0d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i0d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i0d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i0d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i0d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i0d1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Uni_Projektas|Clock_divider:clock_divider1
CLK => clock_out.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => half_clock[0].CLK
CLK => half_clock[1].CLK
CLK => half_clock[2].CLK
CLK => half_clock[3].CLK
CLK => half_clock[4].CLK
CLK => half_clock[5].CLK
CLK => half_clock[6].CLK
CLK => half_clock[7].CLK
CLK => half_clock[8].CLK
CLK => half_clock[9].CLK
CLK => half_clock[10].CLK
CLK => half_clock[11].CLK
CLK => half_clock[12].CLK
CLK => half_clock[13].CLK
CLK => half_clock[14].CLK
CLK => half_clock[15].CLK
Prescaler[0] => Add0.IN32
Prescaler[1] => Add0.IN31
Prescaler[1] => half_clock[0].DATAIN
Prescaler[2] => Add0.IN30
Prescaler[2] => half_clock[1].DATAIN
Prescaler[3] => Add0.IN29
Prescaler[3] => half_clock[2].DATAIN
Prescaler[4] => Add0.IN28
Prescaler[4] => half_clock[3].DATAIN
Prescaler[5] => Add0.IN27
Prescaler[5] => half_clock[4].DATAIN
Prescaler[6] => Add0.IN26
Prescaler[6] => half_clock[5].DATAIN
Prescaler[7] => Add0.IN25
Prescaler[7] => half_clock[6].DATAIN
Prescaler[8] => Add0.IN24
Prescaler[8] => half_clock[7].DATAIN
Prescaler[9] => Add0.IN23
Prescaler[9] => half_clock[8].DATAIN
Prescaler[10] => Add0.IN22
Prescaler[10] => half_clock[9].DATAIN
Prescaler[11] => Add0.IN21
Prescaler[11] => half_clock[10].DATAIN
Prescaler[12] => Add0.IN20
Prescaler[12] => half_clock[11].DATAIN
Prescaler[13] => Add0.IN19
Prescaler[13] => half_clock[12].DATAIN
Prescaler[14] => Add0.IN18
Prescaler[14] => half_clock[13].DATAIN
Prescaler[15] => Add0.IN17
Prescaler[15] => half_clock[14].DATAIN
CLK_OUT <= clock_out.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|Correlation_function:corr_long
EN => input_func_5.IN1
EN => input_func_5.IN1
EN => input_func_6.IN1
EN => input_func_6.IN1
EN => f.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => f_output.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
EN => output_56.OUTPUTSELECT
CLK => Correlation_Gate:gate5.CLK
CLK => output_56[0].CLK
CLK => output_56[1].CLK
CLK => output_56[2].CLK
CLK => output_56[3].CLK
CLK => output_56[4].CLK
CLK => output_56[5].CLK
CLK => output_56[6].CLK
CLK => output_56[7].CLK
CLK => output_56[8].CLK
CLK => output_56[9].CLK
CLK => output_56[10].CLK
CLK => output_56[11].CLK
CLK => output_56[12].CLK
CLK => output_56[13].CLK
CLK => output_56[14].CLK
CLK => output_56[15].CLK
CLK => output_56[16].CLK
CLK => output_56[17].CLK
CLK => output_56[18].CLK
CLK => output_56[19].CLK
CLK => f_output[0].CLK
CLK => f_output[1].CLK
CLK => f_output[2].CLK
CLK => f_output[3].CLK
CLK => f_output[4].CLK
CLK => f_output[5].CLK
CLK => f_output[6].CLK
CLK => f_output[7].CLK
CLK => f_output[8].CLK
CLK => f_output[9].CLK
CLK => f_output[10].CLK
CLK => f_output[11].CLK
CLK => f_output[12].CLK
CLK => f_output[13].CLK
CLK => f_output[14].CLK
CLK => f_output[15].CLK
CLK => f_output[16].CLK
CLK => f_output[17].CLK
CLK => f_output[18].CLK
CLK => f_output[19].CLK
CLK => f.CLK
CLK => Correlation_Gate:gate6.CLK
input_function[49][0] => input_func_6.DATAB
input_function[49][1] => input_func_6.DATAB
input_function[49][2] => input_func_6.DATAB
input_function[49][3] => input_func_6.DATAB
input_function[49][4] => input_func_6.DATAB
input_function[49][5] => input_func_6.DATAB
input_function[49][6] => input_func_6.DATAB
input_function[49][7] => input_func_6.DATAB
input_function[48][0] => input_func_6.DATAB
input_function[48][1] => input_func_6.DATAB
input_function[48][2] => input_func_6.DATAB
input_function[48][3] => input_func_6.DATAB
input_function[48][4] => input_func_6.DATAB
input_function[48][5] => input_func_6.DATAB
input_function[48][6] => input_func_6.DATAB
input_function[48][7] => input_func_6.DATAB
input_function[47][0] => input_func_6.DATAB
input_function[47][1] => input_func_6.DATAB
input_function[47][2] => input_func_6.DATAB
input_function[47][3] => input_func_6.DATAB
input_function[47][4] => input_func_6.DATAB
input_function[47][5] => input_func_6.DATAB
input_function[47][6] => input_func_6.DATAB
input_function[47][7] => input_func_6.DATAB
input_function[46][0] => input_func_6.DATAB
input_function[46][1] => input_func_6.DATAB
input_function[46][2] => input_func_6.DATAB
input_function[46][3] => input_func_6.DATAB
input_function[46][4] => input_func_6.DATAB
input_function[46][5] => input_func_6.DATAB
input_function[46][6] => input_func_6.DATAB
input_function[46][7] => input_func_6.DATAB
input_function[45][0] => input_func_6.DATAB
input_function[45][1] => input_func_6.DATAB
input_function[45][2] => input_func_6.DATAB
input_function[45][3] => input_func_6.DATAB
input_function[45][4] => input_func_6.DATAB
input_function[45][5] => input_func_6.DATAB
input_function[45][6] => input_func_6.DATAB
input_function[45][7] => input_func_6.DATAB
input_function[44][0] => input_func_6.DATAB
input_function[44][1] => input_func_6.DATAB
input_function[44][2] => input_func_6.DATAB
input_function[44][3] => input_func_6.DATAB
input_function[44][4] => input_func_6.DATAB
input_function[44][5] => input_func_6.DATAB
input_function[44][6] => input_func_6.DATAB
input_function[44][7] => input_func_6.DATAB
input_function[43][0] => input_func_6.DATAB
input_function[43][1] => input_func_6.DATAB
input_function[43][2] => input_func_6.DATAB
input_function[43][3] => input_func_6.DATAB
input_function[43][4] => input_func_6.DATAB
input_function[43][5] => input_func_6.DATAB
input_function[43][6] => input_func_6.DATAB
input_function[43][7] => input_func_6.DATAB
input_function[42][0] => input_func_6.DATAB
input_function[42][1] => input_func_6.DATAB
input_function[42][2] => input_func_6.DATAB
input_function[42][3] => input_func_6.DATAB
input_function[42][4] => input_func_6.DATAB
input_function[42][5] => input_func_6.DATAB
input_function[42][6] => input_func_6.DATAB
input_function[42][7] => input_func_6.DATAB
input_function[41][0] => input_func_6.DATAB
input_function[41][1] => input_func_6.DATAB
input_function[41][2] => input_func_6.DATAB
input_function[41][3] => input_func_6.DATAB
input_function[41][4] => input_func_6.DATAB
input_function[41][5] => input_func_6.DATAB
input_function[41][6] => input_func_6.DATAB
input_function[41][7] => input_func_6.DATAB
input_function[40][0] => input_func_6.DATAB
input_function[40][1] => input_func_6.DATAB
input_function[40][2] => input_func_6.DATAB
input_function[40][3] => input_func_6.DATAB
input_function[40][4] => input_func_6.DATAB
input_function[40][5] => input_func_6.DATAB
input_function[40][6] => input_func_6.DATAB
input_function[40][7] => input_func_6.DATAB
input_function[39][0] => input_func_6.DATAB
input_function[39][1] => input_func_6.DATAB
input_function[39][2] => input_func_6.DATAB
input_function[39][3] => input_func_6.DATAB
input_function[39][4] => input_func_6.DATAB
input_function[39][5] => input_func_6.DATAB
input_function[39][6] => input_func_6.DATAB
input_function[39][7] => input_func_6.DATAB
input_function[38][0] => input_func_6.DATAB
input_function[38][1] => input_func_6.DATAB
input_function[38][2] => input_func_6.DATAB
input_function[38][3] => input_func_6.DATAB
input_function[38][4] => input_func_6.DATAB
input_function[38][5] => input_func_6.DATAB
input_function[38][6] => input_func_6.DATAB
input_function[38][7] => input_func_6.DATAB
input_function[37][0] => input_func_6.DATAB
input_function[37][1] => input_func_6.DATAB
input_function[37][2] => input_func_6.DATAB
input_function[37][3] => input_func_6.DATAB
input_function[37][4] => input_func_6.DATAB
input_function[37][5] => input_func_6.DATAB
input_function[37][6] => input_func_6.DATAB
input_function[37][7] => input_func_6.DATAB
input_function[36][0] => input_func_5.DATAB
input_function[36][1] => input_func_5.DATAB
input_function[36][2] => input_func_5.DATAB
input_function[36][3] => input_func_5.DATAB
input_function[36][4] => input_func_5.DATAB
input_function[36][5] => input_func_5.DATAB
input_function[36][6] => input_func_5.DATAB
input_function[36][7] => input_func_5.DATAB
input_function[35][0] => input_func_5.DATAB
input_function[35][1] => input_func_5.DATAB
input_function[35][2] => input_func_5.DATAB
input_function[35][3] => input_func_5.DATAB
input_function[35][4] => input_func_5.DATAB
input_function[35][5] => input_func_5.DATAB
input_function[35][6] => input_func_5.DATAB
input_function[35][7] => input_func_5.DATAB
input_function[34][0] => input_func_5.DATAB
input_function[34][1] => input_func_5.DATAB
input_function[34][2] => input_func_5.DATAB
input_function[34][3] => input_func_5.DATAB
input_function[34][4] => input_func_5.DATAB
input_function[34][5] => input_func_5.DATAB
input_function[34][6] => input_func_5.DATAB
input_function[34][7] => input_func_5.DATAB
input_function[33][0] => input_func_5.DATAB
input_function[33][1] => input_func_5.DATAB
input_function[33][2] => input_func_5.DATAB
input_function[33][3] => input_func_5.DATAB
input_function[33][4] => input_func_5.DATAB
input_function[33][5] => input_func_5.DATAB
input_function[33][6] => input_func_5.DATAB
input_function[33][7] => input_func_5.DATAB
input_function[32][0] => input_func_5.DATAB
input_function[32][1] => input_func_5.DATAB
input_function[32][2] => input_func_5.DATAB
input_function[32][3] => input_func_5.DATAB
input_function[32][4] => input_func_5.DATAB
input_function[32][5] => input_func_5.DATAB
input_function[32][6] => input_func_5.DATAB
input_function[32][7] => input_func_5.DATAB
input_function[31][0] => input_func_5.DATAB
input_function[31][1] => input_func_5.DATAB
input_function[31][2] => input_func_5.DATAB
input_function[31][3] => input_func_5.DATAB
input_function[31][4] => input_func_5.DATAB
input_function[31][5] => input_func_5.DATAB
input_function[31][6] => input_func_5.DATAB
input_function[31][7] => input_func_5.DATAB
input_function[30][0] => input_func_5.DATAB
input_function[30][1] => input_func_5.DATAB
input_function[30][2] => input_func_5.DATAB
input_function[30][3] => input_func_5.DATAB
input_function[30][4] => input_func_5.DATAB
input_function[30][5] => input_func_5.DATAB
input_function[30][6] => input_func_5.DATAB
input_function[30][7] => input_func_5.DATAB
input_function[29][0] => input_func_5.DATAB
input_function[29][1] => input_func_5.DATAB
input_function[29][2] => input_func_5.DATAB
input_function[29][3] => input_func_5.DATAB
input_function[29][4] => input_func_5.DATAB
input_function[29][5] => input_func_5.DATAB
input_function[29][6] => input_func_5.DATAB
input_function[29][7] => input_func_5.DATAB
input_function[28][0] => input_func_5.DATAB
input_function[28][1] => input_func_5.DATAB
input_function[28][2] => input_func_5.DATAB
input_function[28][3] => input_func_5.DATAB
input_function[28][4] => input_func_5.DATAB
input_function[28][5] => input_func_5.DATAB
input_function[28][6] => input_func_5.DATAB
input_function[28][7] => input_func_5.DATAB
input_function[27][0] => input_func_5.DATAB
input_function[27][1] => input_func_5.DATAB
input_function[27][2] => input_func_5.DATAB
input_function[27][3] => input_func_5.DATAB
input_function[27][4] => input_func_5.DATAB
input_function[27][5] => input_func_5.DATAB
input_function[27][6] => input_func_5.DATAB
input_function[27][7] => input_func_5.DATAB
input_function[26][0] => input_func_5.DATAB
input_function[26][1] => input_func_5.DATAB
input_function[26][2] => input_func_5.DATAB
input_function[26][3] => input_func_5.DATAB
input_function[26][4] => input_func_5.DATAB
input_function[26][5] => input_func_5.DATAB
input_function[26][6] => input_func_5.DATAB
input_function[26][7] => input_func_5.DATAB
input_function[25][0] => input_func_5.DATAB
input_function[25][1] => input_func_5.DATAB
input_function[25][2] => input_func_5.DATAB
input_function[25][3] => input_func_5.DATAB
input_function[25][4] => input_func_5.DATAB
input_function[25][5] => input_func_5.DATAB
input_function[25][6] => input_func_5.DATAB
input_function[25][7] => input_func_5.DATAB
input_function[24][0] => input_func_6[96].DATAB
input_function[24][1] => input_func_6[97].DATAB
input_function[24][2] => input_func_6[98].DATAB
input_function[24][3] => input_func_6[99].DATAB
input_function[24][4] => input_func_6[100].DATAB
input_function[24][5] => input_func_6[101].DATAB
input_function[24][6] => input_func_6[102].DATAB
input_function[24][7] => input_func_6[103].DATAB
input_function[23][0] => input_func_6[88].DATAB
input_function[23][1] => input_func_6[89].DATAB
input_function[23][2] => input_func_6[90].DATAB
input_function[23][3] => input_func_6[91].DATAB
input_function[23][4] => input_func_6[92].DATAB
input_function[23][5] => input_func_6[93].DATAB
input_function[23][6] => input_func_6[94].DATAB
input_function[23][7] => input_func_6[95].DATAB
input_function[22][0] => input_func_6[80].DATAB
input_function[22][1] => input_func_6[81].DATAB
input_function[22][2] => input_func_6[82].DATAB
input_function[22][3] => input_func_6[83].DATAB
input_function[22][4] => input_func_6[84].DATAB
input_function[22][5] => input_func_6[85].DATAB
input_function[22][6] => input_func_6[86].DATAB
input_function[22][7] => input_func_6[87].DATAB
input_function[21][0] => input_func_6[72].DATAB
input_function[21][1] => input_func_6[73].DATAB
input_function[21][2] => input_func_6[74].DATAB
input_function[21][3] => input_func_6[75].DATAB
input_function[21][4] => input_func_6[76].DATAB
input_function[21][5] => input_func_6[77].DATAB
input_function[21][6] => input_func_6[78].DATAB
input_function[21][7] => input_func_6[79].DATAB
input_function[20][0] => input_func_6[64].DATAB
input_function[20][1] => input_func_6[65].DATAB
input_function[20][2] => input_func_6[66].DATAB
input_function[20][3] => input_func_6[67].DATAB
input_function[20][4] => input_func_6[68].DATAB
input_function[20][5] => input_func_6[69].DATAB
input_function[20][6] => input_func_6[70].DATAB
input_function[20][7] => input_func_6[71].DATAB
input_function[19][0] => input_func_6[56].DATAB
input_function[19][1] => input_func_6[57].DATAB
input_function[19][2] => input_func_6[58].DATAB
input_function[19][3] => input_func_6[59].DATAB
input_function[19][4] => input_func_6[60].DATAB
input_function[19][5] => input_func_6[61].DATAB
input_function[19][6] => input_func_6[62].DATAB
input_function[19][7] => input_func_6[63].DATAB
input_function[18][0] => input_func_6[48].DATAB
input_function[18][1] => input_func_6[49].DATAB
input_function[18][2] => input_func_6[50].DATAB
input_function[18][3] => input_func_6[51].DATAB
input_function[18][4] => input_func_6[52].DATAB
input_function[18][5] => input_func_6[53].DATAB
input_function[18][6] => input_func_6[54].DATAB
input_function[18][7] => input_func_6[55].DATAB
input_function[17][0] => input_func_6[40].DATAB
input_function[17][1] => input_func_6[41].DATAB
input_function[17][2] => input_func_6[42].DATAB
input_function[17][3] => input_func_6[43].DATAB
input_function[17][4] => input_func_6[44].DATAB
input_function[17][5] => input_func_6[45].DATAB
input_function[17][6] => input_func_6[46].DATAB
input_function[17][7] => input_func_6[47].DATAB
input_function[16][0] => input_func_6[32].DATAB
input_function[16][1] => input_func_6[33].DATAB
input_function[16][2] => input_func_6[34].DATAB
input_function[16][3] => input_func_6[35].DATAB
input_function[16][4] => input_func_6[36].DATAB
input_function[16][5] => input_func_6[37].DATAB
input_function[16][6] => input_func_6[38].DATAB
input_function[16][7] => input_func_6[39].DATAB
input_function[15][0] => input_func_6[24].DATAB
input_function[15][1] => input_func_6[25].DATAB
input_function[15][2] => input_func_6[26].DATAB
input_function[15][3] => input_func_6[27].DATAB
input_function[15][4] => input_func_6[28].DATAB
input_function[15][5] => input_func_6[29].DATAB
input_function[15][6] => input_func_6[30].DATAB
input_function[15][7] => input_func_6[31].DATAB
input_function[14][0] => input_func_6[16].DATAB
input_function[14][1] => input_func_6[17].DATAB
input_function[14][2] => input_func_6[18].DATAB
input_function[14][3] => input_func_6[19].DATAB
input_function[14][4] => input_func_6[20].DATAB
input_function[14][5] => input_func_6[21].DATAB
input_function[14][6] => input_func_6[22].DATAB
input_function[14][7] => input_func_6[23].DATAB
input_function[13][0] => input_func_6[8].DATAB
input_function[13][1] => input_func_6[9].DATAB
input_function[13][2] => input_func_6[10].DATAB
input_function[13][3] => input_func_6[11].DATAB
input_function[13][4] => input_func_6[12].DATAB
input_function[13][5] => input_func_6[13].DATAB
input_function[13][6] => input_func_6[14].DATAB
input_function[13][7] => input_func_6[15].DATAB
input_function[12][0] => input_func_6[0].DATAB
input_function[12][1] => input_func_6[1].DATAB
input_function[12][2] => input_func_6[2].DATAB
input_function[12][3] => input_func_6[3].DATAB
input_function[12][4] => input_func_6[4].DATAB
input_function[12][5] => input_func_6[5].DATAB
input_function[12][6] => input_func_6[6].DATAB
input_function[12][7] => input_func_6[7].DATAB
input_function[11][0] => input_func_5[88].DATAB
input_function[11][1] => input_func_5[89].DATAB
input_function[11][2] => input_func_5[90].DATAB
input_function[11][3] => input_func_5[91].DATAB
input_function[11][4] => input_func_5[92].DATAB
input_function[11][5] => input_func_5[93].DATAB
input_function[11][6] => input_func_5[94].DATAB
input_function[11][7] => input_func_5[95].DATAB
input_function[10][0] => input_func_5[80].DATAB
input_function[10][1] => input_func_5[81].DATAB
input_function[10][2] => input_func_5[82].DATAB
input_function[10][3] => input_func_5[83].DATAB
input_function[10][4] => input_func_5[84].DATAB
input_function[10][5] => input_func_5[85].DATAB
input_function[10][6] => input_func_5[86].DATAB
input_function[10][7] => input_func_5[87].DATAB
input_function[9][0] => input_func_5[72].DATAB
input_function[9][1] => input_func_5[73].DATAB
input_function[9][2] => input_func_5[74].DATAB
input_function[9][3] => input_func_5[75].DATAB
input_function[9][4] => input_func_5[76].DATAB
input_function[9][5] => input_func_5[77].DATAB
input_function[9][6] => input_func_5[78].DATAB
input_function[9][7] => input_func_5[79].DATAB
input_function[8][0] => input_func_5[64].DATAB
input_function[8][1] => input_func_5[65].DATAB
input_function[8][2] => input_func_5[66].DATAB
input_function[8][3] => input_func_5[67].DATAB
input_function[8][4] => input_func_5[68].DATAB
input_function[8][5] => input_func_5[69].DATAB
input_function[8][6] => input_func_5[70].DATAB
input_function[8][7] => input_func_5[71].DATAB
input_function[7][0] => input_func_5[56].DATAB
input_function[7][1] => input_func_5[57].DATAB
input_function[7][2] => input_func_5[58].DATAB
input_function[7][3] => input_func_5[59].DATAB
input_function[7][4] => input_func_5[60].DATAB
input_function[7][5] => input_func_5[61].DATAB
input_function[7][6] => input_func_5[62].DATAB
input_function[7][7] => input_func_5[63].DATAB
input_function[6][0] => input_func_5[48].DATAB
input_function[6][1] => input_func_5[49].DATAB
input_function[6][2] => input_func_5[50].DATAB
input_function[6][3] => input_func_5[51].DATAB
input_function[6][4] => input_func_5[52].DATAB
input_function[6][5] => input_func_5[53].DATAB
input_function[6][6] => input_func_5[54].DATAB
input_function[6][7] => input_func_5[55].DATAB
input_function[5][0] => input_func_5[40].DATAB
input_function[5][1] => input_func_5[41].DATAB
input_function[5][2] => input_func_5[42].DATAB
input_function[5][3] => input_func_5[43].DATAB
input_function[5][4] => input_func_5[44].DATAB
input_function[5][5] => input_func_5[45].DATAB
input_function[5][6] => input_func_5[46].DATAB
input_function[5][7] => input_func_5[47].DATAB
input_function[4][0] => input_func_5[32].DATAB
input_function[4][1] => input_func_5[33].DATAB
input_function[4][2] => input_func_5[34].DATAB
input_function[4][3] => input_func_5[35].DATAB
input_function[4][4] => input_func_5[36].DATAB
input_function[4][5] => input_func_5[37].DATAB
input_function[4][6] => input_func_5[38].DATAB
input_function[4][7] => input_func_5[39].DATAB
input_function[3][0] => input_func_5[24].DATAB
input_function[3][1] => input_func_5[25].DATAB
input_function[3][2] => input_func_5[26].DATAB
input_function[3][3] => input_func_5[27].DATAB
input_function[3][4] => input_func_5[28].DATAB
input_function[3][5] => input_func_5[29].DATAB
input_function[3][6] => input_func_5[30].DATAB
input_function[3][7] => input_func_5[31].DATAB
input_function[2][0] => input_func_5[16].DATAB
input_function[2][1] => input_func_5[17].DATAB
input_function[2][2] => input_func_5[18].DATAB
input_function[2][3] => input_func_5[19].DATAB
input_function[2][4] => input_func_5[20].DATAB
input_function[2][5] => input_func_5[21].DATAB
input_function[2][6] => input_func_5[22].DATAB
input_function[2][7] => input_func_5[23].DATAB
input_function[1][0] => input_func_5[8].DATAB
input_function[1][1] => input_func_5[9].DATAB
input_function[1][2] => input_func_5[10].DATAB
input_function[1][3] => input_func_5[11].DATAB
input_function[1][4] => input_func_5[12].DATAB
input_function[1][5] => input_func_5[13].DATAB
input_function[1][6] => input_func_5[14].DATAB
input_function[1][7] => input_func_5[15].DATAB
input_function[0][0] => input_func_5[0].DATAB
input_function[0][1] => input_func_5[1].DATAB
input_function[0][2] => input_func_5[2].DATAB
input_function[0][3] => input_func_5[3].DATAB
input_function[0][4] => input_func_5[4].DATAB
input_function[0][5] => input_func_5[5].DATAB
input_function[0][6] => input_func_5[6].DATAB
input_function[0][7] => input_func_5[7].DATAB
input_adc_values[0] => input_adc_5[0].DATAB
input_adc_values[1] => input_adc_5[1].DATAB
input_adc_values[2] => input_adc_5[2].DATAB
input_adc_values[3] => input_adc_5[3].DATAB
input_adc_values[4] => input_adc_5[4].DATAB
input_adc_values[5] => input_adc_5[5].DATAB
input_adc_values[6] => input_adc_5[6].DATAB
input_adc_values[7] => input_adc_5[7].DATAB
input_adc_values[8] => input_adc_5[8].DATAB
input_adc_values[9] => input_adc_5[9].DATAB
input_adc_values[10] => input_adc_5[10].DATAB
input_adc_values[11] => input_adc_5[11].DATAB
input_adc_values[12] => input_adc_5[12].DATAB
input_adc_values[13] => input_adc_5[13].DATAB
input_adc_values[14] => input_adc_5[14].DATAB
input_adc_values[15] => input_adc_5[15].DATAB
input_adc_values[16] => input_adc_5[16].DATAB
input_adc_values[17] => input_adc_5[17].DATAB
input_adc_values[18] => input_adc_5[18].DATAB
input_adc_values[19] => input_adc_5[19].DATAB
input_adc_values[20] => input_adc_5[20].DATAB
input_adc_values[21] => input_adc_5[21].DATAB
input_adc_values[22] => input_adc_5[22].DATAB
input_adc_values[23] => input_adc_5[23].DATAB
input_adc_values[24] => input_adc_5[24].DATAB
input_adc_values[25] => input_adc_5[25].DATAB
input_adc_values[26] => input_adc_5[26].DATAB
input_adc_values[27] => input_adc_5[27].DATAB
input_adc_values[28] => input_adc_5[28].DATAB
input_adc_values[29] => input_adc_5[29].DATAB
input_adc_values[30] => input_adc_5[30].DATAB
input_adc_values[31] => input_adc_5[31].DATAB
input_adc_values[32] => input_adc_5[32].DATAB
input_adc_values[33] => input_adc_5[33].DATAB
input_adc_values[34] => input_adc_5[34].DATAB
input_adc_values[35] => input_adc_5[35].DATAB
input_adc_values[36] => input_adc_5[36].DATAB
input_adc_values[37] => input_adc_5[37].DATAB
input_adc_values[38] => input_adc_5[38].DATAB
input_adc_values[39] => input_adc_5[39].DATAB
input_adc_values[40] => input_adc_5[40].DATAB
input_adc_values[41] => input_adc_5[41].DATAB
input_adc_values[42] => input_adc_5[42].DATAB
input_adc_values[43] => input_adc_5[43].DATAB
input_adc_values[44] => input_adc_5[44].DATAB
input_adc_values[45] => input_adc_5[45].DATAB
input_adc_values[46] => input_adc_5[46].DATAB
input_adc_values[47] => input_adc_5[47].DATAB
input_adc_values[48] => input_adc_5[48].DATAB
input_adc_values[49] => input_adc_5[49].DATAB
input_adc_values[50] => input_adc_5[50].DATAB
input_adc_values[51] => input_adc_5[51].DATAB
input_adc_values[52] => input_adc_5[52].DATAB
input_adc_values[53] => input_adc_5[53].DATAB
input_adc_values[54] => input_adc_5[54].DATAB
input_adc_values[55] => input_adc_5[55].DATAB
input_adc_values[56] => input_adc_5[56].DATAB
input_adc_values[57] => input_adc_5[57].DATAB
input_adc_values[58] => input_adc_5[58].DATAB
input_adc_values[59] => input_adc_5[59].DATAB
input_adc_values[60] => input_adc_5[60].DATAB
input_adc_values[61] => input_adc_5[61].DATAB
input_adc_values[62] => input_adc_5[62].DATAB
input_adc_values[63] => input_adc_5[63].DATAB
input_adc_values[64] => input_adc_5[64].DATAB
input_adc_values[65] => input_adc_5[65].DATAB
input_adc_values[66] => input_adc_5[66].DATAB
input_adc_values[67] => input_adc_5[67].DATAB
input_adc_values[68] => input_adc_5[68].DATAB
input_adc_values[69] => input_adc_5[69].DATAB
input_adc_values[70] => input_adc_5[70].DATAB
input_adc_values[71] => input_adc_5[71].DATAB
input_adc_values[72] => input_adc_5[72].DATAB
input_adc_values[73] => input_adc_5[73].DATAB
input_adc_values[74] => input_adc_5[74].DATAB
input_adc_values[75] => input_adc_5[75].DATAB
input_adc_values[76] => input_adc_5[76].DATAB
input_adc_values[77] => input_adc_5[77].DATAB
input_adc_values[78] => input_adc_5[78].DATAB
input_adc_values[79] => input_adc_5[79].DATAB
input_adc_values[80] => input_adc_5[80].DATAB
input_adc_values[81] => input_adc_5[81].DATAB
input_adc_values[82] => input_adc_5[82].DATAB
input_adc_values[83] => input_adc_5[83].DATAB
input_adc_values[84] => input_adc_5[84].DATAB
input_adc_values[85] => input_adc_5[85].DATAB
input_adc_values[86] => input_adc_5[86].DATAB
input_adc_values[87] => input_adc_5[87].DATAB
input_adc_values[88] => input_adc_5[88].DATAB
input_adc_values[89] => input_adc_5[89].DATAB
input_adc_values[90] => input_adc_5[90].DATAB
input_adc_values[91] => input_adc_5[91].DATAB
input_adc_values[92] => input_adc_5[92].DATAB
input_adc_values[93] => input_adc_5[93].DATAB
input_adc_values[94] => input_adc_5[94].DATAB
input_adc_values[95] => input_adc_5[95].DATAB
input_adc_values[96] => input_adc_6[0].DATAB
input_adc_values[97] => input_adc_6[1].DATAB
input_adc_values[98] => input_adc_6[2].DATAB
input_adc_values[99] => input_adc_6[3].DATAB
input_adc_values[100] => input_adc_6[4].DATAB
input_adc_values[101] => input_adc_6[5].DATAB
input_adc_values[102] => input_adc_6[6].DATAB
input_adc_values[103] => input_adc_6[7].DATAB
input_adc_values[104] => input_adc_6[8].DATAB
input_adc_values[105] => input_adc_6[9].DATAB
input_adc_values[106] => input_adc_6[10].DATAB
input_adc_values[107] => input_adc_6[11].DATAB
input_adc_values[108] => input_adc_6[12].DATAB
input_adc_values[109] => input_adc_6[13].DATAB
input_adc_values[110] => input_adc_6[14].DATAB
input_adc_values[111] => input_adc_6[15].DATAB
input_adc_values[112] => input_adc_6[16].DATAB
input_adc_values[113] => input_adc_6[17].DATAB
input_adc_values[114] => input_adc_6[18].DATAB
input_adc_values[115] => input_adc_6[19].DATAB
input_adc_values[116] => input_adc_6[20].DATAB
input_adc_values[117] => input_adc_6[21].DATAB
input_adc_values[118] => input_adc_6[22].DATAB
input_adc_values[119] => input_adc_6[23].DATAB
input_adc_values[120] => input_adc_6[24].DATAB
input_adc_values[121] => input_adc_6[25].DATAB
input_adc_values[122] => input_adc_6[26].DATAB
input_adc_values[123] => input_adc_6[27].DATAB
input_adc_values[124] => input_adc_6[28].DATAB
input_adc_values[125] => input_adc_6[29].DATAB
input_adc_values[126] => input_adc_6[30].DATAB
input_adc_values[127] => input_adc_6[31].DATAB
input_adc_values[128] => input_adc_6[32].DATAB
input_adc_values[129] => input_adc_6[33].DATAB
input_adc_values[130] => input_adc_6[34].DATAB
input_adc_values[131] => input_adc_6[35].DATAB
input_adc_values[132] => input_adc_6[36].DATAB
input_adc_values[133] => input_adc_6[37].DATAB
input_adc_values[134] => input_adc_6[38].DATAB
input_adc_values[135] => input_adc_6[39].DATAB
input_adc_values[136] => input_adc_6[40].DATAB
input_adc_values[137] => input_adc_6[41].DATAB
input_adc_values[138] => input_adc_6[42].DATAB
input_adc_values[139] => input_adc_6[43].DATAB
input_adc_values[140] => input_adc_6[44].DATAB
input_adc_values[141] => input_adc_6[45].DATAB
input_adc_values[142] => input_adc_6[46].DATAB
input_adc_values[143] => input_adc_6[47].DATAB
input_adc_values[144] => input_adc_6[48].DATAB
input_adc_values[145] => input_adc_6[49].DATAB
input_adc_values[146] => input_adc_6[50].DATAB
input_adc_values[147] => input_adc_6[51].DATAB
input_adc_values[148] => input_adc_6[52].DATAB
input_adc_values[149] => input_adc_6[53].DATAB
input_adc_values[150] => input_adc_6[54].DATAB
input_adc_values[151] => input_adc_6[55].DATAB
input_adc_values[152] => input_adc_6[56].DATAB
input_adc_values[153] => input_adc_6[57].DATAB
input_adc_values[154] => input_adc_6[58].DATAB
input_adc_values[155] => input_adc_6[59].DATAB
input_adc_values[156] => input_adc_6[60].DATAB
input_adc_values[157] => input_adc_6[61].DATAB
input_adc_values[158] => input_adc_6[62].DATAB
input_adc_values[159] => input_adc_6[63].DATAB
input_adc_values[160] => input_adc_6[64].DATAB
input_adc_values[161] => input_adc_6[65].DATAB
input_adc_values[162] => input_adc_6[66].DATAB
input_adc_values[163] => input_adc_6[67].DATAB
input_adc_values[164] => input_adc_6[68].DATAB
input_adc_values[165] => input_adc_6[69].DATAB
input_adc_values[166] => input_adc_6[70].DATAB
input_adc_values[167] => input_adc_6[71].DATAB
input_adc_values[168] => input_adc_6[72].DATAB
input_adc_values[169] => input_adc_6[73].DATAB
input_adc_values[170] => input_adc_6[74].DATAB
input_adc_values[171] => input_adc_6[75].DATAB
input_adc_values[172] => input_adc_6[76].DATAB
input_adc_values[173] => input_adc_6[77].DATAB
input_adc_values[174] => input_adc_6[78].DATAB
input_adc_values[175] => input_adc_6[79].DATAB
input_adc_values[176] => input_adc_6[80].DATAB
input_adc_values[177] => input_adc_6[81].DATAB
input_adc_values[178] => input_adc_6[82].DATAB
input_adc_values[179] => input_adc_6[83].DATAB
input_adc_values[180] => input_adc_6[84].DATAB
input_adc_values[181] => input_adc_6[85].DATAB
input_adc_values[182] => input_adc_6[86].DATAB
input_adc_values[183] => input_adc_6[87].DATAB
input_adc_values[184] => input_adc_6[88].DATAB
input_adc_values[185] => input_adc_6[89].DATAB
input_adc_values[186] => input_adc_6[90].DATAB
input_adc_values[187] => input_adc_6[91].DATAB
input_adc_values[188] => input_adc_6[92].DATAB
input_adc_values[189] => input_adc_6[93].DATAB
input_adc_values[190] => input_adc_6[94].DATAB
input_adc_values[191] => input_adc_6[95].DATAB
input_adc_values[192] => input_adc_6[96].DATAB
input_adc_values[193] => input_adc_6[97].DATAB
input_adc_values[194] => input_adc_6[98].DATAB
input_adc_values[195] => input_adc_6[99].DATAB
input_adc_values[196] => input_adc_6[100].DATAB
input_adc_values[197] => input_adc_6[101].DATAB
input_adc_values[198] => input_adc_6[102].DATAB
input_adc_values[199] => input_adc_6[103].DATAB
input_adc_values[200] => input_adc_5[0].DATAA
input_adc_values[201] => input_adc_5[1].DATAA
input_adc_values[202] => input_adc_5[2].DATAA
input_adc_values[203] => input_adc_5[3].DATAA
input_adc_values[204] => input_adc_5[4].DATAA
input_adc_values[205] => input_adc_5[5].DATAA
input_adc_values[206] => input_adc_5[6].DATAA
input_adc_values[207] => input_adc_5[7].DATAA
input_adc_values[208] => input_adc_5[8].DATAA
input_adc_values[209] => input_adc_5[9].DATAA
input_adc_values[210] => input_adc_5[10].DATAA
input_adc_values[211] => input_adc_5[11].DATAA
input_adc_values[212] => input_adc_5[12].DATAA
input_adc_values[213] => input_adc_5[13].DATAA
input_adc_values[214] => input_adc_5[14].DATAA
input_adc_values[215] => input_adc_5[15].DATAA
input_adc_values[216] => input_adc_5[16].DATAA
input_adc_values[217] => input_adc_5[17].DATAA
input_adc_values[218] => input_adc_5[18].DATAA
input_adc_values[219] => input_adc_5[19].DATAA
input_adc_values[220] => input_adc_5[20].DATAA
input_adc_values[221] => input_adc_5[21].DATAA
input_adc_values[222] => input_adc_5[22].DATAA
input_adc_values[223] => input_adc_5[23].DATAA
input_adc_values[224] => input_adc_5[24].DATAA
input_adc_values[225] => input_adc_5[25].DATAA
input_adc_values[226] => input_adc_5[26].DATAA
input_adc_values[227] => input_adc_5[27].DATAA
input_adc_values[228] => input_adc_5[28].DATAA
input_adc_values[229] => input_adc_5[29].DATAA
input_adc_values[230] => input_adc_5[30].DATAA
input_adc_values[231] => input_adc_5[31].DATAA
input_adc_values[232] => input_adc_5[32].DATAA
input_adc_values[233] => input_adc_5[33].DATAA
input_adc_values[234] => input_adc_5[34].DATAA
input_adc_values[235] => input_adc_5[35].DATAA
input_adc_values[236] => input_adc_5[36].DATAA
input_adc_values[237] => input_adc_5[37].DATAA
input_adc_values[238] => input_adc_5[38].DATAA
input_adc_values[239] => input_adc_5[39].DATAA
input_adc_values[240] => input_adc_5[40].DATAA
input_adc_values[241] => input_adc_5[41].DATAA
input_adc_values[242] => input_adc_5[42].DATAA
input_adc_values[243] => input_adc_5[43].DATAA
input_adc_values[244] => input_adc_5[44].DATAA
input_adc_values[245] => input_adc_5[45].DATAA
input_adc_values[246] => input_adc_5[46].DATAA
input_adc_values[247] => input_adc_5[47].DATAA
input_adc_values[248] => input_adc_5[48].DATAA
input_adc_values[249] => input_adc_5[49].DATAA
input_adc_values[250] => input_adc_5[50].DATAA
input_adc_values[251] => input_adc_5[51].DATAA
input_adc_values[252] => input_adc_5[52].DATAA
input_adc_values[253] => input_adc_5[53].DATAA
input_adc_values[254] => input_adc_5[54].DATAA
input_adc_values[255] => input_adc_5[55].DATAA
input_adc_values[256] => input_adc_5[56].DATAA
input_adc_values[257] => input_adc_5[57].DATAA
input_adc_values[258] => input_adc_5[58].DATAA
input_adc_values[259] => input_adc_5[59].DATAA
input_adc_values[260] => input_adc_5[60].DATAA
input_adc_values[261] => input_adc_5[61].DATAA
input_adc_values[262] => input_adc_5[62].DATAA
input_adc_values[263] => input_adc_5[63].DATAA
input_adc_values[264] => input_adc_5[64].DATAA
input_adc_values[265] => input_adc_5[65].DATAA
input_adc_values[266] => input_adc_5[66].DATAA
input_adc_values[267] => input_adc_5[67].DATAA
input_adc_values[268] => input_adc_5[68].DATAA
input_adc_values[269] => input_adc_5[69].DATAA
input_adc_values[270] => input_adc_5[70].DATAA
input_adc_values[271] => input_adc_5[71].DATAA
input_adc_values[272] => input_adc_5[72].DATAA
input_adc_values[273] => input_adc_5[73].DATAA
input_adc_values[274] => input_adc_5[74].DATAA
input_adc_values[275] => input_adc_5[75].DATAA
input_adc_values[276] => input_adc_5[76].DATAA
input_adc_values[277] => input_adc_5[77].DATAA
input_adc_values[278] => input_adc_5[78].DATAA
input_adc_values[279] => input_adc_5[79].DATAA
input_adc_values[280] => input_adc_5[80].DATAA
input_adc_values[281] => input_adc_5[81].DATAA
input_adc_values[282] => input_adc_5[82].DATAA
input_adc_values[283] => input_adc_5[83].DATAA
input_adc_values[284] => input_adc_5[84].DATAA
input_adc_values[285] => input_adc_5[85].DATAA
input_adc_values[286] => input_adc_5[86].DATAA
input_adc_values[287] => input_adc_5[87].DATAA
input_adc_values[288] => input_adc_5[88].DATAA
input_adc_values[289] => input_adc_5[89].DATAA
input_adc_values[290] => input_adc_5[90].DATAA
input_adc_values[291] => input_adc_5[91].DATAA
input_adc_values[292] => input_adc_5[92].DATAA
input_adc_values[293] => input_adc_5[93].DATAA
input_adc_values[294] => input_adc_5[94].DATAA
input_adc_values[295] => input_adc_5[95].DATAA
input_adc_values[296] => input_adc_6[0].DATAA
input_adc_values[297] => input_adc_6[1].DATAA
input_adc_values[298] => input_adc_6[2].DATAA
input_adc_values[299] => input_adc_6[3].DATAA
input_adc_values[300] => input_adc_6[4].DATAA
input_adc_values[301] => input_adc_6[5].DATAA
input_adc_values[302] => input_adc_6[6].DATAA
input_adc_values[303] => input_adc_6[7].DATAA
input_adc_values[304] => input_adc_6[8].DATAA
input_adc_values[305] => input_adc_6[9].DATAA
input_adc_values[306] => input_adc_6[10].DATAA
input_adc_values[307] => input_adc_6[11].DATAA
input_adc_values[308] => input_adc_6[12].DATAA
input_adc_values[309] => input_adc_6[13].DATAA
input_adc_values[310] => input_adc_6[14].DATAA
input_adc_values[311] => input_adc_6[15].DATAA
input_adc_values[312] => input_adc_6[16].DATAA
input_adc_values[313] => input_adc_6[17].DATAA
input_adc_values[314] => input_adc_6[18].DATAA
input_adc_values[315] => input_adc_6[19].DATAA
input_adc_values[316] => input_adc_6[20].DATAA
input_adc_values[317] => input_adc_6[21].DATAA
input_adc_values[318] => input_adc_6[22].DATAA
input_adc_values[319] => input_adc_6[23].DATAA
input_adc_values[320] => input_adc_6[24].DATAA
input_adc_values[321] => input_adc_6[25].DATAA
input_adc_values[322] => input_adc_6[26].DATAA
input_adc_values[323] => input_adc_6[27].DATAA
input_adc_values[324] => input_adc_6[28].DATAA
input_adc_values[325] => input_adc_6[29].DATAA
input_adc_values[326] => input_adc_6[30].DATAA
input_adc_values[327] => input_adc_6[31].DATAA
input_adc_values[328] => input_adc_6[32].DATAA
input_adc_values[329] => input_adc_6[33].DATAA
input_adc_values[330] => input_adc_6[34].DATAA
input_adc_values[331] => input_adc_6[35].DATAA
input_adc_values[332] => input_adc_6[36].DATAA
input_adc_values[333] => input_adc_6[37].DATAA
input_adc_values[334] => input_adc_6[38].DATAA
input_adc_values[335] => input_adc_6[39].DATAA
input_adc_values[336] => input_adc_6[40].DATAA
input_adc_values[337] => input_adc_6[41].DATAA
input_adc_values[338] => input_adc_6[42].DATAA
input_adc_values[339] => input_adc_6[43].DATAA
input_adc_values[340] => input_adc_6[44].DATAA
input_adc_values[341] => input_adc_6[45].DATAA
input_adc_values[342] => input_adc_6[46].DATAA
input_adc_values[343] => input_adc_6[47].DATAA
input_adc_values[344] => input_adc_6[48].DATAA
input_adc_values[345] => input_adc_6[49].DATAA
input_adc_values[346] => input_adc_6[50].DATAA
input_adc_values[347] => input_adc_6[51].DATAA
input_adc_values[348] => input_adc_6[52].DATAA
input_adc_values[349] => input_adc_6[53].DATAA
input_adc_values[350] => input_adc_6[54].DATAA
input_adc_values[351] => input_adc_6[55].DATAA
input_adc_values[352] => input_adc_6[56].DATAA
input_adc_values[353] => input_adc_6[57].DATAA
input_adc_values[354] => input_adc_6[58].DATAA
input_adc_values[355] => input_adc_6[59].DATAA
input_adc_values[356] => input_adc_6[60].DATAA
input_adc_values[357] => input_adc_6[61].DATAA
input_adc_values[358] => input_adc_6[62].DATAA
input_adc_values[359] => input_adc_6[63].DATAA
input_adc_values[360] => input_adc_6[64].DATAA
input_adc_values[361] => input_adc_6[65].DATAA
input_adc_values[362] => input_adc_6[66].DATAA
input_adc_values[363] => input_adc_6[67].DATAA
input_adc_values[364] => input_adc_6[68].DATAA
input_adc_values[365] => input_adc_6[69].DATAA
input_adc_values[366] => input_adc_6[70].DATAA
input_adc_values[367] => input_adc_6[71].DATAA
input_adc_values[368] => input_adc_6[72].DATAA
input_adc_values[369] => input_adc_6[73].DATAA
input_adc_values[370] => input_adc_6[74].DATAA
input_adc_values[371] => input_adc_6[75].DATAA
input_adc_values[372] => input_adc_6[76].DATAA
input_adc_values[373] => input_adc_6[77].DATAA
input_adc_values[374] => input_adc_6[78].DATAA
input_adc_values[375] => input_adc_6[79].DATAA
input_adc_values[376] => input_adc_6[80].DATAA
input_adc_values[377] => input_adc_6[81].DATAA
input_adc_values[378] => input_adc_6[82].DATAA
input_adc_values[379] => input_adc_6[83].DATAA
input_adc_values[380] => input_adc_6[84].DATAA
input_adc_values[381] => input_adc_6[85].DATAA
input_adc_values[382] => input_adc_6[86].DATAA
input_adc_values[383] => input_adc_6[87].DATAA
input_adc_values[384] => input_adc_6[88].DATAA
input_adc_values[385] => input_adc_6[89].DATAA
input_adc_values[386] => input_adc_6[90].DATAA
input_adc_values[387] => input_adc_6[91].DATAA
input_adc_values[388] => input_adc_6[92].DATAA
input_adc_values[389] => input_adc_6[93].DATAA
input_adc_values[390] => input_adc_6[94].DATAA
input_adc_values[391] => input_adc_6[95].DATAA
input_adc_values[392] => input_adc_6[96].DATAA
input_adc_values[393] => input_adc_6[97].DATAA
input_adc_values[394] => input_adc_6[98].DATAA
input_adc_values[395] => input_adc_6[99].DATAA
input_adc_values[396] => input_adc_6[100].DATAA
input_adc_values[397] => input_adc_6[101].DATAA
input_adc_values[398] => input_adc_6[102].DATAA
input_adc_values[399] => input_adc_6[103].DATAA
output_value[0] <= f_output[0].DB_MAX_OUTPUT_PORT_TYPE
output_value[1] <= f_output[1].DB_MAX_OUTPUT_PORT_TYPE
output_value[2] <= f_output[2].DB_MAX_OUTPUT_PORT_TYPE
output_value[3] <= f_output[3].DB_MAX_OUTPUT_PORT_TYPE
output_value[4] <= f_output[4].DB_MAX_OUTPUT_PORT_TYPE
output_value[5] <= f_output[5].DB_MAX_OUTPUT_PORT_TYPE
output_value[6] <= f_output[6].DB_MAX_OUTPUT_PORT_TYPE
output_value[7] <= f_output[7].DB_MAX_OUTPUT_PORT_TYPE
output_value[8] <= f_output[8].DB_MAX_OUTPUT_PORT_TYPE
output_value[9] <= f_output[9].DB_MAX_OUTPUT_PORT_TYPE
output_value[10] <= f_output[10].DB_MAX_OUTPUT_PORT_TYPE
output_value[11] <= f_output[11].DB_MAX_OUTPUT_PORT_TYPE
output_value[12] <= f_output[12].DB_MAX_OUTPUT_PORT_TYPE
output_value[13] <= f_output[13].DB_MAX_OUTPUT_PORT_TYPE
output_value[14] <= f_output[14].DB_MAX_OUTPUT_PORT_TYPE
output_value[15] <= f_output[15].DB_MAX_OUTPUT_PORT_TYPE
output_value[16] <= f_output[16].DB_MAX_OUTPUT_PORT_TYPE
output_value[17] <= f_output[17].DB_MAX_OUTPUT_PORT_TYPE
output_value[18] <= f_output[18].DB_MAX_OUTPUT_PORT_TYPE
output_value[19] <= f_output[19].DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5
CLK => output[0]~reg0.CLK
CLK => output[1]~reg0.CLK
CLK => output[2]~reg0.CLK
CLK => output[3]~reg0.CLK
CLK => output[4]~reg0.CLK
CLK => output[5]~reg0.CLK
CLK => output[6]~reg0.CLK
CLK => output[7]~reg0.CLK
CLK => output[8]~reg0.CLK
CLK => output[9]~reg0.CLK
CLK => output[10]~reg0.CLK
CLK => output[11]~reg0.CLK
CLK => output[12]~reg0.CLK
CLK => output[13]~reg0.CLK
CLK => output[14]~reg0.CLK
CLK => output[15]~reg0.CLK
CLK => output[16]~reg0.CLK
CLK => output[17]~reg0.CLK
CLK => output[18]~reg0.CLK
input_func[0] => Mult0.IN7
input_func[1] => Mult0.IN6
input_func[2] => Mult0.IN5
input_func[3] => Mult0.IN4
input_func[4] => Mult0.IN3
input_func[5] => Mult0.IN2
input_func[6] => Mult0.IN1
input_func[7] => Mult0.IN0
input_func[8] => Mult1.IN7
input_func[9] => Mult1.IN6
input_func[10] => Mult1.IN5
input_func[11] => Mult1.IN4
input_func[12] => Mult1.IN3
input_func[13] => Mult1.IN2
input_func[14] => Mult1.IN1
input_func[15] => Mult1.IN0
input_func[16] => Mult2.IN7
input_func[17] => Mult2.IN6
input_func[18] => Mult2.IN5
input_func[19] => Mult2.IN4
input_func[20] => Mult2.IN3
input_func[21] => Mult2.IN2
input_func[22] => Mult2.IN1
input_func[23] => Mult2.IN0
input_func[24] => Mult3.IN7
input_func[25] => Mult3.IN6
input_func[26] => Mult3.IN5
input_func[27] => Mult3.IN4
input_func[28] => Mult3.IN3
input_func[29] => Mult3.IN2
input_func[30] => Mult3.IN1
input_func[31] => Mult3.IN0
input_func[32] => Mult4.IN7
input_func[33] => Mult4.IN6
input_func[34] => Mult4.IN5
input_func[35] => Mult4.IN4
input_func[36] => Mult4.IN3
input_func[37] => Mult4.IN2
input_func[38] => Mult4.IN1
input_func[39] => Mult4.IN0
input_func[40] => Mult5.IN7
input_func[41] => Mult5.IN6
input_func[42] => Mult5.IN5
input_func[43] => Mult5.IN4
input_func[44] => Mult5.IN3
input_func[45] => Mult5.IN2
input_func[46] => Mult5.IN1
input_func[47] => Mult5.IN0
input_func[48] => Mult6.IN7
input_func[49] => Mult6.IN6
input_func[50] => Mult6.IN5
input_func[51] => Mult6.IN4
input_func[52] => Mult6.IN3
input_func[53] => Mult6.IN2
input_func[54] => Mult6.IN1
input_func[55] => Mult6.IN0
input_func[56] => Mult7.IN7
input_func[57] => Mult7.IN6
input_func[58] => Mult7.IN5
input_func[59] => Mult7.IN4
input_func[60] => Mult7.IN3
input_func[61] => Mult7.IN2
input_func[62] => Mult7.IN1
input_func[63] => Mult7.IN0
input_func[64] => Mult8.IN7
input_func[65] => Mult8.IN6
input_func[66] => Mult8.IN5
input_func[67] => Mult8.IN4
input_func[68] => Mult8.IN3
input_func[69] => Mult8.IN2
input_func[70] => Mult8.IN1
input_func[71] => Mult8.IN0
input_func[72] => Mult9.IN7
input_func[73] => Mult9.IN6
input_func[74] => Mult9.IN5
input_func[75] => Mult9.IN4
input_func[76] => Mult9.IN3
input_func[77] => Mult9.IN2
input_func[78] => Mult9.IN1
input_func[79] => Mult9.IN0
input_func[80] => Mult10.IN7
input_func[81] => Mult10.IN6
input_func[82] => Mult10.IN5
input_func[83] => Mult10.IN4
input_func[84] => Mult10.IN3
input_func[85] => Mult10.IN2
input_func[86] => Mult10.IN1
input_func[87] => Mult10.IN0
input_func[88] => Mult11.IN7
input_func[89] => Mult11.IN6
input_func[90] => Mult11.IN5
input_func[91] => Mult11.IN4
input_func[92] => Mult11.IN3
input_func[93] => Mult11.IN2
input_func[94] => Mult11.IN1
input_func[95] => Mult11.IN0
input_adc[0] => Mult0.IN15
input_adc[1] => Mult0.IN14
input_adc[2] => Mult0.IN13
input_adc[3] => Mult0.IN12
input_adc[4] => Mult0.IN11
input_adc[5] => Mult0.IN10
input_adc[6] => Mult0.IN9
input_adc[7] => Mult0.IN8
input_adc[8] => Mult1.IN15
input_adc[9] => Mult1.IN14
input_adc[10] => Mult1.IN13
input_adc[11] => Mult1.IN12
input_adc[12] => Mult1.IN11
input_adc[13] => Mult1.IN10
input_adc[14] => Mult1.IN9
input_adc[15] => Mult1.IN8
input_adc[16] => Mult2.IN15
input_adc[17] => Mult2.IN14
input_adc[18] => Mult2.IN13
input_adc[19] => Mult2.IN12
input_adc[20] => Mult2.IN11
input_adc[21] => Mult2.IN10
input_adc[22] => Mult2.IN9
input_adc[23] => Mult2.IN8
input_adc[24] => Mult3.IN15
input_adc[25] => Mult3.IN14
input_adc[26] => Mult3.IN13
input_adc[27] => Mult3.IN12
input_adc[28] => Mult3.IN11
input_adc[29] => Mult3.IN10
input_adc[30] => Mult3.IN9
input_adc[31] => Mult3.IN8
input_adc[32] => Mult4.IN15
input_adc[33] => Mult4.IN14
input_adc[34] => Mult4.IN13
input_adc[35] => Mult4.IN12
input_adc[36] => Mult4.IN11
input_adc[37] => Mult4.IN10
input_adc[38] => Mult4.IN9
input_adc[39] => Mult4.IN8
input_adc[40] => Mult5.IN15
input_adc[41] => Mult5.IN14
input_adc[42] => Mult5.IN13
input_adc[43] => Mult5.IN12
input_adc[44] => Mult5.IN11
input_adc[45] => Mult5.IN10
input_adc[46] => Mult5.IN9
input_adc[47] => Mult5.IN8
input_adc[48] => Mult6.IN15
input_adc[49] => Mult6.IN14
input_adc[50] => Mult6.IN13
input_adc[51] => Mult6.IN12
input_adc[52] => Mult6.IN11
input_adc[53] => Mult6.IN10
input_adc[54] => Mult6.IN9
input_adc[55] => Mult6.IN8
input_adc[56] => Mult7.IN15
input_adc[57] => Mult7.IN14
input_adc[58] => Mult7.IN13
input_adc[59] => Mult7.IN12
input_adc[60] => Mult7.IN11
input_adc[61] => Mult7.IN10
input_adc[62] => Mult7.IN9
input_adc[63] => Mult7.IN8
input_adc[64] => Mult8.IN15
input_adc[65] => Mult8.IN14
input_adc[66] => Mult8.IN13
input_adc[67] => Mult8.IN12
input_adc[68] => Mult8.IN11
input_adc[69] => Mult8.IN10
input_adc[70] => Mult8.IN9
input_adc[71] => Mult8.IN8
input_adc[72] => Mult9.IN15
input_adc[73] => Mult9.IN14
input_adc[74] => Mult9.IN13
input_adc[75] => Mult9.IN12
input_adc[76] => Mult9.IN11
input_adc[77] => Mult9.IN10
input_adc[78] => Mult9.IN9
input_adc[79] => Mult9.IN8
input_adc[80] => Mult10.IN15
input_adc[81] => Mult10.IN14
input_adc[82] => Mult10.IN13
input_adc[83] => Mult10.IN12
input_adc[84] => Mult10.IN11
input_adc[85] => Mult10.IN10
input_adc[86] => Mult10.IN9
input_adc[87] => Mult10.IN8
input_adc[88] => Mult11.IN15
input_adc[89] => Mult11.IN14
input_adc[90] => Mult11.IN13
input_adc[91] => Mult11.IN12
input_adc[92] => Mult11.IN11
input_adc[93] => Mult11.IN10
input_adc[94] => Mult11.IN9
input_adc[95] => Mult11.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6
CLK => output[0]~reg0.CLK
CLK => output[1]~reg0.CLK
CLK => output[2]~reg0.CLK
CLK => output[3]~reg0.CLK
CLK => output[4]~reg0.CLK
CLK => output[5]~reg0.CLK
CLK => output[6]~reg0.CLK
CLK => output[7]~reg0.CLK
CLK => output[8]~reg0.CLK
CLK => output[9]~reg0.CLK
CLK => output[10]~reg0.CLK
CLK => output[11]~reg0.CLK
CLK => output[12]~reg0.CLK
CLK => output[13]~reg0.CLK
CLK => output[14]~reg0.CLK
CLK => output[15]~reg0.CLK
CLK => output[16]~reg0.CLK
CLK => output[17]~reg0.CLK
CLK => output[18]~reg0.CLK
input_func[0] => Mult0.IN7
input_func[1] => Mult0.IN6
input_func[2] => Mult0.IN5
input_func[3] => Mult0.IN4
input_func[4] => Mult0.IN3
input_func[5] => Mult0.IN2
input_func[6] => Mult0.IN1
input_func[7] => Mult0.IN0
input_func[8] => Mult1.IN7
input_func[9] => Mult1.IN6
input_func[10] => Mult1.IN5
input_func[11] => Mult1.IN4
input_func[12] => Mult1.IN3
input_func[13] => Mult1.IN2
input_func[14] => Mult1.IN1
input_func[15] => Mult1.IN0
input_func[16] => Mult2.IN7
input_func[17] => Mult2.IN6
input_func[18] => Mult2.IN5
input_func[19] => Mult2.IN4
input_func[20] => Mult2.IN3
input_func[21] => Mult2.IN2
input_func[22] => Mult2.IN1
input_func[23] => Mult2.IN0
input_func[24] => Mult3.IN7
input_func[25] => Mult3.IN6
input_func[26] => Mult3.IN5
input_func[27] => Mult3.IN4
input_func[28] => Mult3.IN3
input_func[29] => Mult3.IN2
input_func[30] => Mult3.IN1
input_func[31] => Mult3.IN0
input_func[32] => Mult4.IN7
input_func[33] => Mult4.IN6
input_func[34] => Mult4.IN5
input_func[35] => Mult4.IN4
input_func[36] => Mult4.IN3
input_func[37] => Mult4.IN2
input_func[38] => Mult4.IN1
input_func[39] => Mult4.IN0
input_func[40] => Mult5.IN7
input_func[41] => Mult5.IN6
input_func[42] => Mult5.IN5
input_func[43] => Mult5.IN4
input_func[44] => Mult5.IN3
input_func[45] => Mult5.IN2
input_func[46] => Mult5.IN1
input_func[47] => Mult5.IN0
input_func[48] => Mult6.IN7
input_func[49] => Mult6.IN6
input_func[50] => Mult6.IN5
input_func[51] => Mult6.IN4
input_func[52] => Mult6.IN3
input_func[53] => Mult6.IN2
input_func[54] => Mult6.IN1
input_func[55] => Mult6.IN0
input_func[56] => Mult7.IN7
input_func[57] => Mult7.IN6
input_func[58] => Mult7.IN5
input_func[59] => Mult7.IN4
input_func[60] => Mult7.IN3
input_func[61] => Mult7.IN2
input_func[62] => Mult7.IN1
input_func[63] => Mult7.IN0
input_func[64] => Mult8.IN7
input_func[65] => Mult8.IN6
input_func[66] => Mult8.IN5
input_func[67] => Mult8.IN4
input_func[68] => Mult8.IN3
input_func[69] => Mult8.IN2
input_func[70] => Mult8.IN1
input_func[71] => Mult8.IN0
input_func[72] => Mult9.IN7
input_func[73] => Mult9.IN6
input_func[74] => Mult9.IN5
input_func[75] => Mult9.IN4
input_func[76] => Mult9.IN3
input_func[77] => Mult9.IN2
input_func[78] => Mult9.IN1
input_func[79] => Mult9.IN0
input_func[80] => Mult10.IN7
input_func[81] => Mult10.IN6
input_func[82] => Mult10.IN5
input_func[83] => Mult10.IN4
input_func[84] => Mult10.IN3
input_func[85] => Mult10.IN2
input_func[86] => Mult10.IN1
input_func[87] => Mult10.IN0
input_func[88] => Mult11.IN7
input_func[89] => Mult11.IN6
input_func[90] => Mult11.IN5
input_func[91] => Mult11.IN4
input_func[92] => Mult11.IN3
input_func[93] => Mult11.IN2
input_func[94] => Mult11.IN1
input_func[95] => Mult11.IN0
input_func[96] => Mult12.IN7
input_func[97] => Mult12.IN6
input_func[98] => Mult12.IN5
input_func[99] => Mult12.IN4
input_func[100] => Mult12.IN3
input_func[101] => Mult12.IN2
input_func[102] => Mult12.IN1
input_func[103] => Mult12.IN0
input_adc[0] => Mult0.IN15
input_adc[1] => Mult0.IN14
input_adc[2] => Mult0.IN13
input_adc[3] => Mult0.IN12
input_adc[4] => Mult0.IN11
input_adc[5] => Mult0.IN10
input_adc[6] => Mult0.IN9
input_adc[7] => Mult0.IN8
input_adc[8] => Mult1.IN15
input_adc[9] => Mult1.IN14
input_adc[10] => Mult1.IN13
input_adc[11] => Mult1.IN12
input_adc[12] => Mult1.IN11
input_adc[13] => Mult1.IN10
input_adc[14] => Mult1.IN9
input_adc[15] => Mult1.IN8
input_adc[16] => Mult2.IN15
input_adc[17] => Mult2.IN14
input_adc[18] => Mult2.IN13
input_adc[19] => Mult2.IN12
input_adc[20] => Mult2.IN11
input_adc[21] => Mult2.IN10
input_adc[22] => Mult2.IN9
input_adc[23] => Mult2.IN8
input_adc[24] => Mult3.IN15
input_adc[25] => Mult3.IN14
input_adc[26] => Mult3.IN13
input_adc[27] => Mult3.IN12
input_adc[28] => Mult3.IN11
input_adc[29] => Mult3.IN10
input_adc[30] => Mult3.IN9
input_adc[31] => Mult3.IN8
input_adc[32] => Mult4.IN15
input_adc[33] => Mult4.IN14
input_adc[34] => Mult4.IN13
input_adc[35] => Mult4.IN12
input_adc[36] => Mult4.IN11
input_adc[37] => Mult4.IN10
input_adc[38] => Mult4.IN9
input_adc[39] => Mult4.IN8
input_adc[40] => Mult5.IN15
input_adc[41] => Mult5.IN14
input_adc[42] => Mult5.IN13
input_adc[43] => Mult5.IN12
input_adc[44] => Mult5.IN11
input_adc[45] => Mult5.IN10
input_adc[46] => Mult5.IN9
input_adc[47] => Mult5.IN8
input_adc[48] => Mult6.IN15
input_adc[49] => Mult6.IN14
input_adc[50] => Mult6.IN13
input_adc[51] => Mult6.IN12
input_adc[52] => Mult6.IN11
input_adc[53] => Mult6.IN10
input_adc[54] => Mult6.IN9
input_adc[55] => Mult6.IN8
input_adc[56] => Mult7.IN15
input_adc[57] => Mult7.IN14
input_adc[58] => Mult7.IN13
input_adc[59] => Mult7.IN12
input_adc[60] => Mult7.IN11
input_adc[61] => Mult7.IN10
input_adc[62] => Mult7.IN9
input_adc[63] => Mult7.IN8
input_adc[64] => Mult8.IN15
input_adc[65] => Mult8.IN14
input_adc[66] => Mult8.IN13
input_adc[67] => Mult8.IN12
input_adc[68] => Mult8.IN11
input_adc[69] => Mult8.IN10
input_adc[70] => Mult8.IN9
input_adc[71] => Mult8.IN8
input_adc[72] => Mult9.IN15
input_adc[73] => Mult9.IN14
input_adc[74] => Mult9.IN13
input_adc[75] => Mult9.IN12
input_adc[76] => Mult9.IN11
input_adc[77] => Mult9.IN10
input_adc[78] => Mult9.IN9
input_adc[79] => Mult9.IN8
input_adc[80] => Mult10.IN15
input_adc[81] => Mult10.IN14
input_adc[82] => Mult10.IN13
input_adc[83] => Mult10.IN12
input_adc[84] => Mult10.IN11
input_adc[85] => Mult10.IN10
input_adc[86] => Mult10.IN9
input_adc[87] => Mult10.IN8
input_adc[88] => Mult11.IN15
input_adc[89] => Mult11.IN14
input_adc[90] => Mult11.IN13
input_adc[91] => Mult11.IN12
input_adc[92] => Mult11.IN11
input_adc[93] => Mult11.IN10
input_adc[94] => Mult11.IN9
input_adc[95] => Mult11.IN8
input_adc[96] => Mult12.IN15
input_adc[97] => Mult12.IN14
input_adc[98] => Mult12.IN13
input_adc[99] => Mult12.IN12
input_adc[100] => Mult12.IN11
input_adc[101] => Mult12.IN10
input_adc[102] => Mult12.IN9
input_adc[103] => Mult12.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|big_ram_wizard:ram1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_a[32] => altsyncram:altsyncram_component.data_a[32]
data_a[33] => altsyncram:altsyncram_component.data_a[33]
data_a[34] => altsyncram:altsyncram_component.data_a[34]
data_a[35] => altsyncram:altsyncram_component.data_a[35]
data_a[36] => altsyncram:altsyncram_component.data_a[36]
data_a[37] => altsyncram:altsyncram_component.data_a[37]
data_a[38] => altsyncram:altsyncram_component.data_a[38]
data_a[39] => altsyncram:altsyncram_component.data_a[39]
data_a[40] => altsyncram:altsyncram_component.data_a[40]
data_a[41] => altsyncram:altsyncram_component.data_a[41]
data_a[42] => altsyncram:altsyncram_component.data_a[42]
data_a[43] => altsyncram:altsyncram_component.data_a[43]
data_a[44] => altsyncram:altsyncram_component.data_a[44]
data_a[45] => altsyncram:altsyncram_component.data_a[45]
data_a[46] => altsyncram:altsyncram_component.data_a[46]
data_a[47] => altsyncram:altsyncram_component.data_a[47]
data_a[48] => altsyncram:altsyncram_component.data_a[48]
data_a[49] => altsyncram:altsyncram_component.data_a[49]
data_a[50] => altsyncram:altsyncram_component.data_a[50]
data_a[51] => altsyncram:altsyncram_component.data_a[51]
data_a[52] => altsyncram:altsyncram_component.data_a[52]
data_a[53] => altsyncram:altsyncram_component.data_a[53]
data_a[54] => altsyncram:altsyncram_component.data_a[54]
data_a[55] => altsyncram:altsyncram_component.data_a[55]
data_a[56] => altsyncram:altsyncram_component.data_a[56]
data_a[57] => altsyncram:altsyncram_component.data_a[57]
data_a[58] => altsyncram:altsyncram_component.data_a[58]
data_a[59] => altsyncram:altsyncram_component.data_a[59]
data_a[60] => altsyncram:altsyncram_component.data_a[60]
data_a[61] => altsyncram:altsyncram_component.data_a[61]
data_a[62] => altsyncram:altsyncram_component.data_a[62]
data_a[63] => altsyncram:altsyncram_component.data_a[63]
data_a[64] => altsyncram:altsyncram_component.data_a[64]
data_a[65] => altsyncram:altsyncram_component.data_a[65]
data_a[66] => altsyncram:altsyncram_component.data_a[66]
data_a[67] => altsyncram:altsyncram_component.data_a[67]
data_a[68] => altsyncram:altsyncram_component.data_a[68]
data_a[69] => altsyncram:altsyncram_component.data_a[69]
data_a[70] => altsyncram:altsyncram_component.data_a[70]
data_a[71] => altsyncram:altsyncram_component.data_a[71]
data_a[72] => altsyncram:altsyncram_component.data_a[72]
data_a[73] => altsyncram:altsyncram_component.data_a[73]
data_a[74] => altsyncram:altsyncram_component.data_a[74]
data_a[75] => altsyncram:altsyncram_component.data_a[75]
data_a[76] => altsyncram:altsyncram_component.data_a[76]
data_a[77] => altsyncram:altsyncram_component.data_a[77]
data_a[78] => altsyncram:altsyncram_component.data_a[78]
data_a[79] => altsyncram:altsyncram_component.data_a[79]
data_a[80] => altsyncram:altsyncram_component.data_a[80]
data_a[81] => altsyncram:altsyncram_component.data_a[81]
data_a[82] => altsyncram:altsyncram_component.data_a[82]
data_a[83] => altsyncram:altsyncram_component.data_a[83]
data_a[84] => altsyncram:altsyncram_component.data_a[84]
data_a[85] => altsyncram:altsyncram_component.data_a[85]
data_a[86] => altsyncram:altsyncram_component.data_a[86]
data_a[87] => altsyncram:altsyncram_component.data_a[87]
data_a[88] => altsyncram:altsyncram_component.data_a[88]
data_a[89] => altsyncram:altsyncram_component.data_a[89]
data_a[90] => altsyncram:altsyncram_component.data_a[90]
data_a[91] => altsyncram:altsyncram_component.data_a[91]
data_a[92] => altsyncram:altsyncram_component.data_a[92]
data_a[93] => altsyncram:altsyncram_component.data_a[93]
data_a[94] => altsyncram:altsyncram_component.data_a[94]
data_a[95] => altsyncram:altsyncram_component.data_a[95]
data_a[96] => altsyncram:altsyncram_component.data_a[96]
data_a[97] => altsyncram:altsyncram_component.data_a[97]
data_a[98] => altsyncram:altsyncram_component.data_a[98]
data_a[99] => altsyncram:altsyncram_component.data_a[99]
data_a[100] => altsyncram:altsyncram_component.data_a[100]
data_a[101] => altsyncram:altsyncram_component.data_a[101]
data_a[102] => altsyncram:altsyncram_component.data_a[102]
data_a[103] => altsyncram:altsyncram_component.data_a[103]
data_a[104] => altsyncram:altsyncram_component.data_a[104]
data_a[105] => altsyncram:altsyncram_component.data_a[105]
data_a[106] => altsyncram:altsyncram_component.data_a[106]
data_a[107] => altsyncram:altsyncram_component.data_a[107]
data_a[108] => altsyncram:altsyncram_component.data_a[108]
data_a[109] => altsyncram:altsyncram_component.data_a[109]
data_a[110] => altsyncram:altsyncram_component.data_a[110]
data_a[111] => altsyncram:altsyncram_component.data_a[111]
data_a[112] => altsyncram:altsyncram_component.data_a[112]
data_a[113] => altsyncram:altsyncram_component.data_a[113]
data_a[114] => altsyncram:altsyncram_component.data_a[114]
data_a[115] => altsyncram:altsyncram_component.data_a[115]
data_a[116] => altsyncram:altsyncram_component.data_a[116]
data_a[117] => altsyncram:altsyncram_component.data_a[117]
data_a[118] => altsyncram:altsyncram_component.data_a[118]
data_a[119] => altsyncram:altsyncram_component.data_a[119]
data_a[120] => altsyncram:altsyncram_component.data_a[120]
data_a[121] => altsyncram:altsyncram_component.data_a[121]
data_a[122] => altsyncram:altsyncram_component.data_a[122]
data_a[123] => altsyncram:altsyncram_component.data_a[123]
data_a[124] => altsyncram:altsyncram_component.data_a[124]
data_a[125] => altsyncram:altsyncram_component.data_a[125]
data_a[126] => altsyncram:altsyncram_component.data_a[126]
data_a[127] => altsyncram:altsyncram_component.data_a[127]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
data_b[32] => altsyncram:altsyncram_component.data_b[32]
data_b[33] => altsyncram:altsyncram_component.data_b[33]
data_b[34] => altsyncram:altsyncram_component.data_b[34]
data_b[35] => altsyncram:altsyncram_component.data_b[35]
data_b[36] => altsyncram:altsyncram_component.data_b[36]
data_b[37] => altsyncram:altsyncram_component.data_b[37]
data_b[38] => altsyncram:altsyncram_component.data_b[38]
data_b[39] => altsyncram:altsyncram_component.data_b[39]
data_b[40] => altsyncram:altsyncram_component.data_b[40]
data_b[41] => altsyncram:altsyncram_component.data_b[41]
data_b[42] => altsyncram:altsyncram_component.data_b[42]
data_b[43] => altsyncram:altsyncram_component.data_b[43]
data_b[44] => altsyncram:altsyncram_component.data_b[44]
data_b[45] => altsyncram:altsyncram_component.data_b[45]
data_b[46] => altsyncram:altsyncram_component.data_b[46]
data_b[47] => altsyncram:altsyncram_component.data_b[47]
data_b[48] => altsyncram:altsyncram_component.data_b[48]
data_b[49] => altsyncram:altsyncram_component.data_b[49]
data_b[50] => altsyncram:altsyncram_component.data_b[50]
data_b[51] => altsyncram:altsyncram_component.data_b[51]
data_b[52] => altsyncram:altsyncram_component.data_b[52]
data_b[53] => altsyncram:altsyncram_component.data_b[53]
data_b[54] => altsyncram:altsyncram_component.data_b[54]
data_b[55] => altsyncram:altsyncram_component.data_b[55]
data_b[56] => altsyncram:altsyncram_component.data_b[56]
data_b[57] => altsyncram:altsyncram_component.data_b[57]
data_b[58] => altsyncram:altsyncram_component.data_b[58]
data_b[59] => altsyncram:altsyncram_component.data_b[59]
data_b[60] => altsyncram:altsyncram_component.data_b[60]
data_b[61] => altsyncram:altsyncram_component.data_b[61]
data_b[62] => altsyncram:altsyncram_component.data_b[62]
data_b[63] => altsyncram:altsyncram_component.data_b[63]
data_b[64] => altsyncram:altsyncram_component.data_b[64]
data_b[65] => altsyncram:altsyncram_component.data_b[65]
data_b[66] => altsyncram:altsyncram_component.data_b[66]
data_b[67] => altsyncram:altsyncram_component.data_b[67]
data_b[68] => altsyncram:altsyncram_component.data_b[68]
data_b[69] => altsyncram:altsyncram_component.data_b[69]
data_b[70] => altsyncram:altsyncram_component.data_b[70]
data_b[71] => altsyncram:altsyncram_component.data_b[71]
data_b[72] => altsyncram:altsyncram_component.data_b[72]
data_b[73] => altsyncram:altsyncram_component.data_b[73]
data_b[74] => altsyncram:altsyncram_component.data_b[74]
data_b[75] => altsyncram:altsyncram_component.data_b[75]
data_b[76] => altsyncram:altsyncram_component.data_b[76]
data_b[77] => altsyncram:altsyncram_component.data_b[77]
data_b[78] => altsyncram:altsyncram_component.data_b[78]
data_b[79] => altsyncram:altsyncram_component.data_b[79]
data_b[80] => altsyncram:altsyncram_component.data_b[80]
data_b[81] => altsyncram:altsyncram_component.data_b[81]
data_b[82] => altsyncram:altsyncram_component.data_b[82]
data_b[83] => altsyncram:altsyncram_component.data_b[83]
data_b[84] => altsyncram:altsyncram_component.data_b[84]
data_b[85] => altsyncram:altsyncram_component.data_b[85]
data_b[86] => altsyncram:altsyncram_component.data_b[86]
data_b[87] => altsyncram:altsyncram_component.data_b[87]
data_b[88] => altsyncram:altsyncram_component.data_b[88]
data_b[89] => altsyncram:altsyncram_component.data_b[89]
data_b[90] => altsyncram:altsyncram_component.data_b[90]
data_b[91] => altsyncram:altsyncram_component.data_b[91]
data_b[92] => altsyncram:altsyncram_component.data_b[92]
data_b[93] => altsyncram:altsyncram_component.data_b[93]
data_b[94] => altsyncram:altsyncram_component.data_b[94]
data_b[95] => altsyncram:altsyncram_component.data_b[95]
data_b[96] => altsyncram:altsyncram_component.data_b[96]
data_b[97] => altsyncram:altsyncram_component.data_b[97]
data_b[98] => altsyncram:altsyncram_component.data_b[98]
data_b[99] => altsyncram:altsyncram_component.data_b[99]
data_b[100] => altsyncram:altsyncram_component.data_b[100]
data_b[101] => altsyncram:altsyncram_component.data_b[101]
data_b[102] => altsyncram:altsyncram_component.data_b[102]
data_b[103] => altsyncram:altsyncram_component.data_b[103]
data_b[104] => altsyncram:altsyncram_component.data_b[104]
data_b[105] => altsyncram:altsyncram_component.data_b[105]
data_b[106] => altsyncram:altsyncram_component.data_b[106]
data_b[107] => altsyncram:altsyncram_component.data_b[107]
data_b[108] => altsyncram:altsyncram_component.data_b[108]
data_b[109] => altsyncram:altsyncram_component.data_b[109]
data_b[110] => altsyncram:altsyncram_component.data_b[110]
data_b[111] => altsyncram:altsyncram_component.data_b[111]
data_b[112] => altsyncram:altsyncram_component.data_b[112]
data_b[113] => altsyncram:altsyncram_component.data_b[113]
data_b[114] => altsyncram:altsyncram_component.data_b[114]
data_b[115] => altsyncram:altsyncram_component.data_b[115]
data_b[116] => altsyncram:altsyncram_component.data_b[116]
data_b[117] => altsyncram:altsyncram_component.data_b[117]
data_b[118] => altsyncram:altsyncram_component.data_b[118]
data_b[119] => altsyncram:altsyncram_component.data_b[119]
data_b[120] => altsyncram:altsyncram_component.data_b[120]
data_b[121] => altsyncram:altsyncram_component.data_b[121]
data_b[122] => altsyncram:altsyncram_component.data_b[122]
data_b[123] => altsyncram:altsyncram_component.data_b[123]
data_b[124] => altsyncram:altsyncram_component.data_b[124]
data_b[125] => altsyncram:altsyncram_component.data_b[125]
data_b[126] => altsyncram:altsyncram_component.data_b[126]
data_b[127] => altsyncram:altsyncram_component.data_b[127]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_a[32] <= altsyncram:altsyncram_component.q_a[32]
q_a[33] <= altsyncram:altsyncram_component.q_a[33]
q_a[34] <= altsyncram:altsyncram_component.q_a[34]
q_a[35] <= altsyncram:altsyncram_component.q_a[35]
q_a[36] <= altsyncram:altsyncram_component.q_a[36]
q_a[37] <= altsyncram:altsyncram_component.q_a[37]
q_a[38] <= altsyncram:altsyncram_component.q_a[38]
q_a[39] <= altsyncram:altsyncram_component.q_a[39]
q_a[40] <= altsyncram:altsyncram_component.q_a[40]
q_a[41] <= altsyncram:altsyncram_component.q_a[41]
q_a[42] <= altsyncram:altsyncram_component.q_a[42]
q_a[43] <= altsyncram:altsyncram_component.q_a[43]
q_a[44] <= altsyncram:altsyncram_component.q_a[44]
q_a[45] <= altsyncram:altsyncram_component.q_a[45]
q_a[46] <= altsyncram:altsyncram_component.q_a[46]
q_a[47] <= altsyncram:altsyncram_component.q_a[47]
q_a[48] <= altsyncram:altsyncram_component.q_a[48]
q_a[49] <= altsyncram:altsyncram_component.q_a[49]
q_a[50] <= altsyncram:altsyncram_component.q_a[50]
q_a[51] <= altsyncram:altsyncram_component.q_a[51]
q_a[52] <= altsyncram:altsyncram_component.q_a[52]
q_a[53] <= altsyncram:altsyncram_component.q_a[53]
q_a[54] <= altsyncram:altsyncram_component.q_a[54]
q_a[55] <= altsyncram:altsyncram_component.q_a[55]
q_a[56] <= altsyncram:altsyncram_component.q_a[56]
q_a[57] <= altsyncram:altsyncram_component.q_a[57]
q_a[58] <= altsyncram:altsyncram_component.q_a[58]
q_a[59] <= altsyncram:altsyncram_component.q_a[59]
q_a[60] <= altsyncram:altsyncram_component.q_a[60]
q_a[61] <= altsyncram:altsyncram_component.q_a[61]
q_a[62] <= altsyncram:altsyncram_component.q_a[62]
q_a[63] <= altsyncram:altsyncram_component.q_a[63]
q_a[64] <= altsyncram:altsyncram_component.q_a[64]
q_a[65] <= altsyncram:altsyncram_component.q_a[65]
q_a[66] <= altsyncram:altsyncram_component.q_a[66]
q_a[67] <= altsyncram:altsyncram_component.q_a[67]
q_a[68] <= altsyncram:altsyncram_component.q_a[68]
q_a[69] <= altsyncram:altsyncram_component.q_a[69]
q_a[70] <= altsyncram:altsyncram_component.q_a[70]
q_a[71] <= altsyncram:altsyncram_component.q_a[71]
q_a[72] <= altsyncram:altsyncram_component.q_a[72]
q_a[73] <= altsyncram:altsyncram_component.q_a[73]
q_a[74] <= altsyncram:altsyncram_component.q_a[74]
q_a[75] <= altsyncram:altsyncram_component.q_a[75]
q_a[76] <= altsyncram:altsyncram_component.q_a[76]
q_a[77] <= altsyncram:altsyncram_component.q_a[77]
q_a[78] <= altsyncram:altsyncram_component.q_a[78]
q_a[79] <= altsyncram:altsyncram_component.q_a[79]
q_a[80] <= altsyncram:altsyncram_component.q_a[80]
q_a[81] <= altsyncram:altsyncram_component.q_a[81]
q_a[82] <= altsyncram:altsyncram_component.q_a[82]
q_a[83] <= altsyncram:altsyncram_component.q_a[83]
q_a[84] <= altsyncram:altsyncram_component.q_a[84]
q_a[85] <= altsyncram:altsyncram_component.q_a[85]
q_a[86] <= altsyncram:altsyncram_component.q_a[86]
q_a[87] <= altsyncram:altsyncram_component.q_a[87]
q_a[88] <= altsyncram:altsyncram_component.q_a[88]
q_a[89] <= altsyncram:altsyncram_component.q_a[89]
q_a[90] <= altsyncram:altsyncram_component.q_a[90]
q_a[91] <= altsyncram:altsyncram_component.q_a[91]
q_a[92] <= altsyncram:altsyncram_component.q_a[92]
q_a[93] <= altsyncram:altsyncram_component.q_a[93]
q_a[94] <= altsyncram:altsyncram_component.q_a[94]
q_a[95] <= altsyncram:altsyncram_component.q_a[95]
q_a[96] <= altsyncram:altsyncram_component.q_a[96]
q_a[97] <= altsyncram:altsyncram_component.q_a[97]
q_a[98] <= altsyncram:altsyncram_component.q_a[98]
q_a[99] <= altsyncram:altsyncram_component.q_a[99]
q_a[100] <= altsyncram:altsyncram_component.q_a[100]
q_a[101] <= altsyncram:altsyncram_component.q_a[101]
q_a[102] <= altsyncram:altsyncram_component.q_a[102]
q_a[103] <= altsyncram:altsyncram_component.q_a[103]
q_a[104] <= altsyncram:altsyncram_component.q_a[104]
q_a[105] <= altsyncram:altsyncram_component.q_a[105]
q_a[106] <= altsyncram:altsyncram_component.q_a[106]
q_a[107] <= altsyncram:altsyncram_component.q_a[107]
q_a[108] <= altsyncram:altsyncram_component.q_a[108]
q_a[109] <= altsyncram:altsyncram_component.q_a[109]
q_a[110] <= altsyncram:altsyncram_component.q_a[110]
q_a[111] <= altsyncram:altsyncram_component.q_a[111]
q_a[112] <= altsyncram:altsyncram_component.q_a[112]
q_a[113] <= altsyncram:altsyncram_component.q_a[113]
q_a[114] <= altsyncram:altsyncram_component.q_a[114]
q_a[115] <= altsyncram:altsyncram_component.q_a[115]
q_a[116] <= altsyncram:altsyncram_component.q_a[116]
q_a[117] <= altsyncram:altsyncram_component.q_a[117]
q_a[118] <= altsyncram:altsyncram_component.q_a[118]
q_a[119] <= altsyncram:altsyncram_component.q_a[119]
q_a[120] <= altsyncram:altsyncram_component.q_a[120]
q_a[121] <= altsyncram:altsyncram_component.q_a[121]
q_a[122] <= altsyncram:altsyncram_component.q_a[122]
q_a[123] <= altsyncram:altsyncram_component.q_a[123]
q_a[124] <= altsyncram:altsyncram_component.q_a[124]
q_a[125] <= altsyncram:altsyncram_component.q_a[125]
q_a[126] <= altsyncram:altsyncram_component.q_a[126]
q_a[127] <= altsyncram:altsyncram_component.q_a[127]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]
q_b[32] <= altsyncram:altsyncram_component.q_b[32]
q_b[33] <= altsyncram:altsyncram_component.q_b[33]
q_b[34] <= altsyncram:altsyncram_component.q_b[34]
q_b[35] <= altsyncram:altsyncram_component.q_b[35]
q_b[36] <= altsyncram:altsyncram_component.q_b[36]
q_b[37] <= altsyncram:altsyncram_component.q_b[37]
q_b[38] <= altsyncram:altsyncram_component.q_b[38]
q_b[39] <= altsyncram:altsyncram_component.q_b[39]
q_b[40] <= altsyncram:altsyncram_component.q_b[40]
q_b[41] <= altsyncram:altsyncram_component.q_b[41]
q_b[42] <= altsyncram:altsyncram_component.q_b[42]
q_b[43] <= altsyncram:altsyncram_component.q_b[43]
q_b[44] <= altsyncram:altsyncram_component.q_b[44]
q_b[45] <= altsyncram:altsyncram_component.q_b[45]
q_b[46] <= altsyncram:altsyncram_component.q_b[46]
q_b[47] <= altsyncram:altsyncram_component.q_b[47]
q_b[48] <= altsyncram:altsyncram_component.q_b[48]
q_b[49] <= altsyncram:altsyncram_component.q_b[49]
q_b[50] <= altsyncram:altsyncram_component.q_b[50]
q_b[51] <= altsyncram:altsyncram_component.q_b[51]
q_b[52] <= altsyncram:altsyncram_component.q_b[52]
q_b[53] <= altsyncram:altsyncram_component.q_b[53]
q_b[54] <= altsyncram:altsyncram_component.q_b[54]
q_b[55] <= altsyncram:altsyncram_component.q_b[55]
q_b[56] <= altsyncram:altsyncram_component.q_b[56]
q_b[57] <= altsyncram:altsyncram_component.q_b[57]
q_b[58] <= altsyncram:altsyncram_component.q_b[58]
q_b[59] <= altsyncram:altsyncram_component.q_b[59]
q_b[60] <= altsyncram:altsyncram_component.q_b[60]
q_b[61] <= altsyncram:altsyncram_component.q_b[61]
q_b[62] <= altsyncram:altsyncram_component.q_b[62]
q_b[63] <= altsyncram:altsyncram_component.q_b[63]
q_b[64] <= altsyncram:altsyncram_component.q_b[64]
q_b[65] <= altsyncram:altsyncram_component.q_b[65]
q_b[66] <= altsyncram:altsyncram_component.q_b[66]
q_b[67] <= altsyncram:altsyncram_component.q_b[67]
q_b[68] <= altsyncram:altsyncram_component.q_b[68]
q_b[69] <= altsyncram:altsyncram_component.q_b[69]
q_b[70] <= altsyncram:altsyncram_component.q_b[70]
q_b[71] <= altsyncram:altsyncram_component.q_b[71]
q_b[72] <= altsyncram:altsyncram_component.q_b[72]
q_b[73] <= altsyncram:altsyncram_component.q_b[73]
q_b[74] <= altsyncram:altsyncram_component.q_b[74]
q_b[75] <= altsyncram:altsyncram_component.q_b[75]
q_b[76] <= altsyncram:altsyncram_component.q_b[76]
q_b[77] <= altsyncram:altsyncram_component.q_b[77]
q_b[78] <= altsyncram:altsyncram_component.q_b[78]
q_b[79] <= altsyncram:altsyncram_component.q_b[79]
q_b[80] <= altsyncram:altsyncram_component.q_b[80]
q_b[81] <= altsyncram:altsyncram_component.q_b[81]
q_b[82] <= altsyncram:altsyncram_component.q_b[82]
q_b[83] <= altsyncram:altsyncram_component.q_b[83]
q_b[84] <= altsyncram:altsyncram_component.q_b[84]
q_b[85] <= altsyncram:altsyncram_component.q_b[85]
q_b[86] <= altsyncram:altsyncram_component.q_b[86]
q_b[87] <= altsyncram:altsyncram_component.q_b[87]
q_b[88] <= altsyncram:altsyncram_component.q_b[88]
q_b[89] <= altsyncram:altsyncram_component.q_b[89]
q_b[90] <= altsyncram:altsyncram_component.q_b[90]
q_b[91] <= altsyncram:altsyncram_component.q_b[91]
q_b[92] <= altsyncram:altsyncram_component.q_b[92]
q_b[93] <= altsyncram:altsyncram_component.q_b[93]
q_b[94] <= altsyncram:altsyncram_component.q_b[94]
q_b[95] <= altsyncram:altsyncram_component.q_b[95]
q_b[96] <= altsyncram:altsyncram_component.q_b[96]
q_b[97] <= altsyncram:altsyncram_component.q_b[97]
q_b[98] <= altsyncram:altsyncram_component.q_b[98]
q_b[99] <= altsyncram:altsyncram_component.q_b[99]
q_b[100] <= altsyncram:altsyncram_component.q_b[100]
q_b[101] <= altsyncram:altsyncram_component.q_b[101]
q_b[102] <= altsyncram:altsyncram_component.q_b[102]
q_b[103] <= altsyncram:altsyncram_component.q_b[103]
q_b[104] <= altsyncram:altsyncram_component.q_b[104]
q_b[105] <= altsyncram:altsyncram_component.q_b[105]
q_b[106] <= altsyncram:altsyncram_component.q_b[106]
q_b[107] <= altsyncram:altsyncram_component.q_b[107]
q_b[108] <= altsyncram:altsyncram_component.q_b[108]
q_b[109] <= altsyncram:altsyncram_component.q_b[109]
q_b[110] <= altsyncram:altsyncram_component.q_b[110]
q_b[111] <= altsyncram:altsyncram_component.q_b[111]
q_b[112] <= altsyncram:altsyncram_component.q_b[112]
q_b[113] <= altsyncram:altsyncram_component.q_b[113]
q_b[114] <= altsyncram:altsyncram_component.q_b[114]
q_b[115] <= altsyncram:altsyncram_component.q_b[115]
q_b[116] <= altsyncram:altsyncram_component.q_b[116]
q_b[117] <= altsyncram:altsyncram_component.q_b[117]
q_b[118] <= altsyncram:altsyncram_component.q_b[118]
q_b[119] <= altsyncram:altsyncram_component.q_b[119]
q_b[120] <= altsyncram:altsyncram_component.q_b[120]
q_b[121] <= altsyncram:altsyncram_component.q_b[121]
q_b[122] <= altsyncram:altsyncram_component.q_b[122]
q_b[123] <= altsyncram:altsyncram_component.q_b[123]
q_b[124] <= altsyncram:altsyncram_component.q_b[124]
q_b[125] <= altsyncram:altsyncram_component.q_b[125]
q_b[126] <= altsyncram:altsyncram_component.q_b[126]
q_b[127] <= altsyncram:altsyncram_component.q_b[127]


|Uni_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_hf52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hf52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hf52:auto_generated.data_a[0]
data_a[1] => altsyncram_hf52:auto_generated.data_a[1]
data_a[2] => altsyncram_hf52:auto_generated.data_a[2]
data_a[3] => altsyncram_hf52:auto_generated.data_a[3]
data_a[4] => altsyncram_hf52:auto_generated.data_a[4]
data_a[5] => altsyncram_hf52:auto_generated.data_a[5]
data_a[6] => altsyncram_hf52:auto_generated.data_a[6]
data_a[7] => altsyncram_hf52:auto_generated.data_a[7]
data_a[8] => altsyncram_hf52:auto_generated.data_a[8]
data_a[9] => altsyncram_hf52:auto_generated.data_a[9]
data_a[10] => altsyncram_hf52:auto_generated.data_a[10]
data_a[11] => altsyncram_hf52:auto_generated.data_a[11]
data_a[12] => altsyncram_hf52:auto_generated.data_a[12]
data_a[13] => altsyncram_hf52:auto_generated.data_a[13]
data_a[14] => altsyncram_hf52:auto_generated.data_a[14]
data_a[15] => altsyncram_hf52:auto_generated.data_a[15]
data_a[16] => altsyncram_hf52:auto_generated.data_a[16]
data_a[17] => altsyncram_hf52:auto_generated.data_a[17]
data_a[18] => altsyncram_hf52:auto_generated.data_a[18]
data_a[19] => altsyncram_hf52:auto_generated.data_a[19]
data_a[20] => altsyncram_hf52:auto_generated.data_a[20]
data_a[21] => altsyncram_hf52:auto_generated.data_a[21]
data_a[22] => altsyncram_hf52:auto_generated.data_a[22]
data_a[23] => altsyncram_hf52:auto_generated.data_a[23]
data_a[24] => altsyncram_hf52:auto_generated.data_a[24]
data_a[25] => altsyncram_hf52:auto_generated.data_a[25]
data_a[26] => altsyncram_hf52:auto_generated.data_a[26]
data_a[27] => altsyncram_hf52:auto_generated.data_a[27]
data_a[28] => altsyncram_hf52:auto_generated.data_a[28]
data_a[29] => altsyncram_hf52:auto_generated.data_a[29]
data_a[30] => altsyncram_hf52:auto_generated.data_a[30]
data_a[31] => altsyncram_hf52:auto_generated.data_a[31]
data_a[32] => altsyncram_hf52:auto_generated.data_a[32]
data_a[33] => altsyncram_hf52:auto_generated.data_a[33]
data_a[34] => altsyncram_hf52:auto_generated.data_a[34]
data_a[35] => altsyncram_hf52:auto_generated.data_a[35]
data_a[36] => altsyncram_hf52:auto_generated.data_a[36]
data_a[37] => altsyncram_hf52:auto_generated.data_a[37]
data_a[38] => altsyncram_hf52:auto_generated.data_a[38]
data_a[39] => altsyncram_hf52:auto_generated.data_a[39]
data_a[40] => altsyncram_hf52:auto_generated.data_a[40]
data_a[41] => altsyncram_hf52:auto_generated.data_a[41]
data_a[42] => altsyncram_hf52:auto_generated.data_a[42]
data_a[43] => altsyncram_hf52:auto_generated.data_a[43]
data_a[44] => altsyncram_hf52:auto_generated.data_a[44]
data_a[45] => altsyncram_hf52:auto_generated.data_a[45]
data_a[46] => altsyncram_hf52:auto_generated.data_a[46]
data_a[47] => altsyncram_hf52:auto_generated.data_a[47]
data_a[48] => altsyncram_hf52:auto_generated.data_a[48]
data_a[49] => altsyncram_hf52:auto_generated.data_a[49]
data_a[50] => altsyncram_hf52:auto_generated.data_a[50]
data_a[51] => altsyncram_hf52:auto_generated.data_a[51]
data_a[52] => altsyncram_hf52:auto_generated.data_a[52]
data_a[53] => altsyncram_hf52:auto_generated.data_a[53]
data_a[54] => altsyncram_hf52:auto_generated.data_a[54]
data_a[55] => altsyncram_hf52:auto_generated.data_a[55]
data_a[56] => altsyncram_hf52:auto_generated.data_a[56]
data_a[57] => altsyncram_hf52:auto_generated.data_a[57]
data_a[58] => altsyncram_hf52:auto_generated.data_a[58]
data_a[59] => altsyncram_hf52:auto_generated.data_a[59]
data_a[60] => altsyncram_hf52:auto_generated.data_a[60]
data_a[61] => altsyncram_hf52:auto_generated.data_a[61]
data_a[62] => altsyncram_hf52:auto_generated.data_a[62]
data_a[63] => altsyncram_hf52:auto_generated.data_a[63]
data_a[64] => altsyncram_hf52:auto_generated.data_a[64]
data_a[65] => altsyncram_hf52:auto_generated.data_a[65]
data_a[66] => altsyncram_hf52:auto_generated.data_a[66]
data_a[67] => altsyncram_hf52:auto_generated.data_a[67]
data_a[68] => altsyncram_hf52:auto_generated.data_a[68]
data_a[69] => altsyncram_hf52:auto_generated.data_a[69]
data_a[70] => altsyncram_hf52:auto_generated.data_a[70]
data_a[71] => altsyncram_hf52:auto_generated.data_a[71]
data_a[72] => altsyncram_hf52:auto_generated.data_a[72]
data_a[73] => altsyncram_hf52:auto_generated.data_a[73]
data_a[74] => altsyncram_hf52:auto_generated.data_a[74]
data_a[75] => altsyncram_hf52:auto_generated.data_a[75]
data_a[76] => altsyncram_hf52:auto_generated.data_a[76]
data_a[77] => altsyncram_hf52:auto_generated.data_a[77]
data_a[78] => altsyncram_hf52:auto_generated.data_a[78]
data_a[79] => altsyncram_hf52:auto_generated.data_a[79]
data_a[80] => altsyncram_hf52:auto_generated.data_a[80]
data_a[81] => altsyncram_hf52:auto_generated.data_a[81]
data_a[82] => altsyncram_hf52:auto_generated.data_a[82]
data_a[83] => altsyncram_hf52:auto_generated.data_a[83]
data_a[84] => altsyncram_hf52:auto_generated.data_a[84]
data_a[85] => altsyncram_hf52:auto_generated.data_a[85]
data_a[86] => altsyncram_hf52:auto_generated.data_a[86]
data_a[87] => altsyncram_hf52:auto_generated.data_a[87]
data_a[88] => altsyncram_hf52:auto_generated.data_a[88]
data_a[89] => altsyncram_hf52:auto_generated.data_a[89]
data_a[90] => altsyncram_hf52:auto_generated.data_a[90]
data_a[91] => altsyncram_hf52:auto_generated.data_a[91]
data_a[92] => altsyncram_hf52:auto_generated.data_a[92]
data_a[93] => altsyncram_hf52:auto_generated.data_a[93]
data_a[94] => altsyncram_hf52:auto_generated.data_a[94]
data_a[95] => altsyncram_hf52:auto_generated.data_a[95]
data_a[96] => altsyncram_hf52:auto_generated.data_a[96]
data_a[97] => altsyncram_hf52:auto_generated.data_a[97]
data_a[98] => altsyncram_hf52:auto_generated.data_a[98]
data_a[99] => altsyncram_hf52:auto_generated.data_a[99]
data_a[100] => altsyncram_hf52:auto_generated.data_a[100]
data_a[101] => altsyncram_hf52:auto_generated.data_a[101]
data_a[102] => altsyncram_hf52:auto_generated.data_a[102]
data_a[103] => altsyncram_hf52:auto_generated.data_a[103]
data_a[104] => altsyncram_hf52:auto_generated.data_a[104]
data_a[105] => altsyncram_hf52:auto_generated.data_a[105]
data_a[106] => altsyncram_hf52:auto_generated.data_a[106]
data_a[107] => altsyncram_hf52:auto_generated.data_a[107]
data_a[108] => altsyncram_hf52:auto_generated.data_a[108]
data_a[109] => altsyncram_hf52:auto_generated.data_a[109]
data_a[110] => altsyncram_hf52:auto_generated.data_a[110]
data_a[111] => altsyncram_hf52:auto_generated.data_a[111]
data_a[112] => altsyncram_hf52:auto_generated.data_a[112]
data_a[113] => altsyncram_hf52:auto_generated.data_a[113]
data_a[114] => altsyncram_hf52:auto_generated.data_a[114]
data_a[115] => altsyncram_hf52:auto_generated.data_a[115]
data_a[116] => altsyncram_hf52:auto_generated.data_a[116]
data_a[117] => altsyncram_hf52:auto_generated.data_a[117]
data_a[118] => altsyncram_hf52:auto_generated.data_a[118]
data_a[119] => altsyncram_hf52:auto_generated.data_a[119]
data_a[120] => altsyncram_hf52:auto_generated.data_a[120]
data_a[121] => altsyncram_hf52:auto_generated.data_a[121]
data_a[122] => altsyncram_hf52:auto_generated.data_a[122]
data_a[123] => altsyncram_hf52:auto_generated.data_a[123]
data_a[124] => altsyncram_hf52:auto_generated.data_a[124]
data_a[125] => altsyncram_hf52:auto_generated.data_a[125]
data_a[126] => altsyncram_hf52:auto_generated.data_a[126]
data_a[127] => altsyncram_hf52:auto_generated.data_a[127]
data_b[0] => altsyncram_hf52:auto_generated.data_b[0]
data_b[1] => altsyncram_hf52:auto_generated.data_b[1]
data_b[2] => altsyncram_hf52:auto_generated.data_b[2]
data_b[3] => altsyncram_hf52:auto_generated.data_b[3]
data_b[4] => altsyncram_hf52:auto_generated.data_b[4]
data_b[5] => altsyncram_hf52:auto_generated.data_b[5]
data_b[6] => altsyncram_hf52:auto_generated.data_b[6]
data_b[7] => altsyncram_hf52:auto_generated.data_b[7]
data_b[8] => altsyncram_hf52:auto_generated.data_b[8]
data_b[9] => altsyncram_hf52:auto_generated.data_b[9]
data_b[10] => altsyncram_hf52:auto_generated.data_b[10]
data_b[11] => altsyncram_hf52:auto_generated.data_b[11]
data_b[12] => altsyncram_hf52:auto_generated.data_b[12]
data_b[13] => altsyncram_hf52:auto_generated.data_b[13]
data_b[14] => altsyncram_hf52:auto_generated.data_b[14]
data_b[15] => altsyncram_hf52:auto_generated.data_b[15]
data_b[16] => altsyncram_hf52:auto_generated.data_b[16]
data_b[17] => altsyncram_hf52:auto_generated.data_b[17]
data_b[18] => altsyncram_hf52:auto_generated.data_b[18]
data_b[19] => altsyncram_hf52:auto_generated.data_b[19]
data_b[20] => altsyncram_hf52:auto_generated.data_b[20]
data_b[21] => altsyncram_hf52:auto_generated.data_b[21]
data_b[22] => altsyncram_hf52:auto_generated.data_b[22]
data_b[23] => altsyncram_hf52:auto_generated.data_b[23]
data_b[24] => altsyncram_hf52:auto_generated.data_b[24]
data_b[25] => altsyncram_hf52:auto_generated.data_b[25]
data_b[26] => altsyncram_hf52:auto_generated.data_b[26]
data_b[27] => altsyncram_hf52:auto_generated.data_b[27]
data_b[28] => altsyncram_hf52:auto_generated.data_b[28]
data_b[29] => altsyncram_hf52:auto_generated.data_b[29]
data_b[30] => altsyncram_hf52:auto_generated.data_b[30]
data_b[31] => altsyncram_hf52:auto_generated.data_b[31]
data_b[32] => altsyncram_hf52:auto_generated.data_b[32]
data_b[33] => altsyncram_hf52:auto_generated.data_b[33]
data_b[34] => altsyncram_hf52:auto_generated.data_b[34]
data_b[35] => altsyncram_hf52:auto_generated.data_b[35]
data_b[36] => altsyncram_hf52:auto_generated.data_b[36]
data_b[37] => altsyncram_hf52:auto_generated.data_b[37]
data_b[38] => altsyncram_hf52:auto_generated.data_b[38]
data_b[39] => altsyncram_hf52:auto_generated.data_b[39]
data_b[40] => altsyncram_hf52:auto_generated.data_b[40]
data_b[41] => altsyncram_hf52:auto_generated.data_b[41]
data_b[42] => altsyncram_hf52:auto_generated.data_b[42]
data_b[43] => altsyncram_hf52:auto_generated.data_b[43]
data_b[44] => altsyncram_hf52:auto_generated.data_b[44]
data_b[45] => altsyncram_hf52:auto_generated.data_b[45]
data_b[46] => altsyncram_hf52:auto_generated.data_b[46]
data_b[47] => altsyncram_hf52:auto_generated.data_b[47]
data_b[48] => altsyncram_hf52:auto_generated.data_b[48]
data_b[49] => altsyncram_hf52:auto_generated.data_b[49]
data_b[50] => altsyncram_hf52:auto_generated.data_b[50]
data_b[51] => altsyncram_hf52:auto_generated.data_b[51]
data_b[52] => altsyncram_hf52:auto_generated.data_b[52]
data_b[53] => altsyncram_hf52:auto_generated.data_b[53]
data_b[54] => altsyncram_hf52:auto_generated.data_b[54]
data_b[55] => altsyncram_hf52:auto_generated.data_b[55]
data_b[56] => altsyncram_hf52:auto_generated.data_b[56]
data_b[57] => altsyncram_hf52:auto_generated.data_b[57]
data_b[58] => altsyncram_hf52:auto_generated.data_b[58]
data_b[59] => altsyncram_hf52:auto_generated.data_b[59]
data_b[60] => altsyncram_hf52:auto_generated.data_b[60]
data_b[61] => altsyncram_hf52:auto_generated.data_b[61]
data_b[62] => altsyncram_hf52:auto_generated.data_b[62]
data_b[63] => altsyncram_hf52:auto_generated.data_b[63]
data_b[64] => altsyncram_hf52:auto_generated.data_b[64]
data_b[65] => altsyncram_hf52:auto_generated.data_b[65]
data_b[66] => altsyncram_hf52:auto_generated.data_b[66]
data_b[67] => altsyncram_hf52:auto_generated.data_b[67]
data_b[68] => altsyncram_hf52:auto_generated.data_b[68]
data_b[69] => altsyncram_hf52:auto_generated.data_b[69]
data_b[70] => altsyncram_hf52:auto_generated.data_b[70]
data_b[71] => altsyncram_hf52:auto_generated.data_b[71]
data_b[72] => altsyncram_hf52:auto_generated.data_b[72]
data_b[73] => altsyncram_hf52:auto_generated.data_b[73]
data_b[74] => altsyncram_hf52:auto_generated.data_b[74]
data_b[75] => altsyncram_hf52:auto_generated.data_b[75]
data_b[76] => altsyncram_hf52:auto_generated.data_b[76]
data_b[77] => altsyncram_hf52:auto_generated.data_b[77]
data_b[78] => altsyncram_hf52:auto_generated.data_b[78]
data_b[79] => altsyncram_hf52:auto_generated.data_b[79]
data_b[80] => altsyncram_hf52:auto_generated.data_b[80]
data_b[81] => altsyncram_hf52:auto_generated.data_b[81]
data_b[82] => altsyncram_hf52:auto_generated.data_b[82]
data_b[83] => altsyncram_hf52:auto_generated.data_b[83]
data_b[84] => altsyncram_hf52:auto_generated.data_b[84]
data_b[85] => altsyncram_hf52:auto_generated.data_b[85]
data_b[86] => altsyncram_hf52:auto_generated.data_b[86]
data_b[87] => altsyncram_hf52:auto_generated.data_b[87]
data_b[88] => altsyncram_hf52:auto_generated.data_b[88]
data_b[89] => altsyncram_hf52:auto_generated.data_b[89]
data_b[90] => altsyncram_hf52:auto_generated.data_b[90]
data_b[91] => altsyncram_hf52:auto_generated.data_b[91]
data_b[92] => altsyncram_hf52:auto_generated.data_b[92]
data_b[93] => altsyncram_hf52:auto_generated.data_b[93]
data_b[94] => altsyncram_hf52:auto_generated.data_b[94]
data_b[95] => altsyncram_hf52:auto_generated.data_b[95]
data_b[96] => altsyncram_hf52:auto_generated.data_b[96]
data_b[97] => altsyncram_hf52:auto_generated.data_b[97]
data_b[98] => altsyncram_hf52:auto_generated.data_b[98]
data_b[99] => altsyncram_hf52:auto_generated.data_b[99]
data_b[100] => altsyncram_hf52:auto_generated.data_b[100]
data_b[101] => altsyncram_hf52:auto_generated.data_b[101]
data_b[102] => altsyncram_hf52:auto_generated.data_b[102]
data_b[103] => altsyncram_hf52:auto_generated.data_b[103]
data_b[104] => altsyncram_hf52:auto_generated.data_b[104]
data_b[105] => altsyncram_hf52:auto_generated.data_b[105]
data_b[106] => altsyncram_hf52:auto_generated.data_b[106]
data_b[107] => altsyncram_hf52:auto_generated.data_b[107]
data_b[108] => altsyncram_hf52:auto_generated.data_b[108]
data_b[109] => altsyncram_hf52:auto_generated.data_b[109]
data_b[110] => altsyncram_hf52:auto_generated.data_b[110]
data_b[111] => altsyncram_hf52:auto_generated.data_b[111]
data_b[112] => altsyncram_hf52:auto_generated.data_b[112]
data_b[113] => altsyncram_hf52:auto_generated.data_b[113]
data_b[114] => altsyncram_hf52:auto_generated.data_b[114]
data_b[115] => altsyncram_hf52:auto_generated.data_b[115]
data_b[116] => altsyncram_hf52:auto_generated.data_b[116]
data_b[117] => altsyncram_hf52:auto_generated.data_b[117]
data_b[118] => altsyncram_hf52:auto_generated.data_b[118]
data_b[119] => altsyncram_hf52:auto_generated.data_b[119]
data_b[120] => altsyncram_hf52:auto_generated.data_b[120]
data_b[121] => altsyncram_hf52:auto_generated.data_b[121]
data_b[122] => altsyncram_hf52:auto_generated.data_b[122]
data_b[123] => altsyncram_hf52:auto_generated.data_b[123]
data_b[124] => altsyncram_hf52:auto_generated.data_b[124]
data_b[125] => altsyncram_hf52:auto_generated.data_b[125]
data_b[126] => altsyncram_hf52:auto_generated.data_b[126]
data_b[127] => altsyncram_hf52:auto_generated.data_b[127]
address_a[0] => altsyncram_hf52:auto_generated.address_a[0]
address_a[1] => altsyncram_hf52:auto_generated.address_a[1]
address_a[2] => altsyncram_hf52:auto_generated.address_a[2]
address_b[0] => altsyncram_hf52:auto_generated.address_b[0]
address_b[1] => altsyncram_hf52:auto_generated.address_b[1]
address_b[2] => altsyncram_hf52:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hf52:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hf52:auto_generated.q_a[0]
q_a[1] <= altsyncram_hf52:auto_generated.q_a[1]
q_a[2] <= altsyncram_hf52:auto_generated.q_a[2]
q_a[3] <= altsyncram_hf52:auto_generated.q_a[3]
q_a[4] <= altsyncram_hf52:auto_generated.q_a[4]
q_a[5] <= altsyncram_hf52:auto_generated.q_a[5]
q_a[6] <= altsyncram_hf52:auto_generated.q_a[6]
q_a[7] <= altsyncram_hf52:auto_generated.q_a[7]
q_a[8] <= altsyncram_hf52:auto_generated.q_a[8]
q_a[9] <= altsyncram_hf52:auto_generated.q_a[9]
q_a[10] <= altsyncram_hf52:auto_generated.q_a[10]
q_a[11] <= altsyncram_hf52:auto_generated.q_a[11]
q_a[12] <= altsyncram_hf52:auto_generated.q_a[12]
q_a[13] <= altsyncram_hf52:auto_generated.q_a[13]
q_a[14] <= altsyncram_hf52:auto_generated.q_a[14]
q_a[15] <= altsyncram_hf52:auto_generated.q_a[15]
q_a[16] <= altsyncram_hf52:auto_generated.q_a[16]
q_a[17] <= altsyncram_hf52:auto_generated.q_a[17]
q_a[18] <= altsyncram_hf52:auto_generated.q_a[18]
q_a[19] <= altsyncram_hf52:auto_generated.q_a[19]
q_a[20] <= altsyncram_hf52:auto_generated.q_a[20]
q_a[21] <= altsyncram_hf52:auto_generated.q_a[21]
q_a[22] <= altsyncram_hf52:auto_generated.q_a[22]
q_a[23] <= altsyncram_hf52:auto_generated.q_a[23]
q_a[24] <= altsyncram_hf52:auto_generated.q_a[24]
q_a[25] <= altsyncram_hf52:auto_generated.q_a[25]
q_a[26] <= altsyncram_hf52:auto_generated.q_a[26]
q_a[27] <= altsyncram_hf52:auto_generated.q_a[27]
q_a[28] <= altsyncram_hf52:auto_generated.q_a[28]
q_a[29] <= altsyncram_hf52:auto_generated.q_a[29]
q_a[30] <= altsyncram_hf52:auto_generated.q_a[30]
q_a[31] <= altsyncram_hf52:auto_generated.q_a[31]
q_a[32] <= altsyncram_hf52:auto_generated.q_a[32]
q_a[33] <= altsyncram_hf52:auto_generated.q_a[33]
q_a[34] <= altsyncram_hf52:auto_generated.q_a[34]
q_a[35] <= altsyncram_hf52:auto_generated.q_a[35]
q_a[36] <= altsyncram_hf52:auto_generated.q_a[36]
q_a[37] <= altsyncram_hf52:auto_generated.q_a[37]
q_a[38] <= altsyncram_hf52:auto_generated.q_a[38]
q_a[39] <= altsyncram_hf52:auto_generated.q_a[39]
q_a[40] <= altsyncram_hf52:auto_generated.q_a[40]
q_a[41] <= altsyncram_hf52:auto_generated.q_a[41]
q_a[42] <= altsyncram_hf52:auto_generated.q_a[42]
q_a[43] <= altsyncram_hf52:auto_generated.q_a[43]
q_a[44] <= altsyncram_hf52:auto_generated.q_a[44]
q_a[45] <= altsyncram_hf52:auto_generated.q_a[45]
q_a[46] <= altsyncram_hf52:auto_generated.q_a[46]
q_a[47] <= altsyncram_hf52:auto_generated.q_a[47]
q_a[48] <= altsyncram_hf52:auto_generated.q_a[48]
q_a[49] <= altsyncram_hf52:auto_generated.q_a[49]
q_a[50] <= altsyncram_hf52:auto_generated.q_a[50]
q_a[51] <= altsyncram_hf52:auto_generated.q_a[51]
q_a[52] <= altsyncram_hf52:auto_generated.q_a[52]
q_a[53] <= altsyncram_hf52:auto_generated.q_a[53]
q_a[54] <= altsyncram_hf52:auto_generated.q_a[54]
q_a[55] <= altsyncram_hf52:auto_generated.q_a[55]
q_a[56] <= altsyncram_hf52:auto_generated.q_a[56]
q_a[57] <= altsyncram_hf52:auto_generated.q_a[57]
q_a[58] <= altsyncram_hf52:auto_generated.q_a[58]
q_a[59] <= altsyncram_hf52:auto_generated.q_a[59]
q_a[60] <= altsyncram_hf52:auto_generated.q_a[60]
q_a[61] <= altsyncram_hf52:auto_generated.q_a[61]
q_a[62] <= altsyncram_hf52:auto_generated.q_a[62]
q_a[63] <= altsyncram_hf52:auto_generated.q_a[63]
q_a[64] <= altsyncram_hf52:auto_generated.q_a[64]
q_a[65] <= altsyncram_hf52:auto_generated.q_a[65]
q_a[66] <= altsyncram_hf52:auto_generated.q_a[66]
q_a[67] <= altsyncram_hf52:auto_generated.q_a[67]
q_a[68] <= altsyncram_hf52:auto_generated.q_a[68]
q_a[69] <= altsyncram_hf52:auto_generated.q_a[69]
q_a[70] <= altsyncram_hf52:auto_generated.q_a[70]
q_a[71] <= altsyncram_hf52:auto_generated.q_a[71]
q_a[72] <= altsyncram_hf52:auto_generated.q_a[72]
q_a[73] <= altsyncram_hf52:auto_generated.q_a[73]
q_a[74] <= altsyncram_hf52:auto_generated.q_a[74]
q_a[75] <= altsyncram_hf52:auto_generated.q_a[75]
q_a[76] <= altsyncram_hf52:auto_generated.q_a[76]
q_a[77] <= altsyncram_hf52:auto_generated.q_a[77]
q_a[78] <= altsyncram_hf52:auto_generated.q_a[78]
q_a[79] <= altsyncram_hf52:auto_generated.q_a[79]
q_a[80] <= altsyncram_hf52:auto_generated.q_a[80]
q_a[81] <= altsyncram_hf52:auto_generated.q_a[81]
q_a[82] <= altsyncram_hf52:auto_generated.q_a[82]
q_a[83] <= altsyncram_hf52:auto_generated.q_a[83]
q_a[84] <= altsyncram_hf52:auto_generated.q_a[84]
q_a[85] <= altsyncram_hf52:auto_generated.q_a[85]
q_a[86] <= altsyncram_hf52:auto_generated.q_a[86]
q_a[87] <= altsyncram_hf52:auto_generated.q_a[87]
q_a[88] <= altsyncram_hf52:auto_generated.q_a[88]
q_a[89] <= altsyncram_hf52:auto_generated.q_a[89]
q_a[90] <= altsyncram_hf52:auto_generated.q_a[90]
q_a[91] <= altsyncram_hf52:auto_generated.q_a[91]
q_a[92] <= altsyncram_hf52:auto_generated.q_a[92]
q_a[93] <= altsyncram_hf52:auto_generated.q_a[93]
q_a[94] <= altsyncram_hf52:auto_generated.q_a[94]
q_a[95] <= altsyncram_hf52:auto_generated.q_a[95]
q_a[96] <= altsyncram_hf52:auto_generated.q_a[96]
q_a[97] <= altsyncram_hf52:auto_generated.q_a[97]
q_a[98] <= altsyncram_hf52:auto_generated.q_a[98]
q_a[99] <= altsyncram_hf52:auto_generated.q_a[99]
q_a[100] <= altsyncram_hf52:auto_generated.q_a[100]
q_a[101] <= altsyncram_hf52:auto_generated.q_a[101]
q_a[102] <= altsyncram_hf52:auto_generated.q_a[102]
q_a[103] <= altsyncram_hf52:auto_generated.q_a[103]
q_a[104] <= altsyncram_hf52:auto_generated.q_a[104]
q_a[105] <= altsyncram_hf52:auto_generated.q_a[105]
q_a[106] <= altsyncram_hf52:auto_generated.q_a[106]
q_a[107] <= altsyncram_hf52:auto_generated.q_a[107]
q_a[108] <= altsyncram_hf52:auto_generated.q_a[108]
q_a[109] <= altsyncram_hf52:auto_generated.q_a[109]
q_a[110] <= altsyncram_hf52:auto_generated.q_a[110]
q_a[111] <= altsyncram_hf52:auto_generated.q_a[111]
q_a[112] <= altsyncram_hf52:auto_generated.q_a[112]
q_a[113] <= altsyncram_hf52:auto_generated.q_a[113]
q_a[114] <= altsyncram_hf52:auto_generated.q_a[114]
q_a[115] <= altsyncram_hf52:auto_generated.q_a[115]
q_a[116] <= altsyncram_hf52:auto_generated.q_a[116]
q_a[117] <= altsyncram_hf52:auto_generated.q_a[117]
q_a[118] <= altsyncram_hf52:auto_generated.q_a[118]
q_a[119] <= altsyncram_hf52:auto_generated.q_a[119]
q_a[120] <= altsyncram_hf52:auto_generated.q_a[120]
q_a[121] <= altsyncram_hf52:auto_generated.q_a[121]
q_a[122] <= altsyncram_hf52:auto_generated.q_a[122]
q_a[123] <= altsyncram_hf52:auto_generated.q_a[123]
q_a[124] <= altsyncram_hf52:auto_generated.q_a[124]
q_a[125] <= altsyncram_hf52:auto_generated.q_a[125]
q_a[126] <= altsyncram_hf52:auto_generated.q_a[126]
q_a[127] <= altsyncram_hf52:auto_generated.q_a[127]
q_b[0] <= altsyncram_hf52:auto_generated.q_b[0]
q_b[1] <= altsyncram_hf52:auto_generated.q_b[1]
q_b[2] <= altsyncram_hf52:auto_generated.q_b[2]
q_b[3] <= altsyncram_hf52:auto_generated.q_b[3]
q_b[4] <= altsyncram_hf52:auto_generated.q_b[4]
q_b[5] <= altsyncram_hf52:auto_generated.q_b[5]
q_b[6] <= altsyncram_hf52:auto_generated.q_b[6]
q_b[7] <= altsyncram_hf52:auto_generated.q_b[7]
q_b[8] <= altsyncram_hf52:auto_generated.q_b[8]
q_b[9] <= altsyncram_hf52:auto_generated.q_b[9]
q_b[10] <= altsyncram_hf52:auto_generated.q_b[10]
q_b[11] <= altsyncram_hf52:auto_generated.q_b[11]
q_b[12] <= altsyncram_hf52:auto_generated.q_b[12]
q_b[13] <= altsyncram_hf52:auto_generated.q_b[13]
q_b[14] <= altsyncram_hf52:auto_generated.q_b[14]
q_b[15] <= altsyncram_hf52:auto_generated.q_b[15]
q_b[16] <= altsyncram_hf52:auto_generated.q_b[16]
q_b[17] <= altsyncram_hf52:auto_generated.q_b[17]
q_b[18] <= altsyncram_hf52:auto_generated.q_b[18]
q_b[19] <= altsyncram_hf52:auto_generated.q_b[19]
q_b[20] <= altsyncram_hf52:auto_generated.q_b[20]
q_b[21] <= altsyncram_hf52:auto_generated.q_b[21]
q_b[22] <= altsyncram_hf52:auto_generated.q_b[22]
q_b[23] <= altsyncram_hf52:auto_generated.q_b[23]
q_b[24] <= altsyncram_hf52:auto_generated.q_b[24]
q_b[25] <= altsyncram_hf52:auto_generated.q_b[25]
q_b[26] <= altsyncram_hf52:auto_generated.q_b[26]
q_b[27] <= altsyncram_hf52:auto_generated.q_b[27]
q_b[28] <= altsyncram_hf52:auto_generated.q_b[28]
q_b[29] <= altsyncram_hf52:auto_generated.q_b[29]
q_b[30] <= altsyncram_hf52:auto_generated.q_b[30]
q_b[31] <= altsyncram_hf52:auto_generated.q_b[31]
q_b[32] <= altsyncram_hf52:auto_generated.q_b[32]
q_b[33] <= altsyncram_hf52:auto_generated.q_b[33]
q_b[34] <= altsyncram_hf52:auto_generated.q_b[34]
q_b[35] <= altsyncram_hf52:auto_generated.q_b[35]
q_b[36] <= altsyncram_hf52:auto_generated.q_b[36]
q_b[37] <= altsyncram_hf52:auto_generated.q_b[37]
q_b[38] <= altsyncram_hf52:auto_generated.q_b[38]
q_b[39] <= altsyncram_hf52:auto_generated.q_b[39]
q_b[40] <= altsyncram_hf52:auto_generated.q_b[40]
q_b[41] <= altsyncram_hf52:auto_generated.q_b[41]
q_b[42] <= altsyncram_hf52:auto_generated.q_b[42]
q_b[43] <= altsyncram_hf52:auto_generated.q_b[43]
q_b[44] <= altsyncram_hf52:auto_generated.q_b[44]
q_b[45] <= altsyncram_hf52:auto_generated.q_b[45]
q_b[46] <= altsyncram_hf52:auto_generated.q_b[46]
q_b[47] <= altsyncram_hf52:auto_generated.q_b[47]
q_b[48] <= altsyncram_hf52:auto_generated.q_b[48]
q_b[49] <= altsyncram_hf52:auto_generated.q_b[49]
q_b[50] <= altsyncram_hf52:auto_generated.q_b[50]
q_b[51] <= altsyncram_hf52:auto_generated.q_b[51]
q_b[52] <= altsyncram_hf52:auto_generated.q_b[52]
q_b[53] <= altsyncram_hf52:auto_generated.q_b[53]
q_b[54] <= altsyncram_hf52:auto_generated.q_b[54]
q_b[55] <= altsyncram_hf52:auto_generated.q_b[55]
q_b[56] <= altsyncram_hf52:auto_generated.q_b[56]
q_b[57] <= altsyncram_hf52:auto_generated.q_b[57]
q_b[58] <= altsyncram_hf52:auto_generated.q_b[58]
q_b[59] <= altsyncram_hf52:auto_generated.q_b[59]
q_b[60] <= altsyncram_hf52:auto_generated.q_b[60]
q_b[61] <= altsyncram_hf52:auto_generated.q_b[61]
q_b[62] <= altsyncram_hf52:auto_generated.q_b[62]
q_b[63] <= altsyncram_hf52:auto_generated.q_b[63]
q_b[64] <= altsyncram_hf52:auto_generated.q_b[64]
q_b[65] <= altsyncram_hf52:auto_generated.q_b[65]
q_b[66] <= altsyncram_hf52:auto_generated.q_b[66]
q_b[67] <= altsyncram_hf52:auto_generated.q_b[67]
q_b[68] <= altsyncram_hf52:auto_generated.q_b[68]
q_b[69] <= altsyncram_hf52:auto_generated.q_b[69]
q_b[70] <= altsyncram_hf52:auto_generated.q_b[70]
q_b[71] <= altsyncram_hf52:auto_generated.q_b[71]
q_b[72] <= altsyncram_hf52:auto_generated.q_b[72]
q_b[73] <= altsyncram_hf52:auto_generated.q_b[73]
q_b[74] <= altsyncram_hf52:auto_generated.q_b[74]
q_b[75] <= altsyncram_hf52:auto_generated.q_b[75]
q_b[76] <= altsyncram_hf52:auto_generated.q_b[76]
q_b[77] <= altsyncram_hf52:auto_generated.q_b[77]
q_b[78] <= altsyncram_hf52:auto_generated.q_b[78]
q_b[79] <= altsyncram_hf52:auto_generated.q_b[79]
q_b[80] <= altsyncram_hf52:auto_generated.q_b[80]
q_b[81] <= altsyncram_hf52:auto_generated.q_b[81]
q_b[82] <= altsyncram_hf52:auto_generated.q_b[82]
q_b[83] <= altsyncram_hf52:auto_generated.q_b[83]
q_b[84] <= altsyncram_hf52:auto_generated.q_b[84]
q_b[85] <= altsyncram_hf52:auto_generated.q_b[85]
q_b[86] <= altsyncram_hf52:auto_generated.q_b[86]
q_b[87] <= altsyncram_hf52:auto_generated.q_b[87]
q_b[88] <= altsyncram_hf52:auto_generated.q_b[88]
q_b[89] <= altsyncram_hf52:auto_generated.q_b[89]
q_b[90] <= altsyncram_hf52:auto_generated.q_b[90]
q_b[91] <= altsyncram_hf52:auto_generated.q_b[91]
q_b[92] <= altsyncram_hf52:auto_generated.q_b[92]
q_b[93] <= altsyncram_hf52:auto_generated.q_b[93]
q_b[94] <= altsyncram_hf52:auto_generated.q_b[94]
q_b[95] <= altsyncram_hf52:auto_generated.q_b[95]
q_b[96] <= altsyncram_hf52:auto_generated.q_b[96]
q_b[97] <= altsyncram_hf52:auto_generated.q_b[97]
q_b[98] <= altsyncram_hf52:auto_generated.q_b[98]
q_b[99] <= altsyncram_hf52:auto_generated.q_b[99]
q_b[100] <= altsyncram_hf52:auto_generated.q_b[100]
q_b[101] <= altsyncram_hf52:auto_generated.q_b[101]
q_b[102] <= altsyncram_hf52:auto_generated.q_b[102]
q_b[103] <= altsyncram_hf52:auto_generated.q_b[103]
q_b[104] <= altsyncram_hf52:auto_generated.q_b[104]
q_b[105] <= altsyncram_hf52:auto_generated.q_b[105]
q_b[106] <= altsyncram_hf52:auto_generated.q_b[106]
q_b[107] <= altsyncram_hf52:auto_generated.q_b[107]
q_b[108] <= altsyncram_hf52:auto_generated.q_b[108]
q_b[109] <= altsyncram_hf52:auto_generated.q_b[109]
q_b[110] <= altsyncram_hf52:auto_generated.q_b[110]
q_b[111] <= altsyncram_hf52:auto_generated.q_b[111]
q_b[112] <= altsyncram_hf52:auto_generated.q_b[112]
q_b[113] <= altsyncram_hf52:auto_generated.q_b[113]
q_b[114] <= altsyncram_hf52:auto_generated.q_b[114]
q_b[115] <= altsyncram_hf52:auto_generated.q_b[115]
q_b[116] <= altsyncram_hf52:auto_generated.q_b[116]
q_b[117] <= altsyncram_hf52:auto_generated.q_b[117]
q_b[118] <= altsyncram_hf52:auto_generated.q_b[118]
q_b[119] <= altsyncram_hf52:auto_generated.q_b[119]
q_b[120] <= altsyncram_hf52:auto_generated.q_b[120]
q_b[121] <= altsyncram_hf52:auto_generated.q_b[121]
q_b[122] <= altsyncram_hf52:auto_generated.q_b[122]
q_b[123] <= altsyncram_hf52:auto_generated.q_b[123]
q_b[124] <= altsyncram_hf52:auto_generated.q_b[124]
q_b[125] <= altsyncram_hf52:auto_generated.q_b[125]
q_b[126] <= altsyncram_hf52:auto_generated.q_b[126]
q_b[127] <= altsyncram_hf52:auto_generated.q_b[127]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
data_b[64] => ram_block1a64.PORTBDATAIN
data_b[65] => ram_block1a65.PORTBDATAIN
data_b[66] => ram_block1a66.PORTBDATAIN
data_b[67] => ram_block1a67.PORTBDATAIN
data_b[68] => ram_block1a68.PORTBDATAIN
data_b[69] => ram_block1a69.PORTBDATAIN
data_b[70] => ram_block1a70.PORTBDATAIN
data_b[71] => ram_block1a71.PORTBDATAIN
data_b[72] => ram_block1a72.PORTBDATAIN
data_b[73] => ram_block1a73.PORTBDATAIN
data_b[74] => ram_block1a74.PORTBDATAIN
data_b[75] => ram_block1a75.PORTBDATAIN
data_b[76] => ram_block1a76.PORTBDATAIN
data_b[77] => ram_block1a77.PORTBDATAIN
data_b[78] => ram_block1a78.PORTBDATAIN
data_b[79] => ram_block1a79.PORTBDATAIN
data_b[80] => ram_block1a80.PORTBDATAIN
data_b[81] => ram_block1a81.PORTBDATAIN
data_b[82] => ram_block1a82.PORTBDATAIN
data_b[83] => ram_block1a83.PORTBDATAIN
data_b[84] => ram_block1a84.PORTBDATAIN
data_b[85] => ram_block1a85.PORTBDATAIN
data_b[86] => ram_block1a86.PORTBDATAIN
data_b[87] => ram_block1a87.PORTBDATAIN
data_b[88] => ram_block1a88.PORTBDATAIN
data_b[89] => ram_block1a89.PORTBDATAIN
data_b[90] => ram_block1a90.PORTBDATAIN
data_b[91] => ram_block1a91.PORTBDATAIN
data_b[92] => ram_block1a92.PORTBDATAIN
data_b[93] => ram_block1a93.PORTBDATAIN
data_b[94] => ram_block1a94.PORTBDATAIN
data_b[95] => ram_block1a95.PORTBDATAIN
data_b[96] => ram_block1a96.PORTBDATAIN
data_b[97] => ram_block1a97.PORTBDATAIN
data_b[98] => ram_block1a98.PORTBDATAIN
data_b[99] => ram_block1a99.PORTBDATAIN
data_b[100] => ram_block1a100.PORTBDATAIN
data_b[101] => ram_block1a101.PORTBDATAIN
data_b[102] => ram_block1a102.PORTBDATAIN
data_b[103] => ram_block1a103.PORTBDATAIN
data_b[104] => ram_block1a104.PORTBDATAIN
data_b[105] => ram_block1a105.PORTBDATAIN
data_b[106] => ram_block1a106.PORTBDATAIN
data_b[107] => ram_block1a107.PORTBDATAIN
data_b[108] => ram_block1a108.PORTBDATAIN
data_b[109] => ram_block1a109.PORTBDATAIN
data_b[110] => ram_block1a110.PORTBDATAIN
data_b[111] => ram_block1a111.PORTBDATAIN
data_b[112] => ram_block1a112.PORTBDATAIN
data_b[113] => ram_block1a113.PORTBDATAIN
data_b[114] => ram_block1a114.PORTBDATAIN
data_b[115] => ram_block1a115.PORTBDATAIN
data_b[116] => ram_block1a116.PORTBDATAIN
data_b[117] => ram_block1a117.PORTBDATAIN
data_b[118] => ram_block1a118.PORTBDATAIN
data_b[119] => ram_block1a119.PORTBDATAIN
data_b[120] => ram_block1a120.PORTBDATAIN
data_b[121] => ram_block1a121.PORTBDATAIN
data_b[122] => ram_block1a122.PORTBDATAIN
data_b[123] => ram_block1a123.PORTBDATAIN
data_b[124] => ram_block1a124.PORTBDATAIN
data_b[125] => ram_block1a125.PORTBDATAIN
data_b[126] => ram_block1a126.PORTBDATAIN
data_b[127] => ram_block1a127.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE
wren_b => ram_block1a36.PORTBRE
wren_b => ram_block1a37.PORTBRE
wren_b => ram_block1a38.PORTBRE
wren_b => ram_block1a39.PORTBRE
wren_b => ram_block1a40.PORTBRE
wren_b => ram_block1a41.PORTBRE
wren_b => ram_block1a42.PORTBRE
wren_b => ram_block1a43.PORTBRE
wren_b => ram_block1a44.PORTBRE
wren_b => ram_block1a45.PORTBRE
wren_b => ram_block1a46.PORTBRE
wren_b => ram_block1a47.PORTBRE
wren_b => ram_block1a48.PORTBRE
wren_b => ram_block1a49.PORTBRE
wren_b => ram_block1a50.PORTBRE
wren_b => ram_block1a51.PORTBRE
wren_b => ram_block1a52.PORTBRE
wren_b => ram_block1a53.PORTBRE
wren_b => ram_block1a54.PORTBRE
wren_b => ram_block1a55.PORTBRE
wren_b => ram_block1a56.PORTBRE
wren_b => ram_block1a57.PORTBRE
wren_b => ram_block1a58.PORTBRE
wren_b => ram_block1a59.PORTBRE
wren_b => ram_block1a60.PORTBRE
wren_b => ram_block1a61.PORTBRE
wren_b => ram_block1a62.PORTBRE
wren_b => ram_block1a63.PORTBRE
wren_b => ram_block1a64.PORTBRE
wren_b => ram_block1a65.PORTBRE
wren_b => ram_block1a66.PORTBRE
wren_b => ram_block1a67.PORTBRE
wren_b => ram_block1a68.PORTBRE
wren_b => ram_block1a69.PORTBRE
wren_b => ram_block1a70.PORTBRE
wren_b => ram_block1a71.PORTBRE
wren_b => ram_block1a72.PORTBRE
wren_b => ram_block1a73.PORTBRE
wren_b => ram_block1a74.PORTBRE
wren_b => ram_block1a75.PORTBRE
wren_b => ram_block1a76.PORTBRE
wren_b => ram_block1a77.PORTBRE
wren_b => ram_block1a78.PORTBRE
wren_b => ram_block1a79.PORTBRE
wren_b => ram_block1a80.PORTBRE
wren_b => ram_block1a81.PORTBRE
wren_b => ram_block1a82.PORTBRE
wren_b => ram_block1a83.PORTBRE
wren_b => ram_block1a84.PORTBRE
wren_b => ram_block1a85.PORTBRE
wren_b => ram_block1a86.PORTBRE
wren_b => ram_block1a87.PORTBRE
wren_b => ram_block1a88.PORTBRE
wren_b => ram_block1a89.PORTBRE
wren_b => ram_block1a90.PORTBRE
wren_b => ram_block1a91.PORTBRE
wren_b => ram_block1a92.PORTBRE
wren_b => ram_block1a93.PORTBRE
wren_b => ram_block1a94.PORTBRE
wren_b => ram_block1a95.PORTBRE
wren_b => ram_block1a96.PORTBRE
wren_b => ram_block1a97.PORTBRE
wren_b => ram_block1a98.PORTBRE
wren_b => ram_block1a99.PORTBRE
wren_b => ram_block1a100.PORTBRE
wren_b => ram_block1a101.PORTBRE
wren_b => ram_block1a102.PORTBRE
wren_b => ram_block1a103.PORTBRE
wren_b => ram_block1a104.PORTBRE
wren_b => ram_block1a105.PORTBRE
wren_b => ram_block1a106.PORTBRE
wren_b => ram_block1a107.PORTBRE
wren_b => ram_block1a108.PORTBRE
wren_b => ram_block1a109.PORTBRE
wren_b => ram_block1a110.PORTBRE
wren_b => ram_block1a111.PORTBRE
wren_b => ram_block1a112.PORTBRE
wren_b => ram_block1a113.PORTBRE
wren_b => ram_block1a114.PORTBRE
wren_b => ram_block1a115.PORTBRE
wren_b => ram_block1a116.PORTBRE
wren_b => ram_block1a117.PORTBRE
wren_b => ram_block1a118.PORTBRE
wren_b => ram_block1a119.PORTBRE
wren_b => ram_block1a120.PORTBRE
wren_b => ram_block1a121.PORTBRE
wren_b => ram_block1a122.PORTBRE
wren_b => ram_block1a123.PORTBRE
wren_b => ram_block1a124.PORTBRE
wren_b => ram_block1a125.PORTBRE
wren_b => ram_block1a126.PORTBRE
wren_b => ram_block1a127.PORTBRE


|Uni_Projektas|big_ram_wizard:ram2
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_a[32] => altsyncram:altsyncram_component.data_a[32]
data_a[33] => altsyncram:altsyncram_component.data_a[33]
data_a[34] => altsyncram:altsyncram_component.data_a[34]
data_a[35] => altsyncram:altsyncram_component.data_a[35]
data_a[36] => altsyncram:altsyncram_component.data_a[36]
data_a[37] => altsyncram:altsyncram_component.data_a[37]
data_a[38] => altsyncram:altsyncram_component.data_a[38]
data_a[39] => altsyncram:altsyncram_component.data_a[39]
data_a[40] => altsyncram:altsyncram_component.data_a[40]
data_a[41] => altsyncram:altsyncram_component.data_a[41]
data_a[42] => altsyncram:altsyncram_component.data_a[42]
data_a[43] => altsyncram:altsyncram_component.data_a[43]
data_a[44] => altsyncram:altsyncram_component.data_a[44]
data_a[45] => altsyncram:altsyncram_component.data_a[45]
data_a[46] => altsyncram:altsyncram_component.data_a[46]
data_a[47] => altsyncram:altsyncram_component.data_a[47]
data_a[48] => altsyncram:altsyncram_component.data_a[48]
data_a[49] => altsyncram:altsyncram_component.data_a[49]
data_a[50] => altsyncram:altsyncram_component.data_a[50]
data_a[51] => altsyncram:altsyncram_component.data_a[51]
data_a[52] => altsyncram:altsyncram_component.data_a[52]
data_a[53] => altsyncram:altsyncram_component.data_a[53]
data_a[54] => altsyncram:altsyncram_component.data_a[54]
data_a[55] => altsyncram:altsyncram_component.data_a[55]
data_a[56] => altsyncram:altsyncram_component.data_a[56]
data_a[57] => altsyncram:altsyncram_component.data_a[57]
data_a[58] => altsyncram:altsyncram_component.data_a[58]
data_a[59] => altsyncram:altsyncram_component.data_a[59]
data_a[60] => altsyncram:altsyncram_component.data_a[60]
data_a[61] => altsyncram:altsyncram_component.data_a[61]
data_a[62] => altsyncram:altsyncram_component.data_a[62]
data_a[63] => altsyncram:altsyncram_component.data_a[63]
data_a[64] => altsyncram:altsyncram_component.data_a[64]
data_a[65] => altsyncram:altsyncram_component.data_a[65]
data_a[66] => altsyncram:altsyncram_component.data_a[66]
data_a[67] => altsyncram:altsyncram_component.data_a[67]
data_a[68] => altsyncram:altsyncram_component.data_a[68]
data_a[69] => altsyncram:altsyncram_component.data_a[69]
data_a[70] => altsyncram:altsyncram_component.data_a[70]
data_a[71] => altsyncram:altsyncram_component.data_a[71]
data_a[72] => altsyncram:altsyncram_component.data_a[72]
data_a[73] => altsyncram:altsyncram_component.data_a[73]
data_a[74] => altsyncram:altsyncram_component.data_a[74]
data_a[75] => altsyncram:altsyncram_component.data_a[75]
data_a[76] => altsyncram:altsyncram_component.data_a[76]
data_a[77] => altsyncram:altsyncram_component.data_a[77]
data_a[78] => altsyncram:altsyncram_component.data_a[78]
data_a[79] => altsyncram:altsyncram_component.data_a[79]
data_a[80] => altsyncram:altsyncram_component.data_a[80]
data_a[81] => altsyncram:altsyncram_component.data_a[81]
data_a[82] => altsyncram:altsyncram_component.data_a[82]
data_a[83] => altsyncram:altsyncram_component.data_a[83]
data_a[84] => altsyncram:altsyncram_component.data_a[84]
data_a[85] => altsyncram:altsyncram_component.data_a[85]
data_a[86] => altsyncram:altsyncram_component.data_a[86]
data_a[87] => altsyncram:altsyncram_component.data_a[87]
data_a[88] => altsyncram:altsyncram_component.data_a[88]
data_a[89] => altsyncram:altsyncram_component.data_a[89]
data_a[90] => altsyncram:altsyncram_component.data_a[90]
data_a[91] => altsyncram:altsyncram_component.data_a[91]
data_a[92] => altsyncram:altsyncram_component.data_a[92]
data_a[93] => altsyncram:altsyncram_component.data_a[93]
data_a[94] => altsyncram:altsyncram_component.data_a[94]
data_a[95] => altsyncram:altsyncram_component.data_a[95]
data_a[96] => altsyncram:altsyncram_component.data_a[96]
data_a[97] => altsyncram:altsyncram_component.data_a[97]
data_a[98] => altsyncram:altsyncram_component.data_a[98]
data_a[99] => altsyncram:altsyncram_component.data_a[99]
data_a[100] => altsyncram:altsyncram_component.data_a[100]
data_a[101] => altsyncram:altsyncram_component.data_a[101]
data_a[102] => altsyncram:altsyncram_component.data_a[102]
data_a[103] => altsyncram:altsyncram_component.data_a[103]
data_a[104] => altsyncram:altsyncram_component.data_a[104]
data_a[105] => altsyncram:altsyncram_component.data_a[105]
data_a[106] => altsyncram:altsyncram_component.data_a[106]
data_a[107] => altsyncram:altsyncram_component.data_a[107]
data_a[108] => altsyncram:altsyncram_component.data_a[108]
data_a[109] => altsyncram:altsyncram_component.data_a[109]
data_a[110] => altsyncram:altsyncram_component.data_a[110]
data_a[111] => altsyncram:altsyncram_component.data_a[111]
data_a[112] => altsyncram:altsyncram_component.data_a[112]
data_a[113] => altsyncram:altsyncram_component.data_a[113]
data_a[114] => altsyncram:altsyncram_component.data_a[114]
data_a[115] => altsyncram:altsyncram_component.data_a[115]
data_a[116] => altsyncram:altsyncram_component.data_a[116]
data_a[117] => altsyncram:altsyncram_component.data_a[117]
data_a[118] => altsyncram:altsyncram_component.data_a[118]
data_a[119] => altsyncram:altsyncram_component.data_a[119]
data_a[120] => altsyncram:altsyncram_component.data_a[120]
data_a[121] => altsyncram:altsyncram_component.data_a[121]
data_a[122] => altsyncram:altsyncram_component.data_a[122]
data_a[123] => altsyncram:altsyncram_component.data_a[123]
data_a[124] => altsyncram:altsyncram_component.data_a[124]
data_a[125] => altsyncram:altsyncram_component.data_a[125]
data_a[126] => altsyncram:altsyncram_component.data_a[126]
data_a[127] => altsyncram:altsyncram_component.data_a[127]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
data_b[32] => altsyncram:altsyncram_component.data_b[32]
data_b[33] => altsyncram:altsyncram_component.data_b[33]
data_b[34] => altsyncram:altsyncram_component.data_b[34]
data_b[35] => altsyncram:altsyncram_component.data_b[35]
data_b[36] => altsyncram:altsyncram_component.data_b[36]
data_b[37] => altsyncram:altsyncram_component.data_b[37]
data_b[38] => altsyncram:altsyncram_component.data_b[38]
data_b[39] => altsyncram:altsyncram_component.data_b[39]
data_b[40] => altsyncram:altsyncram_component.data_b[40]
data_b[41] => altsyncram:altsyncram_component.data_b[41]
data_b[42] => altsyncram:altsyncram_component.data_b[42]
data_b[43] => altsyncram:altsyncram_component.data_b[43]
data_b[44] => altsyncram:altsyncram_component.data_b[44]
data_b[45] => altsyncram:altsyncram_component.data_b[45]
data_b[46] => altsyncram:altsyncram_component.data_b[46]
data_b[47] => altsyncram:altsyncram_component.data_b[47]
data_b[48] => altsyncram:altsyncram_component.data_b[48]
data_b[49] => altsyncram:altsyncram_component.data_b[49]
data_b[50] => altsyncram:altsyncram_component.data_b[50]
data_b[51] => altsyncram:altsyncram_component.data_b[51]
data_b[52] => altsyncram:altsyncram_component.data_b[52]
data_b[53] => altsyncram:altsyncram_component.data_b[53]
data_b[54] => altsyncram:altsyncram_component.data_b[54]
data_b[55] => altsyncram:altsyncram_component.data_b[55]
data_b[56] => altsyncram:altsyncram_component.data_b[56]
data_b[57] => altsyncram:altsyncram_component.data_b[57]
data_b[58] => altsyncram:altsyncram_component.data_b[58]
data_b[59] => altsyncram:altsyncram_component.data_b[59]
data_b[60] => altsyncram:altsyncram_component.data_b[60]
data_b[61] => altsyncram:altsyncram_component.data_b[61]
data_b[62] => altsyncram:altsyncram_component.data_b[62]
data_b[63] => altsyncram:altsyncram_component.data_b[63]
data_b[64] => altsyncram:altsyncram_component.data_b[64]
data_b[65] => altsyncram:altsyncram_component.data_b[65]
data_b[66] => altsyncram:altsyncram_component.data_b[66]
data_b[67] => altsyncram:altsyncram_component.data_b[67]
data_b[68] => altsyncram:altsyncram_component.data_b[68]
data_b[69] => altsyncram:altsyncram_component.data_b[69]
data_b[70] => altsyncram:altsyncram_component.data_b[70]
data_b[71] => altsyncram:altsyncram_component.data_b[71]
data_b[72] => altsyncram:altsyncram_component.data_b[72]
data_b[73] => altsyncram:altsyncram_component.data_b[73]
data_b[74] => altsyncram:altsyncram_component.data_b[74]
data_b[75] => altsyncram:altsyncram_component.data_b[75]
data_b[76] => altsyncram:altsyncram_component.data_b[76]
data_b[77] => altsyncram:altsyncram_component.data_b[77]
data_b[78] => altsyncram:altsyncram_component.data_b[78]
data_b[79] => altsyncram:altsyncram_component.data_b[79]
data_b[80] => altsyncram:altsyncram_component.data_b[80]
data_b[81] => altsyncram:altsyncram_component.data_b[81]
data_b[82] => altsyncram:altsyncram_component.data_b[82]
data_b[83] => altsyncram:altsyncram_component.data_b[83]
data_b[84] => altsyncram:altsyncram_component.data_b[84]
data_b[85] => altsyncram:altsyncram_component.data_b[85]
data_b[86] => altsyncram:altsyncram_component.data_b[86]
data_b[87] => altsyncram:altsyncram_component.data_b[87]
data_b[88] => altsyncram:altsyncram_component.data_b[88]
data_b[89] => altsyncram:altsyncram_component.data_b[89]
data_b[90] => altsyncram:altsyncram_component.data_b[90]
data_b[91] => altsyncram:altsyncram_component.data_b[91]
data_b[92] => altsyncram:altsyncram_component.data_b[92]
data_b[93] => altsyncram:altsyncram_component.data_b[93]
data_b[94] => altsyncram:altsyncram_component.data_b[94]
data_b[95] => altsyncram:altsyncram_component.data_b[95]
data_b[96] => altsyncram:altsyncram_component.data_b[96]
data_b[97] => altsyncram:altsyncram_component.data_b[97]
data_b[98] => altsyncram:altsyncram_component.data_b[98]
data_b[99] => altsyncram:altsyncram_component.data_b[99]
data_b[100] => altsyncram:altsyncram_component.data_b[100]
data_b[101] => altsyncram:altsyncram_component.data_b[101]
data_b[102] => altsyncram:altsyncram_component.data_b[102]
data_b[103] => altsyncram:altsyncram_component.data_b[103]
data_b[104] => altsyncram:altsyncram_component.data_b[104]
data_b[105] => altsyncram:altsyncram_component.data_b[105]
data_b[106] => altsyncram:altsyncram_component.data_b[106]
data_b[107] => altsyncram:altsyncram_component.data_b[107]
data_b[108] => altsyncram:altsyncram_component.data_b[108]
data_b[109] => altsyncram:altsyncram_component.data_b[109]
data_b[110] => altsyncram:altsyncram_component.data_b[110]
data_b[111] => altsyncram:altsyncram_component.data_b[111]
data_b[112] => altsyncram:altsyncram_component.data_b[112]
data_b[113] => altsyncram:altsyncram_component.data_b[113]
data_b[114] => altsyncram:altsyncram_component.data_b[114]
data_b[115] => altsyncram:altsyncram_component.data_b[115]
data_b[116] => altsyncram:altsyncram_component.data_b[116]
data_b[117] => altsyncram:altsyncram_component.data_b[117]
data_b[118] => altsyncram:altsyncram_component.data_b[118]
data_b[119] => altsyncram:altsyncram_component.data_b[119]
data_b[120] => altsyncram:altsyncram_component.data_b[120]
data_b[121] => altsyncram:altsyncram_component.data_b[121]
data_b[122] => altsyncram:altsyncram_component.data_b[122]
data_b[123] => altsyncram:altsyncram_component.data_b[123]
data_b[124] => altsyncram:altsyncram_component.data_b[124]
data_b[125] => altsyncram:altsyncram_component.data_b[125]
data_b[126] => altsyncram:altsyncram_component.data_b[126]
data_b[127] => altsyncram:altsyncram_component.data_b[127]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_a[32] <= altsyncram:altsyncram_component.q_a[32]
q_a[33] <= altsyncram:altsyncram_component.q_a[33]
q_a[34] <= altsyncram:altsyncram_component.q_a[34]
q_a[35] <= altsyncram:altsyncram_component.q_a[35]
q_a[36] <= altsyncram:altsyncram_component.q_a[36]
q_a[37] <= altsyncram:altsyncram_component.q_a[37]
q_a[38] <= altsyncram:altsyncram_component.q_a[38]
q_a[39] <= altsyncram:altsyncram_component.q_a[39]
q_a[40] <= altsyncram:altsyncram_component.q_a[40]
q_a[41] <= altsyncram:altsyncram_component.q_a[41]
q_a[42] <= altsyncram:altsyncram_component.q_a[42]
q_a[43] <= altsyncram:altsyncram_component.q_a[43]
q_a[44] <= altsyncram:altsyncram_component.q_a[44]
q_a[45] <= altsyncram:altsyncram_component.q_a[45]
q_a[46] <= altsyncram:altsyncram_component.q_a[46]
q_a[47] <= altsyncram:altsyncram_component.q_a[47]
q_a[48] <= altsyncram:altsyncram_component.q_a[48]
q_a[49] <= altsyncram:altsyncram_component.q_a[49]
q_a[50] <= altsyncram:altsyncram_component.q_a[50]
q_a[51] <= altsyncram:altsyncram_component.q_a[51]
q_a[52] <= altsyncram:altsyncram_component.q_a[52]
q_a[53] <= altsyncram:altsyncram_component.q_a[53]
q_a[54] <= altsyncram:altsyncram_component.q_a[54]
q_a[55] <= altsyncram:altsyncram_component.q_a[55]
q_a[56] <= altsyncram:altsyncram_component.q_a[56]
q_a[57] <= altsyncram:altsyncram_component.q_a[57]
q_a[58] <= altsyncram:altsyncram_component.q_a[58]
q_a[59] <= altsyncram:altsyncram_component.q_a[59]
q_a[60] <= altsyncram:altsyncram_component.q_a[60]
q_a[61] <= altsyncram:altsyncram_component.q_a[61]
q_a[62] <= altsyncram:altsyncram_component.q_a[62]
q_a[63] <= altsyncram:altsyncram_component.q_a[63]
q_a[64] <= altsyncram:altsyncram_component.q_a[64]
q_a[65] <= altsyncram:altsyncram_component.q_a[65]
q_a[66] <= altsyncram:altsyncram_component.q_a[66]
q_a[67] <= altsyncram:altsyncram_component.q_a[67]
q_a[68] <= altsyncram:altsyncram_component.q_a[68]
q_a[69] <= altsyncram:altsyncram_component.q_a[69]
q_a[70] <= altsyncram:altsyncram_component.q_a[70]
q_a[71] <= altsyncram:altsyncram_component.q_a[71]
q_a[72] <= altsyncram:altsyncram_component.q_a[72]
q_a[73] <= altsyncram:altsyncram_component.q_a[73]
q_a[74] <= altsyncram:altsyncram_component.q_a[74]
q_a[75] <= altsyncram:altsyncram_component.q_a[75]
q_a[76] <= altsyncram:altsyncram_component.q_a[76]
q_a[77] <= altsyncram:altsyncram_component.q_a[77]
q_a[78] <= altsyncram:altsyncram_component.q_a[78]
q_a[79] <= altsyncram:altsyncram_component.q_a[79]
q_a[80] <= altsyncram:altsyncram_component.q_a[80]
q_a[81] <= altsyncram:altsyncram_component.q_a[81]
q_a[82] <= altsyncram:altsyncram_component.q_a[82]
q_a[83] <= altsyncram:altsyncram_component.q_a[83]
q_a[84] <= altsyncram:altsyncram_component.q_a[84]
q_a[85] <= altsyncram:altsyncram_component.q_a[85]
q_a[86] <= altsyncram:altsyncram_component.q_a[86]
q_a[87] <= altsyncram:altsyncram_component.q_a[87]
q_a[88] <= altsyncram:altsyncram_component.q_a[88]
q_a[89] <= altsyncram:altsyncram_component.q_a[89]
q_a[90] <= altsyncram:altsyncram_component.q_a[90]
q_a[91] <= altsyncram:altsyncram_component.q_a[91]
q_a[92] <= altsyncram:altsyncram_component.q_a[92]
q_a[93] <= altsyncram:altsyncram_component.q_a[93]
q_a[94] <= altsyncram:altsyncram_component.q_a[94]
q_a[95] <= altsyncram:altsyncram_component.q_a[95]
q_a[96] <= altsyncram:altsyncram_component.q_a[96]
q_a[97] <= altsyncram:altsyncram_component.q_a[97]
q_a[98] <= altsyncram:altsyncram_component.q_a[98]
q_a[99] <= altsyncram:altsyncram_component.q_a[99]
q_a[100] <= altsyncram:altsyncram_component.q_a[100]
q_a[101] <= altsyncram:altsyncram_component.q_a[101]
q_a[102] <= altsyncram:altsyncram_component.q_a[102]
q_a[103] <= altsyncram:altsyncram_component.q_a[103]
q_a[104] <= altsyncram:altsyncram_component.q_a[104]
q_a[105] <= altsyncram:altsyncram_component.q_a[105]
q_a[106] <= altsyncram:altsyncram_component.q_a[106]
q_a[107] <= altsyncram:altsyncram_component.q_a[107]
q_a[108] <= altsyncram:altsyncram_component.q_a[108]
q_a[109] <= altsyncram:altsyncram_component.q_a[109]
q_a[110] <= altsyncram:altsyncram_component.q_a[110]
q_a[111] <= altsyncram:altsyncram_component.q_a[111]
q_a[112] <= altsyncram:altsyncram_component.q_a[112]
q_a[113] <= altsyncram:altsyncram_component.q_a[113]
q_a[114] <= altsyncram:altsyncram_component.q_a[114]
q_a[115] <= altsyncram:altsyncram_component.q_a[115]
q_a[116] <= altsyncram:altsyncram_component.q_a[116]
q_a[117] <= altsyncram:altsyncram_component.q_a[117]
q_a[118] <= altsyncram:altsyncram_component.q_a[118]
q_a[119] <= altsyncram:altsyncram_component.q_a[119]
q_a[120] <= altsyncram:altsyncram_component.q_a[120]
q_a[121] <= altsyncram:altsyncram_component.q_a[121]
q_a[122] <= altsyncram:altsyncram_component.q_a[122]
q_a[123] <= altsyncram:altsyncram_component.q_a[123]
q_a[124] <= altsyncram:altsyncram_component.q_a[124]
q_a[125] <= altsyncram:altsyncram_component.q_a[125]
q_a[126] <= altsyncram:altsyncram_component.q_a[126]
q_a[127] <= altsyncram:altsyncram_component.q_a[127]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]
q_b[32] <= altsyncram:altsyncram_component.q_b[32]
q_b[33] <= altsyncram:altsyncram_component.q_b[33]
q_b[34] <= altsyncram:altsyncram_component.q_b[34]
q_b[35] <= altsyncram:altsyncram_component.q_b[35]
q_b[36] <= altsyncram:altsyncram_component.q_b[36]
q_b[37] <= altsyncram:altsyncram_component.q_b[37]
q_b[38] <= altsyncram:altsyncram_component.q_b[38]
q_b[39] <= altsyncram:altsyncram_component.q_b[39]
q_b[40] <= altsyncram:altsyncram_component.q_b[40]
q_b[41] <= altsyncram:altsyncram_component.q_b[41]
q_b[42] <= altsyncram:altsyncram_component.q_b[42]
q_b[43] <= altsyncram:altsyncram_component.q_b[43]
q_b[44] <= altsyncram:altsyncram_component.q_b[44]
q_b[45] <= altsyncram:altsyncram_component.q_b[45]
q_b[46] <= altsyncram:altsyncram_component.q_b[46]
q_b[47] <= altsyncram:altsyncram_component.q_b[47]
q_b[48] <= altsyncram:altsyncram_component.q_b[48]
q_b[49] <= altsyncram:altsyncram_component.q_b[49]
q_b[50] <= altsyncram:altsyncram_component.q_b[50]
q_b[51] <= altsyncram:altsyncram_component.q_b[51]
q_b[52] <= altsyncram:altsyncram_component.q_b[52]
q_b[53] <= altsyncram:altsyncram_component.q_b[53]
q_b[54] <= altsyncram:altsyncram_component.q_b[54]
q_b[55] <= altsyncram:altsyncram_component.q_b[55]
q_b[56] <= altsyncram:altsyncram_component.q_b[56]
q_b[57] <= altsyncram:altsyncram_component.q_b[57]
q_b[58] <= altsyncram:altsyncram_component.q_b[58]
q_b[59] <= altsyncram:altsyncram_component.q_b[59]
q_b[60] <= altsyncram:altsyncram_component.q_b[60]
q_b[61] <= altsyncram:altsyncram_component.q_b[61]
q_b[62] <= altsyncram:altsyncram_component.q_b[62]
q_b[63] <= altsyncram:altsyncram_component.q_b[63]
q_b[64] <= altsyncram:altsyncram_component.q_b[64]
q_b[65] <= altsyncram:altsyncram_component.q_b[65]
q_b[66] <= altsyncram:altsyncram_component.q_b[66]
q_b[67] <= altsyncram:altsyncram_component.q_b[67]
q_b[68] <= altsyncram:altsyncram_component.q_b[68]
q_b[69] <= altsyncram:altsyncram_component.q_b[69]
q_b[70] <= altsyncram:altsyncram_component.q_b[70]
q_b[71] <= altsyncram:altsyncram_component.q_b[71]
q_b[72] <= altsyncram:altsyncram_component.q_b[72]
q_b[73] <= altsyncram:altsyncram_component.q_b[73]
q_b[74] <= altsyncram:altsyncram_component.q_b[74]
q_b[75] <= altsyncram:altsyncram_component.q_b[75]
q_b[76] <= altsyncram:altsyncram_component.q_b[76]
q_b[77] <= altsyncram:altsyncram_component.q_b[77]
q_b[78] <= altsyncram:altsyncram_component.q_b[78]
q_b[79] <= altsyncram:altsyncram_component.q_b[79]
q_b[80] <= altsyncram:altsyncram_component.q_b[80]
q_b[81] <= altsyncram:altsyncram_component.q_b[81]
q_b[82] <= altsyncram:altsyncram_component.q_b[82]
q_b[83] <= altsyncram:altsyncram_component.q_b[83]
q_b[84] <= altsyncram:altsyncram_component.q_b[84]
q_b[85] <= altsyncram:altsyncram_component.q_b[85]
q_b[86] <= altsyncram:altsyncram_component.q_b[86]
q_b[87] <= altsyncram:altsyncram_component.q_b[87]
q_b[88] <= altsyncram:altsyncram_component.q_b[88]
q_b[89] <= altsyncram:altsyncram_component.q_b[89]
q_b[90] <= altsyncram:altsyncram_component.q_b[90]
q_b[91] <= altsyncram:altsyncram_component.q_b[91]
q_b[92] <= altsyncram:altsyncram_component.q_b[92]
q_b[93] <= altsyncram:altsyncram_component.q_b[93]
q_b[94] <= altsyncram:altsyncram_component.q_b[94]
q_b[95] <= altsyncram:altsyncram_component.q_b[95]
q_b[96] <= altsyncram:altsyncram_component.q_b[96]
q_b[97] <= altsyncram:altsyncram_component.q_b[97]
q_b[98] <= altsyncram:altsyncram_component.q_b[98]
q_b[99] <= altsyncram:altsyncram_component.q_b[99]
q_b[100] <= altsyncram:altsyncram_component.q_b[100]
q_b[101] <= altsyncram:altsyncram_component.q_b[101]
q_b[102] <= altsyncram:altsyncram_component.q_b[102]
q_b[103] <= altsyncram:altsyncram_component.q_b[103]
q_b[104] <= altsyncram:altsyncram_component.q_b[104]
q_b[105] <= altsyncram:altsyncram_component.q_b[105]
q_b[106] <= altsyncram:altsyncram_component.q_b[106]
q_b[107] <= altsyncram:altsyncram_component.q_b[107]
q_b[108] <= altsyncram:altsyncram_component.q_b[108]
q_b[109] <= altsyncram:altsyncram_component.q_b[109]
q_b[110] <= altsyncram:altsyncram_component.q_b[110]
q_b[111] <= altsyncram:altsyncram_component.q_b[111]
q_b[112] <= altsyncram:altsyncram_component.q_b[112]
q_b[113] <= altsyncram:altsyncram_component.q_b[113]
q_b[114] <= altsyncram:altsyncram_component.q_b[114]
q_b[115] <= altsyncram:altsyncram_component.q_b[115]
q_b[116] <= altsyncram:altsyncram_component.q_b[116]
q_b[117] <= altsyncram:altsyncram_component.q_b[117]
q_b[118] <= altsyncram:altsyncram_component.q_b[118]
q_b[119] <= altsyncram:altsyncram_component.q_b[119]
q_b[120] <= altsyncram:altsyncram_component.q_b[120]
q_b[121] <= altsyncram:altsyncram_component.q_b[121]
q_b[122] <= altsyncram:altsyncram_component.q_b[122]
q_b[123] <= altsyncram:altsyncram_component.q_b[123]
q_b[124] <= altsyncram:altsyncram_component.q_b[124]
q_b[125] <= altsyncram:altsyncram_component.q_b[125]
q_b[126] <= altsyncram:altsyncram_component.q_b[126]
q_b[127] <= altsyncram:altsyncram_component.q_b[127]


|Uni_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_hf52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hf52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hf52:auto_generated.data_a[0]
data_a[1] => altsyncram_hf52:auto_generated.data_a[1]
data_a[2] => altsyncram_hf52:auto_generated.data_a[2]
data_a[3] => altsyncram_hf52:auto_generated.data_a[3]
data_a[4] => altsyncram_hf52:auto_generated.data_a[4]
data_a[5] => altsyncram_hf52:auto_generated.data_a[5]
data_a[6] => altsyncram_hf52:auto_generated.data_a[6]
data_a[7] => altsyncram_hf52:auto_generated.data_a[7]
data_a[8] => altsyncram_hf52:auto_generated.data_a[8]
data_a[9] => altsyncram_hf52:auto_generated.data_a[9]
data_a[10] => altsyncram_hf52:auto_generated.data_a[10]
data_a[11] => altsyncram_hf52:auto_generated.data_a[11]
data_a[12] => altsyncram_hf52:auto_generated.data_a[12]
data_a[13] => altsyncram_hf52:auto_generated.data_a[13]
data_a[14] => altsyncram_hf52:auto_generated.data_a[14]
data_a[15] => altsyncram_hf52:auto_generated.data_a[15]
data_a[16] => altsyncram_hf52:auto_generated.data_a[16]
data_a[17] => altsyncram_hf52:auto_generated.data_a[17]
data_a[18] => altsyncram_hf52:auto_generated.data_a[18]
data_a[19] => altsyncram_hf52:auto_generated.data_a[19]
data_a[20] => altsyncram_hf52:auto_generated.data_a[20]
data_a[21] => altsyncram_hf52:auto_generated.data_a[21]
data_a[22] => altsyncram_hf52:auto_generated.data_a[22]
data_a[23] => altsyncram_hf52:auto_generated.data_a[23]
data_a[24] => altsyncram_hf52:auto_generated.data_a[24]
data_a[25] => altsyncram_hf52:auto_generated.data_a[25]
data_a[26] => altsyncram_hf52:auto_generated.data_a[26]
data_a[27] => altsyncram_hf52:auto_generated.data_a[27]
data_a[28] => altsyncram_hf52:auto_generated.data_a[28]
data_a[29] => altsyncram_hf52:auto_generated.data_a[29]
data_a[30] => altsyncram_hf52:auto_generated.data_a[30]
data_a[31] => altsyncram_hf52:auto_generated.data_a[31]
data_a[32] => altsyncram_hf52:auto_generated.data_a[32]
data_a[33] => altsyncram_hf52:auto_generated.data_a[33]
data_a[34] => altsyncram_hf52:auto_generated.data_a[34]
data_a[35] => altsyncram_hf52:auto_generated.data_a[35]
data_a[36] => altsyncram_hf52:auto_generated.data_a[36]
data_a[37] => altsyncram_hf52:auto_generated.data_a[37]
data_a[38] => altsyncram_hf52:auto_generated.data_a[38]
data_a[39] => altsyncram_hf52:auto_generated.data_a[39]
data_a[40] => altsyncram_hf52:auto_generated.data_a[40]
data_a[41] => altsyncram_hf52:auto_generated.data_a[41]
data_a[42] => altsyncram_hf52:auto_generated.data_a[42]
data_a[43] => altsyncram_hf52:auto_generated.data_a[43]
data_a[44] => altsyncram_hf52:auto_generated.data_a[44]
data_a[45] => altsyncram_hf52:auto_generated.data_a[45]
data_a[46] => altsyncram_hf52:auto_generated.data_a[46]
data_a[47] => altsyncram_hf52:auto_generated.data_a[47]
data_a[48] => altsyncram_hf52:auto_generated.data_a[48]
data_a[49] => altsyncram_hf52:auto_generated.data_a[49]
data_a[50] => altsyncram_hf52:auto_generated.data_a[50]
data_a[51] => altsyncram_hf52:auto_generated.data_a[51]
data_a[52] => altsyncram_hf52:auto_generated.data_a[52]
data_a[53] => altsyncram_hf52:auto_generated.data_a[53]
data_a[54] => altsyncram_hf52:auto_generated.data_a[54]
data_a[55] => altsyncram_hf52:auto_generated.data_a[55]
data_a[56] => altsyncram_hf52:auto_generated.data_a[56]
data_a[57] => altsyncram_hf52:auto_generated.data_a[57]
data_a[58] => altsyncram_hf52:auto_generated.data_a[58]
data_a[59] => altsyncram_hf52:auto_generated.data_a[59]
data_a[60] => altsyncram_hf52:auto_generated.data_a[60]
data_a[61] => altsyncram_hf52:auto_generated.data_a[61]
data_a[62] => altsyncram_hf52:auto_generated.data_a[62]
data_a[63] => altsyncram_hf52:auto_generated.data_a[63]
data_a[64] => altsyncram_hf52:auto_generated.data_a[64]
data_a[65] => altsyncram_hf52:auto_generated.data_a[65]
data_a[66] => altsyncram_hf52:auto_generated.data_a[66]
data_a[67] => altsyncram_hf52:auto_generated.data_a[67]
data_a[68] => altsyncram_hf52:auto_generated.data_a[68]
data_a[69] => altsyncram_hf52:auto_generated.data_a[69]
data_a[70] => altsyncram_hf52:auto_generated.data_a[70]
data_a[71] => altsyncram_hf52:auto_generated.data_a[71]
data_a[72] => altsyncram_hf52:auto_generated.data_a[72]
data_a[73] => altsyncram_hf52:auto_generated.data_a[73]
data_a[74] => altsyncram_hf52:auto_generated.data_a[74]
data_a[75] => altsyncram_hf52:auto_generated.data_a[75]
data_a[76] => altsyncram_hf52:auto_generated.data_a[76]
data_a[77] => altsyncram_hf52:auto_generated.data_a[77]
data_a[78] => altsyncram_hf52:auto_generated.data_a[78]
data_a[79] => altsyncram_hf52:auto_generated.data_a[79]
data_a[80] => altsyncram_hf52:auto_generated.data_a[80]
data_a[81] => altsyncram_hf52:auto_generated.data_a[81]
data_a[82] => altsyncram_hf52:auto_generated.data_a[82]
data_a[83] => altsyncram_hf52:auto_generated.data_a[83]
data_a[84] => altsyncram_hf52:auto_generated.data_a[84]
data_a[85] => altsyncram_hf52:auto_generated.data_a[85]
data_a[86] => altsyncram_hf52:auto_generated.data_a[86]
data_a[87] => altsyncram_hf52:auto_generated.data_a[87]
data_a[88] => altsyncram_hf52:auto_generated.data_a[88]
data_a[89] => altsyncram_hf52:auto_generated.data_a[89]
data_a[90] => altsyncram_hf52:auto_generated.data_a[90]
data_a[91] => altsyncram_hf52:auto_generated.data_a[91]
data_a[92] => altsyncram_hf52:auto_generated.data_a[92]
data_a[93] => altsyncram_hf52:auto_generated.data_a[93]
data_a[94] => altsyncram_hf52:auto_generated.data_a[94]
data_a[95] => altsyncram_hf52:auto_generated.data_a[95]
data_a[96] => altsyncram_hf52:auto_generated.data_a[96]
data_a[97] => altsyncram_hf52:auto_generated.data_a[97]
data_a[98] => altsyncram_hf52:auto_generated.data_a[98]
data_a[99] => altsyncram_hf52:auto_generated.data_a[99]
data_a[100] => altsyncram_hf52:auto_generated.data_a[100]
data_a[101] => altsyncram_hf52:auto_generated.data_a[101]
data_a[102] => altsyncram_hf52:auto_generated.data_a[102]
data_a[103] => altsyncram_hf52:auto_generated.data_a[103]
data_a[104] => altsyncram_hf52:auto_generated.data_a[104]
data_a[105] => altsyncram_hf52:auto_generated.data_a[105]
data_a[106] => altsyncram_hf52:auto_generated.data_a[106]
data_a[107] => altsyncram_hf52:auto_generated.data_a[107]
data_a[108] => altsyncram_hf52:auto_generated.data_a[108]
data_a[109] => altsyncram_hf52:auto_generated.data_a[109]
data_a[110] => altsyncram_hf52:auto_generated.data_a[110]
data_a[111] => altsyncram_hf52:auto_generated.data_a[111]
data_a[112] => altsyncram_hf52:auto_generated.data_a[112]
data_a[113] => altsyncram_hf52:auto_generated.data_a[113]
data_a[114] => altsyncram_hf52:auto_generated.data_a[114]
data_a[115] => altsyncram_hf52:auto_generated.data_a[115]
data_a[116] => altsyncram_hf52:auto_generated.data_a[116]
data_a[117] => altsyncram_hf52:auto_generated.data_a[117]
data_a[118] => altsyncram_hf52:auto_generated.data_a[118]
data_a[119] => altsyncram_hf52:auto_generated.data_a[119]
data_a[120] => altsyncram_hf52:auto_generated.data_a[120]
data_a[121] => altsyncram_hf52:auto_generated.data_a[121]
data_a[122] => altsyncram_hf52:auto_generated.data_a[122]
data_a[123] => altsyncram_hf52:auto_generated.data_a[123]
data_a[124] => altsyncram_hf52:auto_generated.data_a[124]
data_a[125] => altsyncram_hf52:auto_generated.data_a[125]
data_a[126] => altsyncram_hf52:auto_generated.data_a[126]
data_a[127] => altsyncram_hf52:auto_generated.data_a[127]
data_b[0] => altsyncram_hf52:auto_generated.data_b[0]
data_b[1] => altsyncram_hf52:auto_generated.data_b[1]
data_b[2] => altsyncram_hf52:auto_generated.data_b[2]
data_b[3] => altsyncram_hf52:auto_generated.data_b[3]
data_b[4] => altsyncram_hf52:auto_generated.data_b[4]
data_b[5] => altsyncram_hf52:auto_generated.data_b[5]
data_b[6] => altsyncram_hf52:auto_generated.data_b[6]
data_b[7] => altsyncram_hf52:auto_generated.data_b[7]
data_b[8] => altsyncram_hf52:auto_generated.data_b[8]
data_b[9] => altsyncram_hf52:auto_generated.data_b[9]
data_b[10] => altsyncram_hf52:auto_generated.data_b[10]
data_b[11] => altsyncram_hf52:auto_generated.data_b[11]
data_b[12] => altsyncram_hf52:auto_generated.data_b[12]
data_b[13] => altsyncram_hf52:auto_generated.data_b[13]
data_b[14] => altsyncram_hf52:auto_generated.data_b[14]
data_b[15] => altsyncram_hf52:auto_generated.data_b[15]
data_b[16] => altsyncram_hf52:auto_generated.data_b[16]
data_b[17] => altsyncram_hf52:auto_generated.data_b[17]
data_b[18] => altsyncram_hf52:auto_generated.data_b[18]
data_b[19] => altsyncram_hf52:auto_generated.data_b[19]
data_b[20] => altsyncram_hf52:auto_generated.data_b[20]
data_b[21] => altsyncram_hf52:auto_generated.data_b[21]
data_b[22] => altsyncram_hf52:auto_generated.data_b[22]
data_b[23] => altsyncram_hf52:auto_generated.data_b[23]
data_b[24] => altsyncram_hf52:auto_generated.data_b[24]
data_b[25] => altsyncram_hf52:auto_generated.data_b[25]
data_b[26] => altsyncram_hf52:auto_generated.data_b[26]
data_b[27] => altsyncram_hf52:auto_generated.data_b[27]
data_b[28] => altsyncram_hf52:auto_generated.data_b[28]
data_b[29] => altsyncram_hf52:auto_generated.data_b[29]
data_b[30] => altsyncram_hf52:auto_generated.data_b[30]
data_b[31] => altsyncram_hf52:auto_generated.data_b[31]
data_b[32] => altsyncram_hf52:auto_generated.data_b[32]
data_b[33] => altsyncram_hf52:auto_generated.data_b[33]
data_b[34] => altsyncram_hf52:auto_generated.data_b[34]
data_b[35] => altsyncram_hf52:auto_generated.data_b[35]
data_b[36] => altsyncram_hf52:auto_generated.data_b[36]
data_b[37] => altsyncram_hf52:auto_generated.data_b[37]
data_b[38] => altsyncram_hf52:auto_generated.data_b[38]
data_b[39] => altsyncram_hf52:auto_generated.data_b[39]
data_b[40] => altsyncram_hf52:auto_generated.data_b[40]
data_b[41] => altsyncram_hf52:auto_generated.data_b[41]
data_b[42] => altsyncram_hf52:auto_generated.data_b[42]
data_b[43] => altsyncram_hf52:auto_generated.data_b[43]
data_b[44] => altsyncram_hf52:auto_generated.data_b[44]
data_b[45] => altsyncram_hf52:auto_generated.data_b[45]
data_b[46] => altsyncram_hf52:auto_generated.data_b[46]
data_b[47] => altsyncram_hf52:auto_generated.data_b[47]
data_b[48] => altsyncram_hf52:auto_generated.data_b[48]
data_b[49] => altsyncram_hf52:auto_generated.data_b[49]
data_b[50] => altsyncram_hf52:auto_generated.data_b[50]
data_b[51] => altsyncram_hf52:auto_generated.data_b[51]
data_b[52] => altsyncram_hf52:auto_generated.data_b[52]
data_b[53] => altsyncram_hf52:auto_generated.data_b[53]
data_b[54] => altsyncram_hf52:auto_generated.data_b[54]
data_b[55] => altsyncram_hf52:auto_generated.data_b[55]
data_b[56] => altsyncram_hf52:auto_generated.data_b[56]
data_b[57] => altsyncram_hf52:auto_generated.data_b[57]
data_b[58] => altsyncram_hf52:auto_generated.data_b[58]
data_b[59] => altsyncram_hf52:auto_generated.data_b[59]
data_b[60] => altsyncram_hf52:auto_generated.data_b[60]
data_b[61] => altsyncram_hf52:auto_generated.data_b[61]
data_b[62] => altsyncram_hf52:auto_generated.data_b[62]
data_b[63] => altsyncram_hf52:auto_generated.data_b[63]
data_b[64] => altsyncram_hf52:auto_generated.data_b[64]
data_b[65] => altsyncram_hf52:auto_generated.data_b[65]
data_b[66] => altsyncram_hf52:auto_generated.data_b[66]
data_b[67] => altsyncram_hf52:auto_generated.data_b[67]
data_b[68] => altsyncram_hf52:auto_generated.data_b[68]
data_b[69] => altsyncram_hf52:auto_generated.data_b[69]
data_b[70] => altsyncram_hf52:auto_generated.data_b[70]
data_b[71] => altsyncram_hf52:auto_generated.data_b[71]
data_b[72] => altsyncram_hf52:auto_generated.data_b[72]
data_b[73] => altsyncram_hf52:auto_generated.data_b[73]
data_b[74] => altsyncram_hf52:auto_generated.data_b[74]
data_b[75] => altsyncram_hf52:auto_generated.data_b[75]
data_b[76] => altsyncram_hf52:auto_generated.data_b[76]
data_b[77] => altsyncram_hf52:auto_generated.data_b[77]
data_b[78] => altsyncram_hf52:auto_generated.data_b[78]
data_b[79] => altsyncram_hf52:auto_generated.data_b[79]
data_b[80] => altsyncram_hf52:auto_generated.data_b[80]
data_b[81] => altsyncram_hf52:auto_generated.data_b[81]
data_b[82] => altsyncram_hf52:auto_generated.data_b[82]
data_b[83] => altsyncram_hf52:auto_generated.data_b[83]
data_b[84] => altsyncram_hf52:auto_generated.data_b[84]
data_b[85] => altsyncram_hf52:auto_generated.data_b[85]
data_b[86] => altsyncram_hf52:auto_generated.data_b[86]
data_b[87] => altsyncram_hf52:auto_generated.data_b[87]
data_b[88] => altsyncram_hf52:auto_generated.data_b[88]
data_b[89] => altsyncram_hf52:auto_generated.data_b[89]
data_b[90] => altsyncram_hf52:auto_generated.data_b[90]
data_b[91] => altsyncram_hf52:auto_generated.data_b[91]
data_b[92] => altsyncram_hf52:auto_generated.data_b[92]
data_b[93] => altsyncram_hf52:auto_generated.data_b[93]
data_b[94] => altsyncram_hf52:auto_generated.data_b[94]
data_b[95] => altsyncram_hf52:auto_generated.data_b[95]
data_b[96] => altsyncram_hf52:auto_generated.data_b[96]
data_b[97] => altsyncram_hf52:auto_generated.data_b[97]
data_b[98] => altsyncram_hf52:auto_generated.data_b[98]
data_b[99] => altsyncram_hf52:auto_generated.data_b[99]
data_b[100] => altsyncram_hf52:auto_generated.data_b[100]
data_b[101] => altsyncram_hf52:auto_generated.data_b[101]
data_b[102] => altsyncram_hf52:auto_generated.data_b[102]
data_b[103] => altsyncram_hf52:auto_generated.data_b[103]
data_b[104] => altsyncram_hf52:auto_generated.data_b[104]
data_b[105] => altsyncram_hf52:auto_generated.data_b[105]
data_b[106] => altsyncram_hf52:auto_generated.data_b[106]
data_b[107] => altsyncram_hf52:auto_generated.data_b[107]
data_b[108] => altsyncram_hf52:auto_generated.data_b[108]
data_b[109] => altsyncram_hf52:auto_generated.data_b[109]
data_b[110] => altsyncram_hf52:auto_generated.data_b[110]
data_b[111] => altsyncram_hf52:auto_generated.data_b[111]
data_b[112] => altsyncram_hf52:auto_generated.data_b[112]
data_b[113] => altsyncram_hf52:auto_generated.data_b[113]
data_b[114] => altsyncram_hf52:auto_generated.data_b[114]
data_b[115] => altsyncram_hf52:auto_generated.data_b[115]
data_b[116] => altsyncram_hf52:auto_generated.data_b[116]
data_b[117] => altsyncram_hf52:auto_generated.data_b[117]
data_b[118] => altsyncram_hf52:auto_generated.data_b[118]
data_b[119] => altsyncram_hf52:auto_generated.data_b[119]
data_b[120] => altsyncram_hf52:auto_generated.data_b[120]
data_b[121] => altsyncram_hf52:auto_generated.data_b[121]
data_b[122] => altsyncram_hf52:auto_generated.data_b[122]
data_b[123] => altsyncram_hf52:auto_generated.data_b[123]
data_b[124] => altsyncram_hf52:auto_generated.data_b[124]
data_b[125] => altsyncram_hf52:auto_generated.data_b[125]
data_b[126] => altsyncram_hf52:auto_generated.data_b[126]
data_b[127] => altsyncram_hf52:auto_generated.data_b[127]
address_a[0] => altsyncram_hf52:auto_generated.address_a[0]
address_a[1] => altsyncram_hf52:auto_generated.address_a[1]
address_a[2] => altsyncram_hf52:auto_generated.address_a[2]
address_b[0] => altsyncram_hf52:auto_generated.address_b[0]
address_b[1] => altsyncram_hf52:auto_generated.address_b[1]
address_b[2] => altsyncram_hf52:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hf52:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hf52:auto_generated.q_a[0]
q_a[1] <= altsyncram_hf52:auto_generated.q_a[1]
q_a[2] <= altsyncram_hf52:auto_generated.q_a[2]
q_a[3] <= altsyncram_hf52:auto_generated.q_a[3]
q_a[4] <= altsyncram_hf52:auto_generated.q_a[4]
q_a[5] <= altsyncram_hf52:auto_generated.q_a[5]
q_a[6] <= altsyncram_hf52:auto_generated.q_a[6]
q_a[7] <= altsyncram_hf52:auto_generated.q_a[7]
q_a[8] <= altsyncram_hf52:auto_generated.q_a[8]
q_a[9] <= altsyncram_hf52:auto_generated.q_a[9]
q_a[10] <= altsyncram_hf52:auto_generated.q_a[10]
q_a[11] <= altsyncram_hf52:auto_generated.q_a[11]
q_a[12] <= altsyncram_hf52:auto_generated.q_a[12]
q_a[13] <= altsyncram_hf52:auto_generated.q_a[13]
q_a[14] <= altsyncram_hf52:auto_generated.q_a[14]
q_a[15] <= altsyncram_hf52:auto_generated.q_a[15]
q_a[16] <= altsyncram_hf52:auto_generated.q_a[16]
q_a[17] <= altsyncram_hf52:auto_generated.q_a[17]
q_a[18] <= altsyncram_hf52:auto_generated.q_a[18]
q_a[19] <= altsyncram_hf52:auto_generated.q_a[19]
q_a[20] <= altsyncram_hf52:auto_generated.q_a[20]
q_a[21] <= altsyncram_hf52:auto_generated.q_a[21]
q_a[22] <= altsyncram_hf52:auto_generated.q_a[22]
q_a[23] <= altsyncram_hf52:auto_generated.q_a[23]
q_a[24] <= altsyncram_hf52:auto_generated.q_a[24]
q_a[25] <= altsyncram_hf52:auto_generated.q_a[25]
q_a[26] <= altsyncram_hf52:auto_generated.q_a[26]
q_a[27] <= altsyncram_hf52:auto_generated.q_a[27]
q_a[28] <= altsyncram_hf52:auto_generated.q_a[28]
q_a[29] <= altsyncram_hf52:auto_generated.q_a[29]
q_a[30] <= altsyncram_hf52:auto_generated.q_a[30]
q_a[31] <= altsyncram_hf52:auto_generated.q_a[31]
q_a[32] <= altsyncram_hf52:auto_generated.q_a[32]
q_a[33] <= altsyncram_hf52:auto_generated.q_a[33]
q_a[34] <= altsyncram_hf52:auto_generated.q_a[34]
q_a[35] <= altsyncram_hf52:auto_generated.q_a[35]
q_a[36] <= altsyncram_hf52:auto_generated.q_a[36]
q_a[37] <= altsyncram_hf52:auto_generated.q_a[37]
q_a[38] <= altsyncram_hf52:auto_generated.q_a[38]
q_a[39] <= altsyncram_hf52:auto_generated.q_a[39]
q_a[40] <= altsyncram_hf52:auto_generated.q_a[40]
q_a[41] <= altsyncram_hf52:auto_generated.q_a[41]
q_a[42] <= altsyncram_hf52:auto_generated.q_a[42]
q_a[43] <= altsyncram_hf52:auto_generated.q_a[43]
q_a[44] <= altsyncram_hf52:auto_generated.q_a[44]
q_a[45] <= altsyncram_hf52:auto_generated.q_a[45]
q_a[46] <= altsyncram_hf52:auto_generated.q_a[46]
q_a[47] <= altsyncram_hf52:auto_generated.q_a[47]
q_a[48] <= altsyncram_hf52:auto_generated.q_a[48]
q_a[49] <= altsyncram_hf52:auto_generated.q_a[49]
q_a[50] <= altsyncram_hf52:auto_generated.q_a[50]
q_a[51] <= altsyncram_hf52:auto_generated.q_a[51]
q_a[52] <= altsyncram_hf52:auto_generated.q_a[52]
q_a[53] <= altsyncram_hf52:auto_generated.q_a[53]
q_a[54] <= altsyncram_hf52:auto_generated.q_a[54]
q_a[55] <= altsyncram_hf52:auto_generated.q_a[55]
q_a[56] <= altsyncram_hf52:auto_generated.q_a[56]
q_a[57] <= altsyncram_hf52:auto_generated.q_a[57]
q_a[58] <= altsyncram_hf52:auto_generated.q_a[58]
q_a[59] <= altsyncram_hf52:auto_generated.q_a[59]
q_a[60] <= altsyncram_hf52:auto_generated.q_a[60]
q_a[61] <= altsyncram_hf52:auto_generated.q_a[61]
q_a[62] <= altsyncram_hf52:auto_generated.q_a[62]
q_a[63] <= altsyncram_hf52:auto_generated.q_a[63]
q_a[64] <= altsyncram_hf52:auto_generated.q_a[64]
q_a[65] <= altsyncram_hf52:auto_generated.q_a[65]
q_a[66] <= altsyncram_hf52:auto_generated.q_a[66]
q_a[67] <= altsyncram_hf52:auto_generated.q_a[67]
q_a[68] <= altsyncram_hf52:auto_generated.q_a[68]
q_a[69] <= altsyncram_hf52:auto_generated.q_a[69]
q_a[70] <= altsyncram_hf52:auto_generated.q_a[70]
q_a[71] <= altsyncram_hf52:auto_generated.q_a[71]
q_a[72] <= altsyncram_hf52:auto_generated.q_a[72]
q_a[73] <= altsyncram_hf52:auto_generated.q_a[73]
q_a[74] <= altsyncram_hf52:auto_generated.q_a[74]
q_a[75] <= altsyncram_hf52:auto_generated.q_a[75]
q_a[76] <= altsyncram_hf52:auto_generated.q_a[76]
q_a[77] <= altsyncram_hf52:auto_generated.q_a[77]
q_a[78] <= altsyncram_hf52:auto_generated.q_a[78]
q_a[79] <= altsyncram_hf52:auto_generated.q_a[79]
q_a[80] <= altsyncram_hf52:auto_generated.q_a[80]
q_a[81] <= altsyncram_hf52:auto_generated.q_a[81]
q_a[82] <= altsyncram_hf52:auto_generated.q_a[82]
q_a[83] <= altsyncram_hf52:auto_generated.q_a[83]
q_a[84] <= altsyncram_hf52:auto_generated.q_a[84]
q_a[85] <= altsyncram_hf52:auto_generated.q_a[85]
q_a[86] <= altsyncram_hf52:auto_generated.q_a[86]
q_a[87] <= altsyncram_hf52:auto_generated.q_a[87]
q_a[88] <= altsyncram_hf52:auto_generated.q_a[88]
q_a[89] <= altsyncram_hf52:auto_generated.q_a[89]
q_a[90] <= altsyncram_hf52:auto_generated.q_a[90]
q_a[91] <= altsyncram_hf52:auto_generated.q_a[91]
q_a[92] <= altsyncram_hf52:auto_generated.q_a[92]
q_a[93] <= altsyncram_hf52:auto_generated.q_a[93]
q_a[94] <= altsyncram_hf52:auto_generated.q_a[94]
q_a[95] <= altsyncram_hf52:auto_generated.q_a[95]
q_a[96] <= altsyncram_hf52:auto_generated.q_a[96]
q_a[97] <= altsyncram_hf52:auto_generated.q_a[97]
q_a[98] <= altsyncram_hf52:auto_generated.q_a[98]
q_a[99] <= altsyncram_hf52:auto_generated.q_a[99]
q_a[100] <= altsyncram_hf52:auto_generated.q_a[100]
q_a[101] <= altsyncram_hf52:auto_generated.q_a[101]
q_a[102] <= altsyncram_hf52:auto_generated.q_a[102]
q_a[103] <= altsyncram_hf52:auto_generated.q_a[103]
q_a[104] <= altsyncram_hf52:auto_generated.q_a[104]
q_a[105] <= altsyncram_hf52:auto_generated.q_a[105]
q_a[106] <= altsyncram_hf52:auto_generated.q_a[106]
q_a[107] <= altsyncram_hf52:auto_generated.q_a[107]
q_a[108] <= altsyncram_hf52:auto_generated.q_a[108]
q_a[109] <= altsyncram_hf52:auto_generated.q_a[109]
q_a[110] <= altsyncram_hf52:auto_generated.q_a[110]
q_a[111] <= altsyncram_hf52:auto_generated.q_a[111]
q_a[112] <= altsyncram_hf52:auto_generated.q_a[112]
q_a[113] <= altsyncram_hf52:auto_generated.q_a[113]
q_a[114] <= altsyncram_hf52:auto_generated.q_a[114]
q_a[115] <= altsyncram_hf52:auto_generated.q_a[115]
q_a[116] <= altsyncram_hf52:auto_generated.q_a[116]
q_a[117] <= altsyncram_hf52:auto_generated.q_a[117]
q_a[118] <= altsyncram_hf52:auto_generated.q_a[118]
q_a[119] <= altsyncram_hf52:auto_generated.q_a[119]
q_a[120] <= altsyncram_hf52:auto_generated.q_a[120]
q_a[121] <= altsyncram_hf52:auto_generated.q_a[121]
q_a[122] <= altsyncram_hf52:auto_generated.q_a[122]
q_a[123] <= altsyncram_hf52:auto_generated.q_a[123]
q_a[124] <= altsyncram_hf52:auto_generated.q_a[124]
q_a[125] <= altsyncram_hf52:auto_generated.q_a[125]
q_a[126] <= altsyncram_hf52:auto_generated.q_a[126]
q_a[127] <= altsyncram_hf52:auto_generated.q_a[127]
q_b[0] <= altsyncram_hf52:auto_generated.q_b[0]
q_b[1] <= altsyncram_hf52:auto_generated.q_b[1]
q_b[2] <= altsyncram_hf52:auto_generated.q_b[2]
q_b[3] <= altsyncram_hf52:auto_generated.q_b[3]
q_b[4] <= altsyncram_hf52:auto_generated.q_b[4]
q_b[5] <= altsyncram_hf52:auto_generated.q_b[5]
q_b[6] <= altsyncram_hf52:auto_generated.q_b[6]
q_b[7] <= altsyncram_hf52:auto_generated.q_b[7]
q_b[8] <= altsyncram_hf52:auto_generated.q_b[8]
q_b[9] <= altsyncram_hf52:auto_generated.q_b[9]
q_b[10] <= altsyncram_hf52:auto_generated.q_b[10]
q_b[11] <= altsyncram_hf52:auto_generated.q_b[11]
q_b[12] <= altsyncram_hf52:auto_generated.q_b[12]
q_b[13] <= altsyncram_hf52:auto_generated.q_b[13]
q_b[14] <= altsyncram_hf52:auto_generated.q_b[14]
q_b[15] <= altsyncram_hf52:auto_generated.q_b[15]
q_b[16] <= altsyncram_hf52:auto_generated.q_b[16]
q_b[17] <= altsyncram_hf52:auto_generated.q_b[17]
q_b[18] <= altsyncram_hf52:auto_generated.q_b[18]
q_b[19] <= altsyncram_hf52:auto_generated.q_b[19]
q_b[20] <= altsyncram_hf52:auto_generated.q_b[20]
q_b[21] <= altsyncram_hf52:auto_generated.q_b[21]
q_b[22] <= altsyncram_hf52:auto_generated.q_b[22]
q_b[23] <= altsyncram_hf52:auto_generated.q_b[23]
q_b[24] <= altsyncram_hf52:auto_generated.q_b[24]
q_b[25] <= altsyncram_hf52:auto_generated.q_b[25]
q_b[26] <= altsyncram_hf52:auto_generated.q_b[26]
q_b[27] <= altsyncram_hf52:auto_generated.q_b[27]
q_b[28] <= altsyncram_hf52:auto_generated.q_b[28]
q_b[29] <= altsyncram_hf52:auto_generated.q_b[29]
q_b[30] <= altsyncram_hf52:auto_generated.q_b[30]
q_b[31] <= altsyncram_hf52:auto_generated.q_b[31]
q_b[32] <= altsyncram_hf52:auto_generated.q_b[32]
q_b[33] <= altsyncram_hf52:auto_generated.q_b[33]
q_b[34] <= altsyncram_hf52:auto_generated.q_b[34]
q_b[35] <= altsyncram_hf52:auto_generated.q_b[35]
q_b[36] <= altsyncram_hf52:auto_generated.q_b[36]
q_b[37] <= altsyncram_hf52:auto_generated.q_b[37]
q_b[38] <= altsyncram_hf52:auto_generated.q_b[38]
q_b[39] <= altsyncram_hf52:auto_generated.q_b[39]
q_b[40] <= altsyncram_hf52:auto_generated.q_b[40]
q_b[41] <= altsyncram_hf52:auto_generated.q_b[41]
q_b[42] <= altsyncram_hf52:auto_generated.q_b[42]
q_b[43] <= altsyncram_hf52:auto_generated.q_b[43]
q_b[44] <= altsyncram_hf52:auto_generated.q_b[44]
q_b[45] <= altsyncram_hf52:auto_generated.q_b[45]
q_b[46] <= altsyncram_hf52:auto_generated.q_b[46]
q_b[47] <= altsyncram_hf52:auto_generated.q_b[47]
q_b[48] <= altsyncram_hf52:auto_generated.q_b[48]
q_b[49] <= altsyncram_hf52:auto_generated.q_b[49]
q_b[50] <= altsyncram_hf52:auto_generated.q_b[50]
q_b[51] <= altsyncram_hf52:auto_generated.q_b[51]
q_b[52] <= altsyncram_hf52:auto_generated.q_b[52]
q_b[53] <= altsyncram_hf52:auto_generated.q_b[53]
q_b[54] <= altsyncram_hf52:auto_generated.q_b[54]
q_b[55] <= altsyncram_hf52:auto_generated.q_b[55]
q_b[56] <= altsyncram_hf52:auto_generated.q_b[56]
q_b[57] <= altsyncram_hf52:auto_generated.q_b[57]
q_b[58] <= altsyncram_hf52:auto_generated.q_b[58]
q_b[59] <= altsyncram_hf52:auto_generated.q_b[59]
q_b[60] <= altsyncram_hf52:auto_generated.q_b[60]
q_b[61] <= altsyncram_hf52:auto_generated.q_b[61]
q_b[62] <= altsyncram_hf52:auto_generated.q_b[62]
q_b[63] <= altsyncram_hf52:auto_generated.q_b[63]
q_b[64] <= altsyncram_hf52:auto_generated.q_b[64]
q_b[65] <= altsyncram_hf52:auto_generated.q_b[65]
q_b[66] <= altsyncram_hf52:auto_generated.q_b[66]
q_b[67] <= altsyncram_hf52:auto_generated.q_b[67]
q_b[68] <= altsyncram_hf52:auto_generated.q_b[68]
q_b[69] <= altsyncram_hf52:auto_generated.q_b[69]
q_b[70] <= altsyncram_hf52:auto_generated.q_b[70]
q_b[71] <= altsyncram_hf52:auto_generated.q_b[71]
q_b[72] <= altsyncram_hf52:auto_generated.q_b[72]
q_b[73] <= altsyncram_hf52:auto_generated.q_b[73]
q_b[74] <= altsyncram_hf52:auto_generated.q_b[74]
q_b[75] <= altsyncram_hf52:auto_generated.q_b[75]
q_b[76] <= altsyncram_hf52:auto_generated.q_b[76]
q_b[77] <= altsyncram_hf52:auto_generated.q_b[77]
q_b[78] <= altsyncram_hf52:auto_generated.q_b[78]
q_b[79] <= altsyncram_hf52:auto_generated.q_b[79]
q_b[80] <= altsyncram_hf52:auto_generated.q_b[80]
q_b[81] <= altsyncram_hf52:auto_generated.q_b[81]
q_b[82] <= altsyncram_hf52:auto_generated.q_b[82]
q_b[83] <= altsyncram_hf52:auto_generated.q_b[83]
q_b[84] <= altsyncram_hf52:auto_generated.q_b[84]
q_b[85] <= altsyncram_hf52:auto_generated.q_b[85]
q_b[86] <= altsyncram_hf52:auto_generated.q_b[86]
q_b[87] <= altsyncram_hf52:auto_generated.q_b[87]
q_b[88] <= altsyncram_hf52:auto_generated.q_b[88]
q_b[89] <= altsyncram_hf52:auto_generated.q_b[89]
q_b[90] <= altsyncram_hf52:auto_generated.q_b[90]
q_b[91] <= altsyncram_hf52:auto_generated.q_b[91]
q_b[92] <= altsyncram_hf52:auto_generated.q_b[92]
q_b[93] <= altsyncram_hf52:auto_generated.q_b[93]
q_b[94] <= altsyncram_hf52:auto_generated.q_b[94]
q_b[95] <= altsyncram_hf52:auto_generated.q_b[95]
q_b[96] <= altsyncram_hf52:auto_generated.q_b[96]
q_b[97] <= altsyncram_hf52:auto_generated.q_b[97]
q_b[98] <= altsyncram_hf52:auto_generated.q_b[98]
q_b[99] <= altsyncram_hf52:auto_generated.q_b[99]
q_b[100] <= altsyncram_hf52:auto_generated.q_b[100]
q_b[101] <= altsyncram_hf52:auto_generated.q_b[101]
q_b[102] <= altsyncram_hf52:auto_generated.q_b[102]
q_b[103] <= altsyncram_hf52:auto_generated.q_b[103]
q_b[104] <= altsyncram_hf52:auto_generated.q_b[104]
q_b[105] <= altsyncram_hf52:auto_generated.q_b[105]
q_b[106] <= altsyncram_hf52:auto_generated.q_b[106]
q_b[107] <= altsyncram_hf52:auto_generated.q_b[107]
q_b[108] <= altsyncram_hf52:auto_generated.q_b[108]
q_b[109] <= altsyncram_hf52:auto_generated.q_b[109]
q_b[110] <= altsyncram_hf52:auto_generated.q_b[110]
q_b[111] <= altsyncram_hf52:auto_generated.q_b[111]
q_b[112] <= altsyncram_hf52:auto_generated.q_b[112]
q_b[113] <= altsyncram_hf52:auto_generated.q_b[113]
q_b[114] <= altsyncram_hf52:auto_generated.q_b[114]
q_b[115] <= altsyncram_hf52:auto_generated.q_b[115]
q_b[116] <= altsyncram_hf52:auto_generated.q_b[116]
q_b[117] <= altsyncram_hf52:auto_generated.q_b[117]
q_b[118] <= altsyncram_hf52:auto_generated.q_b[118]
q_b[119] <= altsyncram_hf52:auto_generated.q_b[119]
q_b[120] <= altsyncram_hf52:auto_generated.q_b[120]
q_b[121] <= altsyncram_hf52:auto_generated.q_b[121]
q_b[122] <= altsyncram_hf52:auto_generated.q_b[122]
q_b[123] <= altsyncram_hf52:auto_generated.q_b[123]
q_b[124] <= altsyncram_hf52:auto_generated.q_b[124]
q_b[125] <= altsyncram_hf52:auto_generated.q_b[125]
q_b[126] <= altsyncram_hf52:auto_generated.q_b[126]
q_b[127] <= altsyncram_hf52:auto_generated.q_b[127]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Uni_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
data_b[64] => ram_block1a64.PORTBDATAIN
data_b[65] => ram_block1a65.PORTBDATAIN
data_b[66] => ram_block1a66.PORTBDATAIN
data_b[67] => ram_block1a67.PORTBDATAIN
data_b[68] => ram_block1a68.PORTBDATAIN
data_b[69] => ram_block1a69.PORTBDATAIN
data_b[70] => ram_block1a70.PORTBDATAIN
data_b[71] => ram_block1a71.PORTBDATAIN
data_b[72] => ram_block1a72.PORTBDATAIN
data_b[73] => ram_block1a73.PORTBDATAIN
data_b[74] => ram_block1a74.PORTBDATAIN
data_b[75] => ram_block1a75.PORTBDATAIN
data_b[76] => ram_block1a76.PORTBDATAIN
data_b[77] => ram_block1a77.PORTBDATAIN
data_b[78] => ram_block1a78.PORTBDATAIN
data_b[79] => ram_block1a79.PORTBDATAIN
data_b[80] => ram_block1a80.PORTBDATAIN
data_b[81] => ram_block1a81.PORTBDATAIN
data_b[82] => ram_block1a82.PORTBDATAIN
data_b[83] => ram_block1a83.PORTBDATAIN
data_b[84] => ram_block1a84.PORTBDATAIN
data_b[85] => ram_block1a85.PORTBDATAIN
data_b[86] => ram_block1a86.PORTBDATAIN
data_b[87] => ram_block1a87.PORTBDATAIN
data_b[88] => ram_block1a88.PORTBDATAIN
data_b[89] => ram_block1a89.PORTBDATAIN
data_b[90] => ram_block1a90.PORTBDATAIN
data_b[91] => ram_block1a91.PORTBDATAIN
data_b[92] => ram_block1a92.PORTBDATAIN
data_b[93] => ram_block1a93.PORTBDATAIN
data_b[94] => ram_block1a94.PORTBDATAIN
data_b[95] => ram_block1a95.PORTBDATAIN
data_b[96] => ram_block1a96.PORTBDATAIN
data_b[97] => ram_block1a97.PORTBDATAIN
data_b[98] => ram_block1a98.PORTBDATAIN
data_b[99] => ram_block1a99.PORTBDATAIN
data_b[100] => ram_block1a100.PORTBDATAIN
data_b[101] => ram_block1a101.PORTBDATAIN
data_b[102] => ram_block1a102.PORTBDATAIN
data_b[103] => ram_block1a103.PORTBDATAIN
data_b[104] => ram_block1a104.PORTBDATAIN
data_b[105] => ram_block1a105.PORTBDATAIN
data_b[106] => ram_block1a106.PORTBDATAIN
data_b[107] => ram_block1a107.PORTBDATAIN
data_b[108] => ram_block1a108.PORTBDATAIN
data_b[109] => ram_block1a109.PORTBDATAIN
data_b[110] => ram_block1a110.PORTBDATAIN
data_b[111] => ram_block1a111.PORTBDATAIN
data_b[112] => ram_block1a112.PORTBDATAIN
data_b[113] => ram_block1a113.PORTBDATAIN
data_b[114] => ram_block1a114.PORTBDATAIN
data_b[115] => ram_block1a115.PORTBDATAIN
data_b[116] => ram_block1a116.PORTBDATAIN
data_b[117] => ram_block1a117.PORTBDATAIN
data_b[118] => ram_block1a118.PORTBDATAIN
data_b[119] => ram_block1a119.PORTBDATAIN
data_b[120] => ram_block1a120.PORTBDATAIN
data_b[121] => ram_block1a121.PORTBDATAIN
data_b[122] => ram_block1a122.PORTBDATAIN
data_b[123] => ram_block1a123.PORTBDATAIN
data_b[124] => ram_block1a124.PORTBDATAIN
data_b[125] => ram_block1a125.PORTBDATAIN
data_b[126] => ram_block1a126.PORTBDATAIN
data_b[127] => ram_block1a127.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE
wren_b => ram_block1a36.PORTBRE
wren_b => ram_block1a37.PORTBRE
wren_b => ram_block1a38.PORTBRE
wren_b => ram_block1a39.PORTBRE
wren_b => ram_block1a40.PORTBRE
wren_b => ram_block1a41.PORTBRE
wren_b => ram_block1a42.PORTBRE
wren_b => ram_block1a43.PORTBRE
wren_b => ram_block1a44.PORTBRE
wren_b => ram_block1a45.PORTBRE
wren_b => ram_block1a46.PORTBRE
wren_b => ram_block1a47.PORTBRE
wren_b => ram_block1a48.PORTBRE
wren_b => ram_block1a49.PORTBRE
wren_b => ram_block1a50.PORTBRE
wren_b => ram_block1a51.PORTBRE
wren_b => ram_block1a52.PORTBRE
wren_b => ram_block1a53.PORTBRE
wren_b => ram_block1a54.PORTBRE
wren_b => ram_block1a55.PORTBRE
wren_b => ram_block1a56.PORTBRE
wren_b => ram_block1a57.PORTBRE
wren_b => ram_block1a58.PORTBRE
wren_b => ram_block1a59.PORTBRE
wren_b => ram_block1a60.PORTBRE
wren_b => ram_block1a61.PORTBRE
wren_b => ram_block1a62.PORTBRE
wren_b => ram_block1a63.PORTBRE
wren_b => ram_block1a64.PORTBRE
wren_b => ram_block1a65.PORTBRE
wren_b => ram_block1a66.PORTBRE
wren_b => ram_block1a67.PORTBRE
wren_b => ram_block1a68.PORTBRE
wren_b => ram_block1a69.PORTBRE
wren_b => ram_block1a70.PORTBRE
wren_b => ram_block1a71.PORTBRE
wren_b => ram_block1a72.PORTBRE
wren_b => ram_block1a73.PORTBRE
wren_b => ram_block1a74.PORTBRE
wren_b => ram_block1a75.PORTBRE
wren_b => ram_block1a76.PORTBRE
wren_b => ram_block1a77.PORTBRE
wren_b => ram_block1a78.PORTBRE
wren_b => ram_block1a79.PORTBRE
wren_b => ram_block1a80.PORTBRE
wren_b => ram_block1a81.PORTBRE
wren_b => ram_block1a82.PORTBRE
wren_b => ram_block1a83.PORTBRE
wren_b => ram_block1a84.PORTBRE
wren_b => ram_block1a85.PORTBRE
wren_b => ram_block1a86.PORTBRE
wren_b => ram_block1a87.PORTBRE
wren_b => ram_block1a88.PORTBRE
wren_b => ram_block1a89.PORTBRE
wren_b => ram_block1a90.PORTBRE
wren_b => ram_block1a91.PORTBRE
wren_b => ram_block1a92.PORTBRE
wren_b => ram_block1a93.PORTBRE
wren_b => ram_block1a94.PORTBRE
wren_b => ram_block1a95.PORTBRE
wren_b => ram_block1a96.PORTBRE
wren_b => ram_block1a97.PORTBRE
wren_b => ram_block1a98.PORTBRE
wren_b => ram_block1a99.PORTBRE
wren_b => ram_block1a100.PORTBRE
wren_b => ram_block1a101.PORTBRE
wren_b => ram_block1a102.PORTBRE
wren_b => ram_block1a103.PORTBRE
wren_b => ram_block1a104.PORTBRE
wren_b => ram_block1a105.PORTBRE
wren_b => ram_block1a106.PORTBRE
wren_b => ram_block1a107.PORTBRE
wren_b => ram_block1a108.PORTBRE
wren_b => ram_block1a109.PORTBRE
wren_b => ram_block1a110.PORTBRE
wren_b => ram_block1a111.PORTBRE
wren_b => ram_block1a112.PORTBRE
wren_b => ram_block1a113.PORTBRE
wren_b => ram_block1a114.PORTBRE
wren_b => ram_block1a115.PORTBRE
wren_b => ram_block1a116.PORTBRE
wren_b => ram_block1a117.PORTBRE
wren_b => ram_block1a118.PORTBRE
wren_b => ram_block1a119.PORTBRE
wren_b => ram_block1a120.PORTBRE
wren_b => ram_block1a121.PORTBRE
wren_b => ram_block1a122.PORTBRE
wren_b => ram_block1a123.PORTBRE
wren_b => ram_block1a124.PORTBRE
wren_b => ram_block1a125.PORTBRE
wren_b => ram_block1a126.PORTBRE
wren_b => ram_block1a127.PORTBRE


|Uni_Projektas|UART_Controller:UART_Controller_1
CLK => Clock_divider:uart_clk_divider.CLK
CLK => UART_TX:uart_tx_1.CLK
CLK => UART_FIFO_wizard:uart_fifo.clock
CLK => next_state~5.DATAIN
CLK => curr_state~1.DATAIN
SEND_DATA_IN[0] => UART_FIFO_wizard:uart_fifo.data[0]
SEND_DATA_IN[1] => UART_FIFO_wizard:uart_fifo.data[1]
SEND_DATA_IN[2] => UART_FIFO_wizard:uart_fifo.data[2]
SEND_DATA_IN[3] => UART_FIFO_wizard:uart_fifo.data[3]
SEND_DATA_IN[4] => UART_FIFO_wizard:uart_fifo.data[4]
SEND_DATA_IN[5] => UART_FIFO_wizard:uart_fifo.data[5]
SEND_DATA_IN[6] => UART_FIFO_wizard:uart_fifo.data[6]
SEND_DATA_IN[7] => UART_FIFO_wizard:uart_fifo.data[7]
SEND_DATA_IN_REQ => UART_FIFO_wizard:uart_fifo.wrreq
TX <= UART_TX:uart_tx_1.TX


|Uni_Projektas|UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider
CLK => clock_out.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => half_clock[0].CLK
CLK => half_clock[1].CLK
CLK => half_clock[2].CLK
CLK => half_clock[3].CLK
CLK => half_clock[4].CLK
CLK => half_clock[5].CLK
CLK => half_clock[6].CLK
CLK => half_clock[7].CLK
CLK => half_clock[8].CLK
CLK => half_clock[9].CLK
CLK => half_clock[10].CLK
CLK => half_clock[11].CLK
CLK => half_clock[12].CLK
CLK => half_clock[13].CLK
CLK => half_clock[14].CLK
CLK => half_clock[15].CLK
Prescaler[0] => Add0.IN32
Prescaler[1] => Add0.IN31
Prescaler[1] => half_clock[0].DATAIN
Prescaler[2] => Add0.IN30
Prescaler[2] => half_clock[1].DATAIN
Prescaler[3] => Add0.IN29
Prescaler[3] => half_clock[2].DATAIN
Prescaler[4] => Add0.IN28
Prescaler[4] => half_clock[3].DATAIN
Prescaler[5] => Add0.IN27
Prescaler[5] => half_clock[4].DATAIN
Prescaler[6] => Add0.IN26
Prescaler[6] => half_clock[5].DATAIN
Prescaler[7] => Add0.IN25
Prescaler[7] => half_clock[6].DATAIN
Prescaler[8] => Add0.IN24
Prescaler[8] => half_clock[7].DATAIN
Prescaler[9] => Add0.IN23
Prescaler[9] => half_clock[8].DATAIN
Prescaler[10] => Add0.IN22
Prescaler[10] => half_clock[9].DATAIN
Prescaler[11] => Add0.IN21
Prescaler[11] => half_clock[10].DATAIN
Prescaler[12] => Add0.IN20
Prescaler[12] => half_clock[11].DATAIN
Prescaler[13] => Add0.IN19
Prescaler[13] => half_clock[12].DATAIN
Prescaler[14] => Add0.IN18
Prescaler[14] => half_clock[13].DATAIN
Prescaler[15] => Add0.IN17
Prescaler[15] => half_clock[14].DATAIN
CLK_OUT <= clock_out.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_TX:uart_tx_1
CLK => TX~reg0.CLK
CLK => tx_curr_state~1.DATAIN
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => data_index.OUTPUTSELECT
UART_CLK => tx_next_state.OUTPUTSELECT
UART_CLK => data_index[0].CLK
UART_CLK => data_index[1].CLK
UART_CLK => data_index[2].CLK
UART_CLK => data_send[0].CLK
UART_CLK => data_send[1].CLK
UART_CLK => data_send[2].CLK
UART_CLK => data_send[3].CLK
UART_CLK => data_send[4].CLK
UART_CLK => data_send[5].CLK
UART_CLK => data_send[6].CLK
UART_CLK => data_send[7].CLK
UART_CLK => TX_BUSY~reg0.CLK
UART_CLK => tx_next_state~6.DATAIN
SEND_DATA[0] => data_send[0].DATAIN
SEND_DATA[1] => data_send[1].DATAIN
SEND_DATA[2] => data_send[2].DATAIN
SEND_DATA[3] => data_send[3].DATAIN
SEND_DATA[4] => data_send[4].DATAIN
SEND_DATA[5] => data_send[5].DATAIN
SEND_DATA[6] => data_send[6].DATAIN
SEND_DATA[7] => data_send[7].DATAIN
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => tx_next_state.OUTPUTSELECT
START_SEND_DATA => Selector1.IN2
TX_BUSY <= TX_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX <= TX~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component
data[0] => scfifo_ka21:auto_generated.data[0]
data[1] => scfifo_ka21:auto_generated.data[1]
data[2] => scfifo_ka21:auto_generated.data[2]
data[3] => scfifo_ka21:auto_generated.data[3]
data[4] => scfifo_ka21:auto_generated.data[4]
data[5] => scfifo_ka21:auto_generated.data[5]
data[6] => scfifo_ka21:auto_generated.data[6]
data[7] => scfifo_ka21:auto_generated.data[7]
q[0] <= scfifo_ka21:auto_generated.q[0]
q[1] <= scfifo_ka21:auto_generated.q[1]
q[2] <= scfifo_ka21:auto_generated.q[2]
q[3] <= scfifo_ka21:auto_generated.q[3]
q[4] <= scfifo_ka21:auto_generated.q[4]
q[5] <= scfifo_ka21:auto_generated.q[5]
q[6] <= scfifo_ka21:auto_generated.q[6]
q[7] <= scfifo_ka21:auto_generated.q[7]
wrreq => scfifo_ka21:auto_generated.wrreq
rdreq => scfifo_ka21:auto_generated.rdreq
clock => scfifo_ka21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_ka21:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated
clock => a_dpfifo_rg21:dpfifo.clock
data[0] => a_dpfifo_rg21:dpfifo.data[0]
data[1] => a_dpfifo_rg21:dpfifo.data[1]
data[2] => a_dpfifo_rg21:dpfifo.data[2]
data[3] => a_dpfifo_rg21:dpfifo.data[3]
data[4] => a_dpfifo_rg21:dpfifo.data[4]
data[5] => a_dpfifo_rg21:dpfifo.data[5]
data[6] => a_dpfifo_rg21:dpfifo.data[6]
data[7] => a_dpfifo_rg21:dpfifo.data[7]
empty <= a_dpfifo_rg21:dpfifo.empty
q[0] <= a_dpfifo_rg21:dpfifo.q[0]
q[1] <= a_dpfifo_rg21:dpfifo.q[1]
q[2] <= a_dpfifo_rg21:dpfifo.q[2]
q[3] <= a_dpfifo_rg21:dpfifo.q[3]
q[4] <= a_dpfifo_rg21:dpfifo.q[4]
q[5] <= a_dpfifo_rg21:dpfifo.q[5]
q[6] <= a_dpfifo_rg21:dpfifo.q[6]
q[7] <= a_dpfifo_rg21:dpfifo.q[7]
rdreq => a_dpfifo_rg21:dpfifo.rreq
wrreq => a_dpfifo_rg21:dpfifo.wreq


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo
clock => a_fefifo_76e:fifo_state.clock
clock => dpram_st01:FIFOram.inclock
clock => dpram_st01:FIFOram.outclock
clock => cntr_djb:rd_ptr_count.clock
clock => cntr_djb:wr_ptr.clock
data[0] => dpram_st01:FIFOram.data[0]
data[1] => dpram_st01:FIFOram.data[1]
data[2] => dpram_st01:FIFOram.data[2]
data[3] => dpram_st01:FIFOram.data[3]
data[4] => dpram_st01:FIFOram.data[4]
data[5] => dpram_st01:FIFOram.data[5]
data[6] => dpram_st01:FIFOram.data[6]
data[7] => dpram_st01:FIFOram.data[7]
empty <= a_fefifo_76e:fifo_state.empty
q[0] <= dpram_st01:FIFOram.q[0]
q[1] <= dpram_st01:FIFOram.q[1]
q[2] <= dpram_st01:FIFOram.q[2]
q[3] <= dpram_st01:FIFOram.q[3]
q[4] <= dpram_st01:FIFOram.q[4]
q[5] <= dpram_st01:FIFOram.q[5]
q[6] <= dpram_st01:FIFOram.q[6]
q[7] <= dpram_st01:FIFOram.q[7]
rreq => a_fefifo_76e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_76e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_djb:rd_ptr_count.sclr
sclr => cntr_djb:wr_ptr.sclr
wreq => a_fefifo_76e:fifo_state.wreq
wreq => valid_wreq.IN0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_pj7:count_usedw.aclr
clock => cntr_pj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_pj7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram
data[0] => altsyncram_0sj1:altsyncram2.data_a[0]
data[1] => altsyncram_0sj1:altsyncram2.data_a[1]
data[2] => altsyncram_0sj1:altsyncram2.data_a[2]
data[3] => altsyncram_0sj1:altsyncram2.data_a[3]
data[4] => altsyncram_0sj1:altsyncram2.data_a[4]
data[5] => altsyncram_0sj1:altsyncram2.data_a[5]
data[6] => altsyncram_0sj1:altsyncram2.data_a[6]
data[7] => altsyncram_0sj1:altsyncram2.data_a[7]
inclock => altsyncram_0sj1:altsyncram2.clock0
outclock => altsyncram_0sj1:altsyncram2.clock1
outclocken => altsyncram_0sj1:altsyncram2.clocken1
q[0] <= altsyncram_0sj1:altsyncram2.q_b[0]
q[1] <= altsyncram_0sj1:altsyncram2.q_b[1]
q[2] <= altsyncram_0sj1:altsyncram2.q_b[2]
q[3] <= altsyncram_0sj1:altsyncram2.q_b[3]
q[4] <= altsyncram_0sj1:altsyncram2.q_b[4]
q[5] <= altsyncram_0sj1:altsyncram2.q_b[5]
q[6] <= altsyncram_0sj1:altsyncram2.q_b[6]
q[7] <= altsyncram_0sj1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_0sj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_0sj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_0sj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_0sj1:altsyncram2.address_b[3]
wraddress[0] => altsyncram_0sj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_0sj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_0sj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_0sj1:altsyncram2.address_a[3]
wren => altsyncram_0sj1:altsyncram2.wren_a


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uni_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


