v 20121031 2
P 100 100 100 0 1 0 1
{
T 150 0 5 10 0 1 0 0 1
pinnumber=PULL
T 150 0 5 10 0 0 0 0 1
pinseq=1
T 150 0 5 10 0 1 0 0 1
pinlabel=n_a
T 150 0 5 10 0 1 0 0 1
pintype=in
}
L 100 150 0 190 3 0 0 0 -1 -1
L 0 190 200 230 3 0 0 0 -1 -1
L 200 230 0 280 3 0 0 0 -1 -1
L 0 280 200 320 3 0 0 0 -1 -1
L 200 320 100 350 3 0 0 0 -1 -1
L 100 400 100 350 3 0 0 0 -1 -1
T 200 -150 2 10 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
L 50 350 100 400 3 0 0 0 -1 -1
L 100 400 150 350 3 0 0 0 -1 -1
T 200 200 5 10 1 1 0 0 1
refdes=H?
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
device=none
T 600 100 9 10 0 0 0 0 1
footprint=unknown
L 100 150 100 100 3 0 0 0 -1 -1
