

================================================================
== Vivado HLS Report for 'g_sum'
================================================================
* Date:           Mon Dec 10 15:19:45 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.804|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  881|  241|  881|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  240|  880|  15 ~ 55 |          -|          -|    16|    no    |
        | + Loop 1.1  |   12|   52|  3 ~ 13  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    788|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      94|     39|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    218|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     308|   1045|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |lenetSynthMatlab_g8j_U38  |lenetSynthMatlab_g8j  |        0|      0|  94|  39|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0|  94|  39|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul4_fu_333_p2              |     *    |      0|  0|  42|           8|           7|
    |mul_fu_372_p2               |     *    |      0|  0|  42|           8|           7|
    |grp_fu_195_p0               |     +    |      0|  0|  15|           7|           1|
    |i_fu_312_p2                 |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next2_fu_206_p2  |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next_fu_318_p2   |     +    |      0|  0|  15|           7|           3|
    |ix_4_fu_221_p2              |     +    |      0|  0|  15|           3|           8|
    |ixstart_6_fu_353_p2         |     +    |      0|  0|  15|           7|           7|
    |ixstart_7_fu_281_p2         |     +    |      0|  0|  39|          32|           5|
    |ixstart_8_fu_293_p2         |     +    |      0|  0|  39|          32|           7|
    |ixstart_cast_fu_227_p2      |     +    |      0|  0|  15|           1|           7|
    |ixstart_fu_392_p2           |     +    |      0|  0|  15|           7|           7|
    |s_6_cast_fu_435_p2          |     +    |      0|  0|  45|          38|          38|
    |s_6_fu_423_p2               |     +    |      0|  0|  71|          64|          64|
    |s_8_fu_429_p2               |     +    |      0|  0|  44|          37|          37|
    |exitcond1_fu_200_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_262_p2          |   icmp   |      0|  0|  11|           7|           7|
    |tmp_36_fu_275_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_38_fu_287_p2            |   icmp   |      0|  0|  18|          32|           7|
    |s_3_fu_244_p2               |    or    |      0|  0|  64|          39|          64|
    |s_7_fu_449_p2               |    or    |      0|  0|  64|          64|          39|
    |p_s_fu_299_p3               |  select  |      0|  0|  32|           1|          32|
    |s_2_fu_459_p3               |  select  |      0|  0|  64|           1|          64|
    |s_5_fu_254_p3               |  select  |      0|  0|  64|           1|          64|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 788|         443|         514|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |X_address0          |   15|          3|    7|         21|
    |ap_NS_fsm           |  125|         27|    1|         27|
    |indvars_iv1_reg_92  |    9|          2|    5|         10|
    |indvars_iv_reg_103  |    9|          2|    7|         14|
    |ix_1_reg_160        |    9|          2|    7|         14|
    |ix_reg_127          |    9|          2|    8|         16|
    |ixstart9_reg_149    |    9|          2|   32|         64|
    |ixstart_4_reg_182   |   15|          3|   32|         96|
    |iy_reg_115          |    9|          2|    5|         10|
    |s_1_reg_138         |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  218|         47|  168|        400|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  26|   0|   26|          0|
    |b6_reg_169                |   1|   0|    1|          0|
    |indvars_iv1_reg_92        |   5|   0|    5|          0|
    |indvars_iv_next2_reg_470  |   5|   0|    5|          0|
    |indvars_iv_reg_103        |   7|   0|    7|          0|
    |ix_1_reg_160              |   7|   0|    7|          0|
    |ix_4_reg_485              |   8|   0|    8|          0|
    |ix_5_reg_503              |   7|   0|    7|          0|
    |ix_reg_127                |   8|   0|    8|          0|
    |ixstart9_reg_149          |  32|   0|   32|          0|
    |ixstart_4_reg_182         |  32|   0|   32|          0|
    |iy_reg_115                |   5|   0|    5|          0|
    |s_1_reg_138               |  64|   0|   64|          0|
    |tmp_reg_475               |   7|   0|    7|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 214|   0|  214|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     g_sum    | return value |
|X_address0  | out |    7|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |   64|  ap_memory |       X      |     array    |
|Y_address0  | out |    4|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   64|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

