INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_sha256d.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test passed
hash[0] = 852c9804
expected_hash[0] = 852c9804
hash[1] = 4fb00507
expected_hash[1] = 4fb00507
hash[2] = 122ff63b
expected_hash[2] = 122ff63b
hash[3] = da7b5295
expected_hash[3] = da7b5295
hash[4] = 66348fc2
expected_hash[4] = 66348fc2
hash[5] = 4f72b00
expected_hash[5] = 4f72b00
hash[6] = dff1afd7
expected_hash[6] = dff1afd7
hash[7] = b40501e4
expected_hash[7] = b40501e4

C:\comp4601\deliver\Vivado_HLS\fir_demo_stream\solution1\sim\verilog>set PATH= 

C:\comp4601\deliver\Vivado_HLS\fir_demo_stream\solution1\sim\verilog>call C:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_sha256d_top glbl -prj sha256d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s sha256d  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sha256d_top glbl -prj sha256d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sha256d 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha256d_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d_K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256d_K_rom
INFO: [VRFC 10-311] analyzing module sha256d_K
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256d_m_ram
INFO: [VRFC 10-311] analyzing module sha256d_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d_mux_646_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256d_mux_646_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d_mux_83_32cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256d_mux_83_32cud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sha256d_K_rom
Compiling module xil_defaultlib.sha256d_K(DataWidth=32,AddressRa...
Compiling module xil_defaultlib.sha256d_m_ram
Compiling module xil_defaultlib.sha256d_m(DataWidth=32,AddressRa...
Compiling module xil_defaultlib.sha256d_mux_646_3bkb(ID=1,din64_...
Compiling module xil_defaultlib.sha256d_mux_83_32cud(ID=1,din8_W...
Compiling module xil_defaultlib.ibuf(W=641)
Compiling module xil_defaultlib.obuf(W=641)
Compiling module xil_defaultlib.regslice_both(DataWidth=640)
Compiling module xil_defaultlib.ibuf(W=81)
Compiling module xil_defaultlib.obuf(W=81)
Compiling module xil_defaultlib.regslice_both(DataWidth=80)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.ibuf(W=257)
Compiling module xil_defaultlib.obuf(W=257)
Compiling module xil_defaultlib.regslice_both(DataWidth=256)
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.sha256d
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=640)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=80)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=256)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.apatb_sha256d_top
Compiling module work.glbl
Built simulation snapshot sha256d

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/xsim.dir/sha256d/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 31 15:26:08 2024...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sha256d/xsim_script.tcl
# xsim {sha256d} -autoloadwcfg -tclbatch {sha256d.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source sha256d.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4565000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4605 ns : File "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/sim/verilog/sha256d.autotb.v" Line 303
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 31 15:26:12 2024...
Test passed
hash[0] = 852c9804
expected_hash[0] = 852c9804
hash[1] = 4fb00507
expected_hash[1] = 4fb00507
hash[2] = 122ff63b
expected_hash[2] = 122ff63b
hash[3] = da7b5295
expected_hash[3] = da7b5295
hash[4] = 66348fc2
expected_hash[4] = 66348fc2
hash[5] = 4f72b00
expected_hash[5] = 4f72b00
hash[6] = dff1afd7
expected_hash[6] = dff1afd7
hash[7] = b40501e4
expected_hash[7] = b40501e4
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
