0.6
2019.1
May 24 2019
15:06:07
C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/Core_time_synth.v,1571924257,verilog,,,,MUX;glbl,,,,,,,,
